#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Mar 15 17:28:25 2019
# Process ID: 1476
# Current directory: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/top.vds
# Journal file: i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 332.707 ; gain = 125.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:89]
INFO: [Synth 8-3491] module 'packet_rx' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:33' bound to instance 'U1' of component 'packet_rx' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:585]
INFO: [Synth 8-638] synthesizing module 'packet_rx' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'packet_rx' (1#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:45]
INFO: [Synth 8-3491] module 'tx_u' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:19' bound to instance 'U3' of component 'tx_u' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:598]
INFO: [Synth 8-638] synthesizing module 'tx_u' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:73]
WARNING: [Synth 8-614] signal 'RST_ESB' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:407]
WARNING: [Synth 8-614] signal 'length_frame' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:417]
INFO: [Synth 8-3491] module 'sel_clk_Mod' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/sel_clk_Mod.vhd:12' bound to instance 'U1' of component 'sel_clk_Mod' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1476]
INFO: [Synth 8-638] synthesizing module 'sel_clk_Mod' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/sel_clk_Mod.vhd:24]
WARNING: [Synth 8-3848] Net clk_100T in module/entity sel_clk_Mod does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/sel_clk_Mod.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sel_clk_Mod' (2#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/sel_clk_Mod.vhd:24]
INFO: [Synth 8-3491] module 'tx2' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:17' bound to instance 'U2' of component 'TX2' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'tx2' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:30]
WARNING: [Synth 8-614] signal 'start_bit_cal' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:185]
WARNING: [Synth 8-614] signal 'word_len_bits' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:185]
WARNING: [Synth 8-614] signal 'FIX_LEN' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:185]
WARNING: [Synth 8-614] signal 'STOP_BIT_cal' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'tx2' (3#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx2.vhd:30]
INFO: [Synth 8-3491] module 'reset_generator' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_generator.vhd:33' bound to instance 'U3' of component 'reset_generator' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1502]
INFO: [Synth 8-638] synthesizing module 'reset_generator' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_generator.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'reset_generator' (4#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_generator.vhd:39]
INFO: [Synth 8-3491] module 'mac_data_bram' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/mac_data_bram_stub.vhdl:5' bound to instance 'U4' of component 'mac_data_bram' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1510]
INFO: [Synth 8-638] synthesizing module 'mac_data_bram' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/mac_data_bram_stub.vhdl:19]
INFO: [Synth 8-3491] module 'fifo1' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/fifo1_stub.vhdl:5' bound to instance 'U5' of component 'fifo1' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1525]
INFO: [Synth 8-638] synthesizing module 'fifo1' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/fifo1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'pulse_dist' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:33' bound to instance 'U6' of component 'pulse_dist' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1545]
INFO: [Synth 8-638] synthesizing module 'pulse_dist' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:63]
INFO: [Synth 8-3491] module 'ref_p' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:33' bound to instance 'u0' of component 'ref_p' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ref_p' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:38]
WARNING: [Synth 8-614] signal 'PRT' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ref_p' (5#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:38]
INFO: [Synth 8-3491] module 'trp_pulse' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:33' bound to instance 'u1' of component 'trp_pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:113]
INFO: [Synth 8-638] synthesizing module 'trp_pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:40]
WARNING: [Synth 8-614] signal 'start_trp' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:69]
WARNING: [Synth 8-614] signal 'P_W_TRP' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'trp_pulse' (6#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:40]
INFO: [Synth 8-3491] module 'RF1_Pulse' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:33' bound to instance 'u2' of component 'rf1_Pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:114]
INFO: [Synth 8-638] synthesizing module 'RF1_Pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:41]
WARNING: [Synth 8-614] signal 'start_trp' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:70]
WARNING: [Synth 8-614] signal 'P_W_TRP' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'RF1_Pulse' (7#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:41]
INFO: [Synth 8-3491] module 'RF1_Pulse' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:33' bound to instance 'u3' of component 'rf1_Pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:115]
INFO: [Synth 8-3491] module 'RF1_Pulse' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:33' bound to instance 'u4' of component 'rf1_Pulse' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:116]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u5' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:41]
WARNING: [Synth 8-614] signal 'start_trp' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:69]
WARNING: [Synth 8-614] signal 'P_W_TRP' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Trig_Pulse_gen' (8#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:41]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u6' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:118]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u7' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:119]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u8' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:120]
INFO: [Synth 8-3491] module 'Trig_Pulse_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:33' bound to instance 'u9' of component 'Trig_Pulse_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:121]
WARNING: [Synth 8-614] signal 'beam_ini_gap' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:134]
WARNING: [Synth 8-614] signal 'beam_hop_gap' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'pulse_dist' (9#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pulse_dist.vhd:63]
INFO: [Synth 8-3491] module 'DUT_signal_modle' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:32' bound to instance 'u7' of component 'DUT_signal_modle' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1594]
INFO: [Synth 8-638] synthesizing module 'DUT_signal_modle' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:56]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:70]
INFO: [Synth 8-3491] module 'psu_on_off_100ms' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_0ff_100ms.vhd:33' bound to instance 'U_psu_on' of component 'psu_on_off_100ms' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:128]
INFO: [Synth 8-638] synthesizing module 'psu_on_off_100ms' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_0ff_100ms.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'psu_on_off_100ms' (10#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_0ff_100ms.vhd:39]
INFO: [Synth 8-3491] module 'psu_on_off_100ms' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_0ff_100ms.vhd:33' bound to instance 'U_psu_off' of component 'psu_on_off_100ms' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'DUT_signal_modle' (11#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/DUT_signal_modle.vhd:56]
WARNING: [Synth 8-3848] Net LEN_UMC in module/entity tx_u does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:42]
WARNING: [Synth 8-3848] Net Data_Valid_UMC in module/entity tx_u does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:43]
WARNING: [Synth 8-3848] Net rx_data in module/entity tx_u does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:47]
WARNING: [Synth 8-3848] Net TRIB_PDU_SYNC in module/entity tx_u does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'tx_u' (12#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:73]
INFO: [Synth 8-3491] module 'UART_MAC_BRIDGE_TOP' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:35' bound to instance 'U4' of component 'UART_MAC_BRIDGE_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:651]
INFO: [Synth 8-638] synthesizing module 'UART_MAC_BRIDGE_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:53]
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_MAC_TOP' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:34' bound to instance 'U1_UMC' of component 'uart_MAC_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:175]
INFO: [Synth 8-638] synthesizing module 'UART_MAC_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:59]
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_baud_gen.vhd:63' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:103]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_baud_gen.vhd:74]
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (13#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_baud_gen.vhd:74]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:12' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:113]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:33]
INFO: [Synth 8-3491] module 'fifo_data' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/fifo_data_stub.vhdl:5' bound to instance 'ce_name' of component 'fifo_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:311]
INFO: [Synth 8-638] synthesizing module 'fifo_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/fifo_data_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (14#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:33]
INFO: [Synth 8-3491] module 'meta_harden' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/meta_harden.vhd:58' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:145]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/meta_harden.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (15#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/meta_harden.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'UART_MAC_TOP' (16#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:59]
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_MAC_TOP' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:34' bound to instance 'U2_UMC' of component 'uart_MAC_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:198]
	Parameter BAUD_RATE bound to: 5000000 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_MAC_TOP' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_TOP.vhd:34' bound to instance 'U3_UMC' of component 'uart_MAC_TOP' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:220]
INFO: [Synth 8-3491] module 'UART_MAC_SCHEDULER' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:35' bound to instance 'Us_UMC' of component 'UART_MAC_SCHEDULER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:253]
INFO: [Synth 8-638] synthesizing module 'UART_MAC_SCHEDULER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:50]
WARNING: [Synth 8-614] signal 'Pld_len_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:149]
INFO: [Synth 8-3491] module 'WR_BUFFER_BANK' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:34' bound to instance 'U0_MSc' of component 'WR_BUFFER_BANK' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:609]
INFO: [Synth 8-638] synthesizing module 'WR_BUFFER_BANK' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:60]
INFO: [Synth 8-3491] module 'WR_BUFFER' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:36' bound to instance 'U0' of component 'WR_BUFFER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:130]
INFO: [Synth 8-638] synthesizing module 'WR_BUFFER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:61]
INFO: [Synth 8-226] default block is never used [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:305]
WARNING: [Synth 8-614] signal 'RST_WRB_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:303]
WARNING: [Synth 8-614] signal 'Rsp_Id_Len_Ld_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:303]
WARNING: [Synth 8-614] signal 'Ed_Cs' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:427]
WARNING: [Synth 8-614] signal 'DIN_RDY_WRB_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:427]
INFO: [Synth 8-3491] module 'fifo_wbb' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/fifo_wbb_stub.vhdl:5' bound to instance 'U0_WRB' of component 'FIFO_WBB' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:467]
INFO: [Synth 8-638] synthesizing module 'fifo_wbb' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/fifo_wbb_stub.vhdl:24]
INFO: [Synth 8-3491] module 'fifo_ll' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/fifo_ll_stub.vhdl:5' bound to instance 'U1_WRB' of component 'fifo_LL' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:487]
INFO: [Synth 8-638] synthesizing module 'fifo_ll' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/fifo_ll_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'WR_BUFFER' (17#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:61]
INFO: [Synth 8-3491] module 'WR_BUFFER' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:36' bound to instance 'U0' of component 'WR_BUFFER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:130]
INFO: [Synth 8-3491] module 'WR_BUFFER' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:36' bound to instance 'U0' of component 'WR_BUFFER' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:130]
WARNING: [Synth 8-3848] Net Full_Fifo in module/entity WR_BUFFER_BANK does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:45]
WARNING: [Synth 8-3848] Net Empty_Fifo in module/entity WR_BUFFER_BANK does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:46]
WARNING: [Synth 8-3848] Net Prog_Full in module/entity WR_BUFFER_BANK does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:47]
WARNING: [Synth 8-3848] Net Prog_Empty in module/entity WR_BUFFER_BANK does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'WR_BUFFER_BANK' (18#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_Buffer_BANK.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'UART_MAC_SCHEDULER' (19#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_SCHEDULER.vhd:50]
WARNING: [Synth 8-614] signal 'rx_data_mac_f' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:324]
WARNING: [Synth 8-614] signal 'word_length' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:324]
WARNING: [Synth 8-614] signal 'rx_data_mac_s' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:385]
WARNING: [Synth 8-614] signal 'word_length' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:385]
WARNING: [Synth 8-614] signal 'rx_data_mac_fb' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:447]
WARNING: [Synth 8-614] signal 'word_length' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:447]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_data_rdy_s_reg' and it is trimmed from '4' to '3' bits. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'UART_MAC_BRIDGE_TOP' (20#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:53]
INFO: [Synth 8-3491] module 'Packet_TX' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:4' bound to instance 'U5' of component 'Packet_TX' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
INFO: [Synth 8-638] synthesizing module 'Packet_TX' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Packet_TX' (21#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:24]
INFO: [Synth 8-3491] module 'eth_rgmii' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:14' bound to instance 'mac1' of component 'eth_rgmii' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:687]
INFO: [Synth 8-638] synthesizing module 'eth_rgmii' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:55]
INFO: [Synth 8-3491] module 'mac_ip_example_design_clocks' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:60' bound to instance 'example_clocks' of component 'mac_ip_example_design_clocks' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:395]
INFO: [Synth 8-638] synthesizing module 'mac_ip_example_design_clocks' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:78]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFDS' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:138]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bufg_clkin1' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:145]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'lock_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:148]
INFO: [Synth 8-638] synthesizing module 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:84]
	Parameter INITIALISE bound to: 1'b0 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:126]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:138]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_sync_block' (22#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:84]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'mmcm_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:169]
INFO: [Synth 8-638] synthesizing module 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:87]
	Parameter INITIALISE bound to: 1'b1 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync0' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:109]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:121]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:145]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDPE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_reset_sync' (23#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:87]
INFO: [Synth 8-3491] module 'mac_ip_clk_wiz' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:71' bound to instance 'clock_generator' of component 'mac_ip_clk_wiz' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:181]
INFO: [Synth 8-638] synthesizing module 'mac_ip_clk_wiz' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:85]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:121]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:190]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:196]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_clk_wiz' (24#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_clk_wiz.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_example_design_clocks' (25#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:78]
INFO: [Synth 8-3491] module 'mac_ip_example_design_resets' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:57' bound to instance 'example_resets' of component 'mac_ip_example_design_resets' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:426]
INFO: [Synth 8-638] synthesizing module 'mac_ip_example_design_resets' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:84]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'dcm_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:131]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'glbl_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:145]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'axi_lite_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:159]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'gtx_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:187]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'chk_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_example_design_resets' (26#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_resets.vhd:84]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'rx_stats_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:478]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'tx_stats_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:520]
INFO: [Synth 8-3491] module 'mac_ip_axi_lite_sm' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/axi_lite_sm/mac_ip_axi_lite_sm.vhd:69' bound to instance 'axi_lite_controller' of component 'mac_ip_axi_lite_sm' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:567]
INFO: [Synth 8-638] synthesizing module 'mac_ip_axi_lite_sm' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/axi_lite_sm/mac_ip_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'update_speed_sync_inst' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/axi_lite_sm/mac_ip_axi_lite_sm.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_axi_lite_sm' (27#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/axi_lite_sm/mac_ip_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'mac_ip_fifo_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:93' bound to instance 'trimac_fifo_block' of component 'mac_ip_fifo_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:604]
INFO: [Synth 8-638] synthesizing module 'mac_ip_fifo_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:200]
INFO: [Synth 8-3491] module 'mac_ip_support' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:68' bound to instance 'trimac_sup_block' of component 'mac_ip_support' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:407]
INFO: [Synth 8-638] synthesizing module 'mac_ip_support' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:167]
INFO: [Synth 8-3491] module 'mac_ip_support_clocking' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:69' bound to instance 'tri_mode_ethernet_mac_support_clocking_i' of component 'mac_ip_support_clocking' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:309]
INFO: [Synth 8-638] synthesizing module 'mac_ip_support_clocking' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:82]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:119]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:184]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_support_clocking' (28#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_clocking.vhd:82]
INFO: [Synth 8-3491] module 'mac_ip_support_resets' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:63' bound to instance 'tri_mode_ethernet_mac_support_resets_i' of component 'mac_ip_support_resets' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:319]
INFO: [Synth 8-638] synthesizing module 'mac_ip_support_resets' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:77]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'idelayctrl_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:128]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'lock_sync' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:179]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'gtx_mmcm_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_support_resets' (29#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support_resets.vhd:77]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'tri_mode_ethernet_mac_idelayctrl_common_i' to cell 'IDELAYCTRL' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:334]
INFO: [Synth 8-3491] module 'mac_ip' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/mac_ip_stub.vhdl:5' bound to instance 'tri_mode_ethernet_mac_i' of component 'mac_ip' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:348]
INFO: [Synth 8-638] synthesizing module 'mac_ip' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/realtime/mac_ip_stub.vhdl:68]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_support' (30#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:167]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'rx_mac_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:501]
INFO: [Synth 8-3491] module 'mac_ip_reset_sync' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_reset_sync.vhd:67' bound to instance 'tx_mac_reset_gen' of component 'mac_ip_reset_sync' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:509]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'mac_ip_ten_100_1g_eth_fifo' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:75' bound to instance 'user_side_FIFO' of component 'mac_ip_ten_100_1g_eth_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:523]
INFO: [Synth 8-638] synthesizing module 'mac_ip_ten_100_1g_eth_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:117]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'mac_ip_tx_client_fifo' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:102' bound to instance 'tx_fifo_i' of component 'mac_ip_tx_client_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:181]
INFO: [Synth 8-638] synthesizing module 'mac_ip_tx_client_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:135]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:295]
INFO: [Synth 8-226] default block is never used [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:365]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_rd_tran_frame_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:982]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_wr_frame_in_fifo' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1163]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_wr_frames_in_fifo' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1171]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_fif_valid_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1180]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_rd_txfer_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1554]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mac_ip_bram_tdp' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_bram_tdp.vhd:68' bound to instance 'tx_ramgen_i' of component 'mac_ip_bram_tdp' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'mac_ip_bram_tdp' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_bram_tdp.vhd:90]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mac_ip_bram_tdp' (31#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_bram_tdp.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_tx_client_fifo' (32#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:135]
INFO: [Synth 8-3491] module 'mac_ip_rx_client_fifo' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:116' bound to instance 'rx_fifo_i' of component 'mac_ip_rx_client_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:212]
INFO: [Synth 8-638] synthesizing module 'mac_ip_rx_client_fifo' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:142]
INFO: [Synth 8-226] default block is never used [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:307]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'resync_wr_store_frame_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:486]
INFO: [Synth 8-3491] module 'mac_ip_sync_block' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/common/mac_ip_sync_block.vhd:67' bound to instance 'sync_rd_addr_tog' of component 'mac_ip_sync_block' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:801]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'mac_ip_bram_tdp' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_bram_tdp.vhd:68' bound to instance 'rx_ramgen_i' of component 'mac_ip_bram_tdp' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:901]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_rx_client_fifo' (33#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_ten_100_1g_eth_fifo' (34#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_ten_100_1g_eth_fifo.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'mac_ip_fifo_block' (35#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_fifo_block.vhd:200]
WARNING: [Synth 8-3848] Net pause_shift in module/entity eth_rgmii does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:340]
WARNING: [Synth 8-3848] Net mac_speed in module/entity eth_rgmii does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:377]
WARNING: [Synth 8-3848] Net update_speed in module/entity eth_rgmii does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'eth_rgmii' (36#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:55]
INFO: [Synth 8-3491] module 'psu_status_test' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:33' bound to instance 'trm_PSU_ON_dut' of component 'psu_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:923]
INFO: [Synth 8-638] synthesizing module 'psu_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'psu_status_test' (37#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:37]
INFO: [Synth 8-3491] module 'psu_status_test' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:33' bound to instance 'trm_PSU_OFF_dut' of component 'psu_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:933]
INFO: [Synth 8-3491] module 'signal_status_test' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/signal_status_test.vhd:32' bound to instance 'monitor_enable_dut' of component 'signal_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:945]
INFO: [Synth 8-638] synthesizing module 'signal_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/signal_status_test.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'signal_status_test' (38#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/signal_status_test.vhd:41]
INFO: [Synth 8-3491] module 'signal_status_test' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/signal_status_test.vhd:32' bound to instance 'monitor_txd_dut' of component 'signal_status_test' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:954]
INFO: [Synth 8-3491] module 'reset_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_self_gen.vhd:33' bound to instance 'reset_dut' of component 'reset_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:966]
INFO: [Synth 8-638] synthesizing module 'reset_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_self_gen.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'reset_self_gen' (39#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_self_gen.vhd:37]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'pre_select_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:981]
INFO: [Synth 8-638] synthesizing module 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'trp_self_gen' (40#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:37]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'PDU_SYNC_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:994]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'clk_ref_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1004]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'beam_ini_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1013]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'beam_hop_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1025]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'Tx_Pulse_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1035]
INFO: [Synth 8-3491] module 'trp_self_gen' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:33' bound to instance 'data_win_DUT' of component 'trp_self_gen' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1044]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud1_pre_sel' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1055]
INFO: [Synth 8-638] synthesizing module 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:42]
WARNING: [Synth 8-614] signal 'default_data' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:64]
WARNING: [Synth 8-614] signal 'pw_select' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'tx_9_6K' (41#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:42]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud2_rf_pul' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1064]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud3_data_win' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1074]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud4_beam_in' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1084]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud5_beam_hop' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1093]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud6_clk_3m' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1102]
INFO: [Synth 8-3491] module 'tx_9_6K' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_9_6K.vhd:33' bound to instance 'ud7_pdu_syn' of component 'tx_9_6K' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1112]
INFO: [Synth 8-3491] module 'psu_on_off_self_data' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:17' bound to instance 'ud8_psu_on' of component 'psu_on_off_self_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1121]
INFO: [Synth 8-638] synthesizing module 'psu_on_off_self_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:26]
WARNING: [Synth 8-614] signal 'default_data' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:46]
WARNING: [Synth 8-614] signal 'pw_select' is read in the process but is not in the sensitivity list [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'psu_on_off_self_data' (42#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:26]
INFO: [Synth 8-3491] module 'psu_on_off_self_data' declared at 'i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:17' bound to instance 'ud9_psu_off' of component 'psu_on_off_self_data' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1129]
WARNING: [Synth 8-3848] Net clk_20 in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:412]
WARNING: [Synth 8-3848] Net mac_tx_tready in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:404]
WARNING: [Synth 8-3848] Net packet_header_tx in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:408]
WARNING: [Synth 8-3848] Net Monitor_TXD in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:107]
WARNING: [Synth 8-3848] Net self_test_Tx_ut in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:95]
WARNING: [Synth 8-3848] Net self_data_window in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:128]
WARNING: [Synth 8-3848] Net self_tx_pulse in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:127]
WARNING: [Synth 8-3848] Net self_beam_hop in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:130]
WARNING: [Synth 8-3848] Net self_beam_ini in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:129]
WARNING: [Synth 8-3848] Net self_clk_ref3MHz in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:132]
WARNING: [Synth 8-3848] Net Self_PDU_SYNC in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:137]
WARNING: [Synth 8-3848] Net self_preselect in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:126]
WARNING: [Synth 8-3848] Net self_test_reset in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:131]
WARNING: [Synth 8-3848] Net self_monitor_enable in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:134]
WARNING: [Synth 8-3848] Net self_trm_PSU_OFF in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:136]
WARNING: [Synth 8-3848] Net self_trm_PSU_ON in module/entity top does not have driver. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'top' (43#1) [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:89]
WARNING: [Synth 8-3331] design mac_ip_tx_client_fifo has unconnected port tx_collision
WARNING: [Synth 8-3331] design mac_ip_tx_client_fifo has unconnected port tx_retransmit
WARNING: [Synth 8-3331] design mac_ip_axi_lite_sm has unconnected port s_axi_bresp[1]
WARNING: [Synth 8-3331] design mac_ip_axi_lite_sm has unconnected port s_axi_bresp[0]
WARNING: [Synth 8-3331] design mac_ip_axi_lite_sm has unconnected port s_axi_rresp[1]
WARNING: [Synth 8-3331] design mac_ip_axi_lite_sm has unconnected port s_axi_rresp[0]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port valid_dut
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[0]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[1]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[2]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[3]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[4]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[5]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[6]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[7]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[8]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[9]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[10]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[11]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[12]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[13]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[14]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[15]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[16]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[17]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[18]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[19]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[20]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[21]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[22]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[23]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[24]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[25]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[26]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[27]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[28]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[29]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[30]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[31]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[32]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[33]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[34]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[35]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[36]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[37]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[38]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[39]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[40]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[41]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[42]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[43]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[44]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[45]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[46]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[47]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[64]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[65]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[66]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[67]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[68]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[69]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[70]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[71]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[72]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[73]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[74]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[75]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[76]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[77]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[78]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[79]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[80]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[81]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[82]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[83]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[84]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[85]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[86]
WARNING: [Synth 8-3331] design Packet_TX has unconnected port packet_header_tx[87]
WARNING: [Synth 8-3331] design WR_BUFFER has unconnected port Rd_Data_Count_Wrb[9]
WARNING: [Synth 8-3331] design WR_BUFFER has unconnected port Rd_Data_Count_Wrb[8]
WARNING: [Synth 8-3331] design WR_BUFFER has unconnected port Rd_Data_Count_Wrb[7]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[31]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[30]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[29]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[28]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[27]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[26]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[25]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port DOUT_WBB[24]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[39]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[38]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[37]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[36]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[35]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[34]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[33]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[32]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[31]
WARNING: [Synth 8-3331] design WR_BUFFER_BANK has unconnected port Rd_Cnt_Bf_Wbb[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 392.367 ; gain = 185.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin axi_lite_controller:mac_speed[1] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:567]
INFO: [Synth 8-3295] tying undriven pin axi_lite_controller:mac_speed[0] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:567]
INFO: [Synth 8-3295] tying undriven pin axi_lite_controller:update_speed to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/new/eth_rgmii.vhd:567]
WARNING: [Synth 8-3295] tying undriven pin U4:RX_monitor to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:651]
WARNING: [Synth 8-3295] tying undriven pin U4:self_test_in to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:651]
WARNING: [Synth 8-3295] tying undriven pin U5:mac_data_out_ready to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[48] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[49] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[50] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[51] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[52] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[53] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[54] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[55] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[56] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[57] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[58] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[59] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[60] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[61] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[62] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin U5:packet_header_tx[63] to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:669]
WARNING: [Synth 8-3295] tying undriven pin trm_PSU_ON_dut:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:923]
WARNING: [Synth 8-3295] tying undriven pin trm_PSU_OFF_dut:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:933]
WARNING: [Synth 8-3295] tying undriven pin monitor_enable_dut:signal_in to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:945]
WARNING: [Synth 8-3295] tying undriven pin monitor_txd_dut:signal_in to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:954]
WARNING: [Synth 8-3295] tying undriven pin reset_dut:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:966]
WARNING: [Synth 8-3295] tying undriven pin pre_select_DUT:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:981]
WARNING: [Synth 8-3295] tying undriven pin PDU_SYNC_DUT:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:994]
WARNING: [Synth 8-3295] tying undriven pin clk_ref_DUT:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1004]
WARNING: [Synth 8-3295] tying undriven pin beam_ini_DUT:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1013]
WARNING: [Synth 8-3295] tying undriven pin beam_hop_DUT:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1025]
WARNING: [Synth 8-3295] tying undriven pin Tx_Pulse_DUT:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1035]
WARNING: [Synth 8-3295] tying undriven pin data_win_DUT:sob_fb to constant 0 [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/top.vhd:1044]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 392.367 ; gain = 185.305
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo1' instantiated as 'U3/U5' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1525]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_data' instantiated as 'U4/U1_UMC/uart_rx_ctl_i0/ce_name'. 3 instances of this cell are unresolved black boxes. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/uart_rx_ctl.vhd:311]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_ll' instantiated as 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U1_WRB'. 3 instances of this cell are unresolved black boxes. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:487]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_wbb' instantiated as 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB'. 3 instances of this cell are unresolved black boxes. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/WR_BUFFER.vhd:467]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mac_data_bram' instantiated as 'U3/U4' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1510]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mac_ip' instantiated as 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/support/mac_ip_support.vhd:348]
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc] for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc] for cell 'mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_2/mac_data_bram_in_context.xdc] for cell 'U3/U4'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_2/mac_data_bram_in_context.xdc] for cell 'U3/U4'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_3/fifo1_in_context.xdc] for cell 'U3/U5'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_3/fifo1_in_context.xdc] for cell 'U3/U5'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_4/fifo_data_in_context.xdc] for cell 'U4/U1_UMC/uart_rx_ctl_i0/ce_name'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_4/fifo_data_in_context.xdc] for cell 'U4/U1_UMC/uart_rx_ctl_i0/ce_name'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_4/fifo_data_in_context.xdc] for cell 'U4/U2_UMC/uart_rx_ctl_i0/ce_name'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_4/fifo_data_in_context.xdc] for cell 'U4/U2_UMC/uart_rx_ctl_i0/ce_name'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_4/fifo_data_in_context.xdc] for cell 'U4/U3_UMC/uart_rx_ctl_i0/ce_name'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_4/fifo_data_in_context.xdc] for cell 'U4/U3_UMC/uart_rx_ctl_i0/ce_name'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_5/fifo_wbb_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_5/fifo_wbb_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_5/fifo_wbb_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U0_WRB'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_5/fifo_wbb_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U0_WRB'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_5/fifo_wbb_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U0_WRB'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_5/fifo_wbb_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U0_WRB'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_6/fifo_ll_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U1_WRB'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_6/fifo_ll_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U1_WRB'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_6/fifo_ll_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U1_WRB'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_6/fifo_ll_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U1_WRB'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_6/fifo_ll_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U1_WRB'
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp_6/fifo_ll_in_context.xdc] for cell 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U1_WRB'
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc]
WARNING: [Vivado 12-180] No cells matched 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:122]
WARNING: [Vivado 12-508] No pins matched 'example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1'. [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:141]
INFO: [Timing 38-2] Deriving generated clocks [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc:141]
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/dont_touch.xdc]
Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_user_phytiming.xdc]
Finished Parsing XDC File [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_user_phytiming.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFGCE => BUFGCTRL: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 729.625 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U3/U4' at clock pin 'clka' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U3/U5' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/U1_UMC/uart_rx_ctl_i0/ce_name' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/U2_UMC/uart_rx_ctl_i0/ce_name' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/U3_UMC/uart_rx_ctl_i0/ce_name' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U0_WRB' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/Us_UMC/U0_MSc/U_WR_BB[0].U0/U1_WRB' at clock pin 'clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U0_WRB' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/Us_UMC/U0_MSc/U_WR_BB[1].U0/U1_WRB' at clock pin 'clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U0_WRB' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U4/Us_UMC/U0_MSc/U_WR_BB[2].U0/U1_WRB' at clock pin 'clk' is different from the actual clock period '8.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mdc. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mdc. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for mdio. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mdio. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[0]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[0]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[1]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[1]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[2]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[2]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[3]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[3]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[0]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[0]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[1]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[1]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[2]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[2]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[3]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[3]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.runs/synth_1/.Xil/Vivado-1476-aujus-PC/dcp/mac_ip_in_context.xdc, line 32).
Applied set_property MARK_DEBUG = true for mac1/trimac_fifo_block/tx_axis_mac_tdata[0]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc, line 193).
Applied set_property MARK_DEBUG = true for mac1/trimac_fifo_block/rx_axis_mac_tlast. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc, line 201).
Applied set_property MARK_DEBUG = true for mac1/example_clocks/count_200[2]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc, line 205).
Applied set_property MARK_DEBUG = true for mac1/example_clocks/count_125[1]. (constraint file  i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/constrs_1/imports/example_design/mac_ip_example_design.xdc, line 206).
Applied set_property DONT_TOUCH = true for mac1/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'P_S_reg' in module 'packet_rx'
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TX1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:159]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:159]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:159]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:227]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:227]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:227]
INFO: [Synth 8-802] inferred FSM for state register 'P_S_reg' in module 'trp_pulse'
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:228]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:228]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:228]
INFO: [Synth 8-802] inferred FSM for state register 'P_S_reg' in module 'RF1_Pulse'
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:227]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:227]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:227]
INFO: [Synth 8-802] inferred FSM for state register 'P_S_reg' in module 'Trig_Pulse_gen'
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'len_frame_byt_rx_reg[7:0]' into 'reset_format2_reg[7:0]' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:738]
INFO: [Synth 8-4471] merging register 'val_PSU_ON_reg[7:0]' into 'val_monitor_enable_reg[7:0]' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:992]
INFO: [Synth 8-4471] merging register 'val_psu_off_reg[7:0]' into 'val_monitor_enable_reg[7:0]' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1031]
INFO: [Synth 8-4471] merging register 'val_self_monitor_txd_reg[7:0]' into 'val_monitor_enable_reg[7:0]' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/tx_u.vhd:1069]
INFO: [Synth 8-802] inferred FSM for state register 'next_st_reg' in module 'tx_u'
INFO: [Synth 8-5546] ROM "enable_rf1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PRT1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_W_TRP1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_trp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "enable_rf1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PRT1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_W_TRP1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_P_W_RF7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_trp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "F_start_RF7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pres_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ch_sel_q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5546] ROM "over_sample_cnt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_data_rdys" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "over_sample_cnt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_data_rdys" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_length_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_length_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_length_incr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_length_incr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'MSc_Cs_reg' in module 'UART_MAC_SCHEDULER'
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MSc_Ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_RD_EN_WBB_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_RD_EN_WBB_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_RD_EN_WBB_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Valid_UMC1_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_out_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_count_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'mac_ip_axi_lite_sm'
INFO: [Synth 8-5544] ROM "speedis10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "speedis100" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdio_access_sm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_access_sm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_access_sm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_arvalid_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awaddr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awvalid_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "start_mdio" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drive_mdio" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'mac_ip_support_resets'
INFO: [Synth 8-5544] ROM "idelayctrl_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_reset_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_tx_client_fifo.vhd:1027]
INFO: [Synth 8-5544] ROM "wr_addr_reload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_eof_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tdata_int_handshake" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_droperr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_retransmiterr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_txfer_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/fifo/mac_ip_rx_client_fifo.vhd:548]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'mac_ip_rx_client_fifo'
INFO: [Synth 8-5544] ROM "fifo_overflow" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_store_frame_tog" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_start_addr_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tlast_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'data_valid_umc_sob_reg' into 'sob_self_test_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_status_test.vhd:55]
INFO: [Synth 8-802] inferred FSM for state register 'prs_reg' in module 'psu_status_test'
INFO: [Synth 8-802] inferred FSM for state register 'prs_reg' in module 'signal_status_test'
INFO: [Synth 8-4471] merging register 'data_valid_umc_sob_reg' into 'sob_self_test_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/reset_self_gen.vhd:55]
INFO: [Synth 8-802] inferred FSM for state register 'prs_reg' in module 'reset_self_gen'
INFO: [Synth 8-802] inferred FSM for state register 'prs_reg' in module 'trp_self_gen'
INFO: [Synth 8-802] inferred FSM for state register 'prs_reg' in module 'tx_9_6K'
INFO: [Synth 8-802] inferred FSM for state register 'prs_reg' in module 'psu_on_off_self_data'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'top'
WARNING: [Synth 8-327] inferring latch for variable 'N_S_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'N_S_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                     s01 |                             0001 |                             0001
                     s02 |                             0010 |                             0010
                     s03 |                             0011 |                             0011
                     s04 |                             0100 |                             0100
                     s05 |                             0101 |                             0101
                      s1 |                             0110 |                             0110
                     s11 |                             0111 |                             0111
                     s12 |                             1000 |                             1000
                     s13 |                             1001 |                             1001
                     s14 |                             1010 |                             1010
                     s15 |                             1011 |                             1011
                      s2 |                             1100 |                             1100
                     s21 |                             1101 |                             1101
                      s3 |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_S_reg' using encoding 'sequential' in module 'packet_rx'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_N_S_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'data_en_s_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/pkt.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 's_ref_clk_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/ref_p.vhd:80]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s4 |                              011 |                              011
                      s5 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_S_reg' using encoding 'sequential' in module 'trp_pulse'
WARNING: [Synth 8-327] inferring latch for variable 'enable_1_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/TRp_pulse.vhd:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s4 |                              011 |                              011
                      s5 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_S_reg' using encoding 'sequential' in module 'RF1_Pulse'
WARNING: [Synth 8-327] inferring latch for variable 'enable_1_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/RF1_Pulse.vhd:77]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s4 |                              011 |                              011
                      s5 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_S_reg' using encoding 'sequential' in module 'Trig_Pulse_gen'
WARNING: [Synth 8-327] inferring latch for variable 'enable_1_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Trig_pulse_gen.vhd:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               chsel_st1 |                             0001 |                             0001
               chsel_st2 |                             0010 |                             0010
                wait_st1 |                             0011 |                             0011
                wait_st2 |                             0100 |                             0100
              opmode_st1 |                             0101 |                             0110
               uart1_st1 |                             0110 |                             0111
               wait_uart |                             0111 |                             0101
               uart1_st2 |                             1000 |                             1000
              uart1_st21 |                             1001 |                             1001
               uart1_st3 |                             1010 |                             1010
               pulse_st1 |                             1011 |                             1011
               pulse_st2 |                             1100 |                             1100
               pulse_st3 |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_st_reg' using encoding 'sequential' in module 'tx_u'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                    data |                          0000010 |                              010
                   data2 |                          0001000 |                              011
                   data3 |                          0010000 |                              100
                   data4 |                          0100000 |                              101
                    stop |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                s0_mc_sc |                            00000 |                            00000
                s1_mc_sc |                            00001 |                            00001
                s2_mc_sc |                            00010 |                            00010
               s16_mc_sc |                            00011 |                            10000
                s3_mc_sc |                            00100 |                            00011
                s4_mc_sc |                            00101 |                            00100
                s5_mc_sc |                            00110 |                            00101
                s6_mc_sc |                            00111 |                            00110
               s17_mc_sc |                            01000 |                            10001
                s7_mc_sc |                            01001 |                            00111
                s8_mc_sc |                            01010 |                            01000
                s9_mc_sc |                            01011 |                            01001
               s10_mc_sc |                            01100 |                            01010
               s18_mc_sc |                            01101 |                            10010
               s11_mc_sc |                            01110 |                            01011
               s12_mc_sc |                            01111 |                            01100
               s13_mc_sc |                            10000 |                            01101
               s14_mc_sc |                            10001 |                            01110
               s19_mc_sc |                            10010 |                            10011
               s15_mc_sc |                            10011 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MSc_Cs_reg' using encoding 'sequential' in module 'UART_MAC_SCHEDULER'
WARNING: [Synth 8-327] inferring latch for variable 'data_mac_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:284]
WARNING: [Synth 8-327] inferring latch for variable 'data_mac2_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:284]
WARNING: [Synth 8-327] inferring latch for variable 'data_mac3_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/UART_MAC_Bridge_Top.vhd:284]
WARNING: [Synth 8-327] inferring latch for variable 'tx_valid_out_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'wait_cmd_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/Packet_Tx.vhd:45]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 startup |                            00000 |                            00000
            change_speed |                            00001 |                            00001
                 mdio_rd |                            00010 |                            00010
         mdio_poll_check |                            00011 |                            00011
                 mdio_1g |                            00100 |                            00100
             mdio_10_100 |                            00101 |                            00101
              mdio_page2 |                            00110 |                            00110
           mdio_delay_rd |                            00111 |                            00111
      mdio_delay_rd_poll |                            01000 |                            01000
              mdio_delay |                            01001 |                            01001
            mdio_restart |                            01010 |                            01010
           mdio_loopback |                            01011 |                            01011
              mdio_stats |                            01100 |                            01100
   mdio_stats_poll_check |                            01101 |                            01101
            reset_mac_rx |                            01110 |                            01110
            reset_mac_tx |                            01111 |                            01111
               cnfg_mdio |                            10000 |                            10000
               cnfg_flow |                            10001 |                            10001
            cnfg_lo_addr |                            10010 |                            10011
            cnfg_hi_addr |                            10011 |                            10100
             cnfg_filter |                            10100 |                            10010
             check_speed |                            10101 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'mac_ip_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
                iSTATE11 |                             1100 |                             1100
                iSTATE12 |                             1101 |                             1101
                iSTATE13 |                             1110 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'sequential' in module 'mac_ip_support_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                              000 |                              000
                queue1_s |                              001 |                              001
                queue2_s |                              010 |                              010
                queue3_s |                              011 |                              011
             queue_sof_s |                              100 |                              100
                  data_s |                              101 |                              110
                   eof_s |                              110 |                              111
                   sof_s |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'mac_ip_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      id |                              000 |                              000
                   ff_st |                              001 |                              010
                    f_st |                              010 |                              001
                    s_st |                              011 |                              011
                    t_st |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prs_reg' using encoding 'sequential' in module 'psu_status_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      id |                              000 |                              000
                   ff_st |                              001 |                              010
                    f_st |                              010 |                              001
                    s_st |                              011 |                              011
                   f2_st |                              100 |                              101
                   s2_st |                              101 |                              110
                    t_st |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prs_reg' using encoding 'sequential' in module 'signal_status_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      id |                              000 |                              000
                   ff_st |                              001 |                              010
                    f_st |                              010 |                              001
                    s_st |                              011 |                              011
                    t_st |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prs_reg' using encoding 'sequential' in module 'reset_self_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      id |                              000 |                              000
                   ff_st |                              001 |                              010
                   f2_st |                              010 |                              101
                    f_st |                              011 |                              001
                    s_st |                              100 |                              011
                    t_st |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prs_reg' using encoding 'sequential' in module 'trp_self_gen'
WARNING: [Synth 8-327] inferring latch for variable 'en_cnt2_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/trp_self_gen.vhd:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      id |                              000 |                              000
                   ff_st |                              001 |                              010
                    f_st |                              010 |                              001
                      s1 |                              011 |                              011
                      s2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prs_reg' using encoding 'sequential' in module 'tx_9_6K'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      id |                              000 |                              000
                      s0 |                              001 |                              001
                      s1 |                              010 |                              010
                  fff_st |                              011 |                              101
                   ff_st |                              100 |                              100
                    f_st |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prs_reg' using encoding 'sequential' in module 'psu_on_off_self_data'
WARNING: [Synth 8-327] inferring latch for variable 'en_wait_count_reg' [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/rtl_files/psu_on_off_self_data.vhd:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           wait_here_tcp |                               01 |                               01
              wait_here2 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     17 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 18    
	   2 Input     14 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 29    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 68    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 181   
+---RAMs : 
	              36K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	  61 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 4     
	  22 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  22 Input     17 Bit        Muxes := 1     
	  61 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input     14 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 10    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	  20 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 3     
	  18 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 3     
	  47 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 2     
	  31 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	  20 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 7     
	  11 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 9     
	  14 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 4     
	  19 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 183   
	   4 Input      1 Bit        Muxes := 46    
	  20 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 46    
	  14 Input      1 Bit        Muxes := 6     
	  60 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 43    
	   7 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  18 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module packet_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
	  31 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 29    
Module sel_clk_Mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module reset_generator 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ref_p 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module trp_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module RF1_Pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module Trig_Pulse_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module pulse_dist 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module psu_on_off_100ms 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module DUT_signal_modle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tx_u 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	  61 Input     32 Bit        Muxes := 9     
	  61 Input     16 Bit        Muxes := 8     
	  26 Input      4 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 4     
	  60 Input      1 Bit        Muxes := 1     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module WR_BUFFER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module UART_MAC_SCHEDULER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  20 Input      8 Bit        Muxes := 2     
	  47 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 3     
Module UART_MAC_BRIDGE_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 6     
Module Packet_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 1     
Module mac_ip_example_design_clocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module mac_ip_example_design_resets 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module mac_ip_axi_lite_sm 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  22 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  22 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	  22 Input      8 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 11    
Module mac_ip_support_resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module mac_ip_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module mac_ip_tx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mac_ip_rx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module eth_rgmii 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module psu_status_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module signal_status_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module reset_self_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module trp_self_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module tx_9_6K 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module psu_on_off_self_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U1_UMC/uart_rx_ctl_i0/over_sample_cnt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2_UMC/uart_rx_ctl_i0/over_sample_cnt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U3_UMC/uart_rx_ctl_i0/over_sample_cnt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_tx_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 729.625 ; gain = 522.563

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|tx_u        | enable_ref           | 128x1         | LUT            | 
|tx_u        | enable_ref           | 128x1         | LUT            | 
|eth_rgmii   | axi_lite_controller/ | 32x8          | LUT            | 
+------------+----------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mac_ip_bram_tdp | mem_reg    | 4 K x 9                | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|mac_ip_bram_tdp | mem_reg    | 4 K x 9                | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_int_reg[3]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_int_reg[4]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_int_reg[0]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_int_reg[1]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_int_reg[2]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_int_reg[3]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_int_reg[4]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_int_reg[0]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_int_reg[1]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_int_reg[2]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[3]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[4]' (FDRE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[0]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[1]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/uart_rx_ctl_i0/word_length_int_reg[2]' (FDSE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_incr_reg[4]' (FDRE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_incr_reg[3]' (FDSE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_incr_reg[2]' (FDRE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_incr_reg[0]' (FDRE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U1_UMC/uart_rx_ctl_i0/word_length_incr_reg[1]' (FDRE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/meta_harden_rxd_i0/signal_meta_reg' (FDR) to 'U4/U3_UMC/meta_harden_rxd_i0/signal_meta_reg'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[4]' (FDRE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[3]' (FDSE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[2]' (FDRE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[0]' (FDRE) to 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/uart_rx_ctl_i0/word_length_incr_reg[1]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\U3_UMC/meta_harden_rxd_i0/signal_meta_reg )
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[4]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U4/\U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[3] )
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[2]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[0]' (FDRE) to 'U4/U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\U3_UMC/uart_rx_ctl_i0/word_length_incr_reg[1] )
INFO: [Synth 8-3886] merging instance 'U4/U2_UMC/meta_harden_rxd_i0/signal_dst_reg' (FDR) to 'U4/U3_UMC/meta_harden_rxd_i0/signal_dst_reg'
INFO: [Synth 8-3886] merging instance 'U4/U3_UMC/meta_harden_rxd_i0/signal_dst_reg' (FDR) to 'U4/U3_UMC/meta_harden_rxd_i0/signal_meta_reg'
INFO: [Synth 8-3886] merging instance 'U3/ch_sel_q_reg[3]' (FDRE) to 'U3/ch_sel_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U3/ch_sel_q_reg[1]' (FDRE) to 'U3/ch_sel_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U3/\ch_sel_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[0] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/mdio_reg_addr_reg[5]' (FDRE) to 'mac1/axi_lite_controller/mdio_reg_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/mdio_reg_addr_reg[6]' (FDRE) to 'mac1/axi_lite_controller/mdio_reg_addr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/mdio_reg_addr_reg[7] )
INFO: [Synth 8-3886] merging instance 'U3/U2/STOP_BIT_cal_reg[6]' (FD) to 'U3/U2/STOP_BIT_cal_reg[5]'
INFO: [Synth 8-3886] merging instance 'U3/U2/STOP_BIT_cal_reg[7]' (FD) to 'U3/U2/STOP_BIT_cal_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3/U2/STOP_BIT_cal_reg[0]' (FD) to 'U3/U2/STOP_BIT_cal_reg[5]'
INFO: [Synth 8-3886] merging instance 'U3/U2/STOP_BIT_cal_reg[1]' (FD) to 'U3/U2/STOP_BIT_cal_reg[5]'
INFO: [Synth 8-3886] merging instance 'U3/U2/STOP_BIT_cal_reg[2]' (FD) to 'U3/U2/STOP_BIT_cal_reg[5]'
INFO: [Synth 8-3886] merging instance 'U3/U2/STOP_BIT_cal_reg[3]' (FD) to 'U3/U2/STOP_BIT_cal_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3/U2/STOP_BIT_cal_reg[4]' (FD) to 'U3/U2/start_bit_cal_reg[1]'
INFO: [Synth 8-3886] merging instance 'U3/U2/STOP_BIT_cal_reg[5]' (FD) to 'U3/U2/start_bit_cal_reg[3]'
INFO: [Synth 8-3886] merging instance 'U3/U2/start_bit_cal_reg[3]' (FD) to 'U3/U2/start_bit_cal_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/U2/start_bit_cal_reg[0]' (FD) to 'U3/U2/start_bit_cal_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U3/\U2/start_bit_cal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U3/\U2/start_bit_cal_reg[2] )
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[0]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[1]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[2]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[3]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[4]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[5]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[6]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[7]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[8]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[9]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[10]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[11]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[12]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[13]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[14]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3886] merging instance 'mac1/pause_val_reg[15]' (FD) to 'mac1/pause_req_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/pause_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U4/\U3_UMC/meta_harden_rxd_i0/signal_meta_reg )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[0]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[2]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[3]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[4]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[5]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[6]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[7]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[8]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[9]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[10]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[11]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[12]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[13]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[1] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[1]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[15]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[16]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[17]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[18]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[19]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[20]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[21]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/axi_wr_data_reg[16]' (FDRE) to 'mac1/axi_lite_controller/axi_wr_data_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[22]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[23]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[24]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[25]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/mdio_wr_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[26]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/mdio_wr_data_reg[21]' (FDE) to 'mac1/axi_lite_controller/mdio_wr_data_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/mdio_wr_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[27]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/mdio_wr_data_reg[22]' (FDE) to 'mac1/axi_lite_controller/mdio_wr_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/mdio_wr_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[28]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[29]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/mdio_wr_data_reg[24]' (FDE) to 'mac1/axi_lite_controller/mdio_wr_data_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[30]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/axi_wr_data_reg[17]' (FDRE) to 'mac1/axi_lite_controller/axi_wr_data_reg[26]'
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/s_axi_wdata_reg[24]' (FDRE) to 'mac1/axi_lite_controller/s_axi_wdata_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[31]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/mdio_wr_data_reg[23]' (FDE) to 'mac1/axi_lite_controller/mdio_wr_data_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/mdio_wr_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3886] merging instance 'mac1/axi_lite_controller/serial_command_shift_reg[32]' (FD) to 'mac1/axi_lite_controller/serial_command_shift_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/mdio_wr_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac1/\axi_lite_controller/serial_command_shift_reg[14] )
WARNING: [Synth 8-3332] Sequential element (U6/P_S_reg) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[2]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[3]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[4]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[5]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[6]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[7]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[8]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[9]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[10]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[11]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[12]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[13]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[14]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse_reg[15]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/P_S2_reg) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse2_reg[7]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse2_reg[6]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse2_reg[5]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse2_reg[4]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse2_reg[3]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse2_reg[2]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse2_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/count_value_ref_pulse2_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/rf_p_reg[7]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/rf_p_reg[6]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/rf_p_reg[5]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/rf_p_reg[4]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/rf_p_reg[3]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/rf_p_reg[2]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/rf_p_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U6/rf_p_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U2/STOP_BIT_cal_reg[7]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U2/STOP_BIT_cal_reg[6]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U2/STOP_BIT_cal_reg[3]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U2/STOP_BIT_cal_reg[2]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U2/STOP_BIT_cal_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U2/STOP_BIT_cal_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[2]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[3]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[4]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[5]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[6]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[7]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[8]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[9]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[10]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[11]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[12]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[13]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[14]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[15]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[16]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[17]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[18]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/count_reg[19]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/pre_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (U3/pre_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[2]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[3]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[4]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[5]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[6]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[7]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[8]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[9]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[10]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[11]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[12]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[13]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[14]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[15]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[16]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[17]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[18]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[19]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[20]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[21]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[22]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/count_reg[23]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/pre_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_on/pre_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[0]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[1]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[2]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[3]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[4]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[5]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[6]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[7]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[8]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[9]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[10]) is unused and will be removed from module tx_u.
WARNING: [Synth 8-3332] Sequential element (u7/U_psu_off/count_reg[11]) is unused and will be removed from module tx_u.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:27 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:00 ; elapsed = 00:01:27 . Memory (MB): peak = 729.625 ; gain = 522.563

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:27 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 729.625 ; gain = 522.563

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U3/F_start_RF1_reg[31] is being inverted and renamed to U3/F_start_RF1_reg[31]_inv.
INFO: [Synth 8-5365] Flop U3/F_start_RF2_reg[31] is being inverted and renamed to U3/F_start_RF2_reg[31]_inv.
INFO: [Synth 8-5365] Flop U3/F_start_RF3_reg[31] is being inverted and renamed to U3/F_start_RF3_reg[31]_inv.
INFO: [Synth 8-5365] Flop U3/F_start_RF4_reg[31] is being inverted and renamed to U3/F_start_RF4_reg[31]_inv.
INFO: [Synth 8-5365] Flop U3/F_start_RF5_reg[31] is being inverted and renamed to U3/F_start_RF5_reg[31]_inv.
INFO: [Synth 8-5365] Flop U3/F_start_RF6_reg[31] is being inverted and renamed to U3/F_start_RF6_reg[31]_inv.
INFO: [Synth 8-5365] Flop U3/F_start_RF7_reg[31] is being inverted and renamed to U3/F_start_RF7_reg[31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \mac1/example_clocks/bufg_clkin1 :O [i:/rgmii/viv16/mac_ip_example/mac_ip_example.srcs/sources_1/imports/mac_ip/example_design/mac_ip_example_design_clocks.vhd:145]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:33 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:33 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mac_ip_ten_100_1g_eth_fifo | rx_fifo_i/wr_data_bram_reg[7]                | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top                        | mac1/axi_lite_controller/count_shift_reg[20] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+---------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mac_data_bram |         1|
|2     |fifo1         |         1|
|3     |fifo_data     |         3|
|4     |fifo_wbb      |         3|
|5     |fifo_ll       |         3|
|6     |mac_ip        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |fifo1_bbox         |     1|
|2     |fifo_data_bbox     |     1|
|3     |fifo_data_bbox__3  |     1|
|4     |fifo_data_bbox__4  |     1|
|5     |fifo_ll_bbox       |     1|
|6     |fifo_ll_bbox__3    |     1|
|7     |fifo_ll_bbox__4    |     1|
|8     |fifo_wbb_bbox      |     1|
|9     |fifo_wbb_bbox__3   |     1|
|10    |fifo_wbb_bbox__4   |     1|
|11    |mac_data_bram_bbox |     1|
|12    |mac_ip_bbox        |     1|
|13    |BUFG               |     2|
|14    |BUFGCE             |     6|
|15    |CARRY4             |   504|
|16    |IDELAYCTRL         |     1|
|17    |LUT1               |  1436|
|18    |LUT2               |   563|
|19    |LUT3               |   510|
|20    |LUT4               |   648|
|21    |LUT5               |   292|
|22    |LUT6               |   484|
|23    |MMCME2_ADV         |     2|
|24    |MUXF7              |     5|
|25    |MUXF8              |     1|
|26    |RAMB36E1           |     2|
|27    |SRL16E             |     8|
|28    |SRLC32E            |     1|
|29    |FDCE               |   106|
|30    |FDPE               |    46|
|31    |FDRE               |  2148|
|32    |FDSE               |    44|
|33    |LD                 |    50|
|34    |IBUF               |     2|
|35    |IBUFDS             |     1|
|36    |OBUF               |     2|
+------+-------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------+------+
|      |Instance                                         |Module                       |Cells |
+------+-------------------------------------------------+-----------------------------+------+
|1     |top                                              |                             |  7233|
|2     |  PDU_SYNC_DUT                                   |trp_self_gen                 |    90|
|3     |  Tx_Pulse_DUT                                   |trp_self_gen_0               |    90|
|4     |  U1                                             |packet_rx                    |    45|
|5     |  U3                                             |tx_u                         |  4023|
|6     |    U1                                           |sel_clk_Mod                  |    29|
|7     |    U2                                           |tx2                          |   117|
|8     |    U6                                           |pulse_dist                   |  2499|
|9     |      u0                                         |ref_p                        |   175|
|10    |      u1                                         |trp_pulse                    |   259|
|11    |      u2                                         |RF1_Pulse                    |   259|
|12    |      u3                                         |RF1_Pulse_22                 |   258|
|13    |      u4                                         |RF1_Pulse_23                 |   258|
|14    |      u5                                         |Trig_Pulse_gen               |   258|
|15    |      u6                                         |Trig_Pulse_gen_24            |   258|
|16    |      u7                                         |Trig_Pulse_gen_25            |   258|
|17    |      u8                                         |Trig_Pulse_gen_26            |   258|
|18    |      u9                                         |Trig_Pulse_gen_27            |   258|
|19    |  U4                                             |UART_MAC_BRIDGE_TOP          |   870|
|20    |    U1_UMC                                       |UART_MAC_TOP                 |   135|
|21    |      meta_harden_rxd_i0                         |meta_harden                  |     2|
|22    |      uart_rx_ctl_i0                             |uart_rx_ctl_21               |   133|
|23    |    U2_UMC                                       |UART_MAC_TOP_16              |   107|
|24    |      uart_rx_ctl_i0                             |uart_rx_ctl_20               |   107|
|25    |    U3_UMC                                       |UART_MAC_TOP_17              |   107|
|26    |      uart_rx_ctl_i0                             |uart_rx_ctl                  |   107|
|27    |    Us_UMC                                       |UART_MAC_SCHEDULER           |   406|
|28    |      U0_MSc                                     |WR_BUFFER_BANK               |   349|
|29    |        \U_WR_BB[0].U0                           |WR_BUFFER                    |   121|
|30    |        \U_WR_BB[1].U0                           |WR_BUFFER_18                 |   108|
|31    |        \U_WR_BB[2].U0                           |WR_BUFFER_19                 |   120|
|32    |  U5                                             |Packet_TX                    |    41|
|33    |  beam_hop_DUT                                   |trp_self_gen_1               |    90|
|34    |  beam_ini_DUT                                   |trp_self_gen_2               |    90|
|35    |  clk_ref_DUT                                    |trp_self_gen_3               |    90|
|36    |  data_win_DUT                                   |trp_self_gen_4               |    90|
|37    |  mac1                                           |eth_rgmii                    |  1273|
|38    |    rx_stats_sync                                |mac_ip_sync_block__15        |     5|
|39    |    tx_stats_sync                                |mac_ip_sync_block__16        |     5|
|40    |    axi_lite_controller                          |mac_ip_axi_lite_sm           |   339|
|41    |      update_speed_sync_inst                     |mac_ip_sync_block__17        |     5|
|42    |    example_clocks                               |mac_ip_example_design_clocks |    36|
|43    |      lock_sync                                  |mac_ip_sync_block__13        |     5|
|44    |      mmcm_reset_gen                             |mac_ip_reset_sync__9         |     5|
|45    |      clock_generator                            |mac_ip_clk_wiz               |     4|
|46    |    example_resets                               |mac_ip_example_design_resets |    51|
|47    |      dcm_sync                                   |mac_ip_sync_block__14        |     5|
|48    |      glbl_reset_gen                             |mac_ip_reset_sync__10        |     5|
|49    |      axi_lite_reset_gen                         |mac_ip_reset_sync__11        |     5|
|50    |      gtx_reset_gen                              |mac_ip_reset_sync__12        |     5|
|51    |      chk_reset_gen                              |mac_ip_reset_sync__13        |     5|
|52    |    trimac_fifo_block                            |mac_ip_fifo_block            |   833|
|53    |      trimac_sup_block                           |mac_ip_support               |   167|
|54    |        tri_mode_ethernet_mac_support_clocking_i |mac_ip_support_clocking      |     3|
|55    |        tri_mode_ethernet_mac_support_resets_i   |mac_ip_support_resets        |    30|
|56    |          idelayctrl_reset_gen                   |mac_ip_reset_sync__14        |     5|
|57    |          lock_sync                              |mac_ip_sync_block__18        |     5|
|58    |          gtx_mmcm_reset_gen                     |mac_ip_reset_sync__15        |     5|
|59    |      rx_mac_reset_gen                           |mac_ip_reset_sync__16        |     5|
|60    |      tx_mac_reset_gen                           |mac_ip_reset_sync            |     5|
|61    |      user_side_FIFO                             |mac_ip_ten_100_1g_eth_fifo   |   622|
|62    |        rx_fifo_i                                |mac_ip_rx_client_fifo        |   241|
|63    |          resync_wr_store_frame_tog              |mac_ip_sync_block__24        |     5|
|64    |          sync_rd_addr_tog                       |mac_ip_sync_block            |     5|
|65    |          rx_ramgen_i                            |mac_ip_bram_tdp_15           |     9|
|66    |        tx_fifo_i                                |mac_ip_tx_client_fifo        |   381|
|67    |          resync_rd_tran_frame_tog               |mac_ip_sync_block__19        |     5|
|68    |          resync_wr_frame_in_fifo                |mac_ip_sync_block__20        |     5|
|69    |          resync_wr_frames_in_fifo               |mac_ip_sync_block__21        |     5|
|70    |          resync_fif_valid_tog                   |mac_ip_sync_block__22        |     5|
|71    |          resync_rd_txfer_tog                    |mac_ip_sync_block__23        |     5|
|72    |          tx_ramgen_i                            |mac_ip_bram_tdp              |    11|
|73    |  monitor_enable_dut                             |signal_status_test           |    36|
|74    |  monitor_txd_dut                                |signal_status_test_5         |    35|
|75    |  pre_select_DUT                                 |trp_self_gen_6               |    90|
|76    |  reset_dut                                      |reset_self_gen               |    31|
|77    |  trm_PSU_OFF_dut                                |psu_status_test              |    31|
|78    |  trm_PSU_ON_dut                                 |psu_status_test_7            |    32|
|79    |  ud1_pre_sel                                    |tx_9_6K                      |    16|
|80    |  ud2_rf_pul                                     |tx_9_6K_8                    |    16|
|81    |  ud3_data_win                                   |tx_9_6K_9                    |    16|
|82    |  ud4_beam_in                                    |tx_9_6K_10                   |    16|
|83    |  ud5_beam_hop                                   |tx_9_6K_11                   |    16|
|84    |  ud6_clk_3m                                     |tx_9_6K_12                   |    16|
|85    |  ud7_pdu_syn                                    |tx_9_6K_13                   |    16|
|86    |  ud8_psu_on                                     |psu_on_off_self_data         |    19|
|87    |  ud9_psu_off                                    |psu_on_off_self_data_14      |    19|
+------+-------------------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 729.625 ; gain = 522.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 485 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 729.625 ; gain = 109.805
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 729.625 ; gain = 522.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  BUFGCE => BUFGCTRL: 6 instances
  LD => LDCE: 49 instances
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
597 Infos, 328 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:30 . Memory (MB): peak = 729.625 ; gain = 455.066
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 729.625 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 729.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 17:30:16 2019...
