Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Apr 23 14:27:49 2021
| Host         : imdea-System running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs                   | 228798 |     0 |    425280 | 53.80 |
|   LUT as Logic             | 208427 |     0 |    425280 | 49.01 |
|   LUT as Memory            |  20371 |     0 |    213600 |  9.54 |
|     LUT as Distributed RAM |    976 |     0 |           |       |
|     LUT as Shift Register  |  19395 |     0 |           |       |
| CLB Registers              | 375224 |     0 |    850560 | 44.11 |
|   Register as Flip Flop    | 375224 |     0 |    850560 | 44.11 |
|   Register as Latch        |      0 |     0 |    850560 |  0.00 |
| CARRY8                     |  26632 |     0 |     53160 | 50.10 |
| F7 Muxes                   |   8814 |     0 |    212640 |  4.15 |
| F8 Muxes                   |   4096 |     0 |    106320 |  3.85 |
| F9 Muxes                   |      0 |     0 |     53160 |  0.00 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 600    |          Yes |           - |          Set |
| 2212   |          Yes |           - |        Reset |
| 1014   |          Yes |         Set |            - |
| 371398 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| CLB                                        |  43576 |     0 |     53160 | 81.97 |
|   CLBL                                     |  21736 |     0 |           |       |
|   CLBM                                     |  21840 |     0 |           |       |
| LUT as Logic                               | 208427 |     0 |    425280 | 49.01 |
|   using O5 output only                     |    416 |       |           |       |
|   using O6 output only                     | 189271 |       |           |       |
|   using O5 and O6                          |  18740 |       |           |       |
| LUT as Memory                              |  20371 |     0 |    213600 |  9.54 |
|   LUT as Distributed RAM                   |    976 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |    640 |       |           |       |
|     using O5 and O6                        |    336 |       |           |       |
|   LUT as Shift Register                    |  19395 |     0 |           |       |
|     using O5 output only                   |      6 |       |           |       |
|     using O6 output only                   |  15802 |       |           |       |
|     using O5 and O6                        |   3587 |       |           |       |
| CLB Registers                              | 375224 |     0 |    850560 | 44.11 |
|   Register driven from within the CLB      | 204135 |       |           |       |
|   Register driven from outside the CLB     | 171089 |       |           |       |
|     LUT in front of the register is unused | 133697 |       |           |       |
|     LUT in front of the register is used   |  37392 |       |           |       |
| Unique Control Sets                        |   2694 |       |    106320 |  2.53 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   16 |     0 |      1080 |  1.48 |
|   RAMB36/FIFO*    |   16 |     0 |      1080 |  1.48 |
|     RAMB36E2 only |   16 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  592 |     0 |      4272 | 13.86 |
|   DSP48E2 only |  592 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   20 |    20 |       347 |  5.76 |
| HPIOB_M          |   10 |    10 |       138 |  7.25 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    9 |     9 |       138 |  6.52 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    7 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |        23 |  4.35 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    2 |     2 |       192 |  1.04 |
|   DIFFINBUF      |    2 |     2 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   45 |     0 |       696 |  6.47 |
|   BUFGCE             |   44 |     0 |       216 | 20.37 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    2 |     2 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+--------+---------------------+
|  Ref Name  |  Used  | Functional Category |
+------------+--------+---------------------+
| FDRE       | 371398 |            Register |
| LUT2       | 169261 |                 CLB |
| LUT6       |  27058 |                 CLB |
| CARRY8     |  26632 |                 CLB |
| SRL16E     |  18567 |                 CLB |
| LUT4       |  11907 |                 CLB |
| MUXF7      |   8814 |                 CLB |
| LUT3       |   8196 |                 CLB |
| LUT5       |   7910 |                 CLB |
| SRLC32E    |   4415 |                 CLB |
| MUXF8      |   4096 |                 CLB |
| LUT1       |   2835 |                 CLB |
| FDCE       |   2212 |            Register |
| FDSE       |   1014 |            Register |
| RAMD64E    |    640 |                 CLB |
| FDPE       |    600 |            Register |
| DSP48E2    |    592 |          Arithmetic |
| RAMD32     |    588 |                 CLB |
| RAMS32     |     84 |                 CLB |
| BUFGCE     |     44 |               Clock |
| RAMB36E2   |     16 |           Block Ram |
| OBUF       |     16 |                 I/O |
| HSADC      |      4 |            Advanced |
| IBUFCTRL   |      2 |              Others |
| HSDAC      |      2 |            Advanced |
| DIFFINBUF  |      2 |                 I/O |
| PS8        |      1 |            Advanced |
| MMCME4_ADV |      1 |               Clock |
| BUFG_PS    |      1 |               Clock |
+------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_3                    |    1 |
| design_1_util_vector_logic_9_2     |    1 |
| design_1_util_vector_logic_9_1     |    1 |
| design_1_util_vector_logic_9_0     |    1 |
| design_1_util_vector_logic_6_0     |    1 |
| design_1_util_vector_logic_5_0     |    1 |
| design_1_util_vector_logic_4_0     |    1 |
| design_1_util_vector_logic_3_4     |    1 |
| design_1_util_vector_logic_3_3     |    1 |
| design_1_util_vector_logic_3_2     |    1 |
| design_1_util_vector_logic_3_1     |    1 |
| design_1_util_vector_logic_3_0     |    1 |
| design_1_util_vector_logic_2_9     |    1 |
| design_1_util_vector_logic_2_8     |    1 |
| design_1_util_vector_logic_2_11    |    1 |
| design_1_util_vector_logic_2_10    |    1 |
| design_1_util_vector_logic_0_65    |    1 |
| design_1_util_vector_logic_0_64    |    1 |
| design_1_util_vector_logic_0_63    |    1 |
| design_1_util_vector_logic_0_62    |    1 |
| design_1_util_vector_logic_0_61    |    1 |
| design_1_util_vector_logic_0_60    |    1 |
| design_1_util_vector_logic_0_59    |    1 |
| design_1_util_vector_logic_0_58    |    1 |
| design_1_util_vector_logic_0_57    |    1 |
| design_1_util_vector_logic_0_56    |    1 |
| design_1_util_vector_logic_0_55    |    1 |
| design_1_util_vector_logic_0_54    |    1 |
| design_1_util_vector_logic_0_53    |    1 |
| design_1_util_vector_logic_0_52    |    1 |
| design_1_util_vector_logic_0_50    |    1 |
| design_1_util_vector_logic_0_48    |    1 |
| design_1_util_ds_buf_0_3           |    1 |
| design_1_util_ds_buf_0_2           |    1 |
| design_1_usp_rf_data_converter_0_0 |    1 |
| design_1_tier2_xbar_2_0            |    1 |
| design_1_tier2_xbar_1_0            |    1 |
| design_1_tier2_xbar_0_0            |    1 |
| design_1_sync_1_9                  |    1 |
| design_1_sync_1_8                  |    1 |
| design_1_sync_1_7                  |    1 |
| design_1_sync_1_6                  |    1 |
| design_1_sync_1_10                 |    1 |
| design_1_sync_0_5                  |    1 |
| design_1_sync_0_4                  |    1 |
| design_1_sync_0_21                 |    1 |
| design_1_sync_0_13                 |    1 |
| design_1_sync_0_12                 |    1 |
| design_1_rst_ps8_0_96M_1           |    1 |
| design_1_rst_ps8_0_96M_0           |    1 |
| design_1_rst_ps8_0_96M1_0          |    1 |
| design_1_packet_detector_11AD_0_3  |    1 |
| design_1_packet_detector_11AD_0_2  |    1 |
| design_1_packet_detector_11AD_0_1  |    1 |
| design_1_packet_detector_11AD_0_0  |    1 |
| design_1_intr_block_0_0            |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_auto_pc_5                 |    1 |
| design_1_auto_pc_4                 |    1 |
| design_1_auto_pc_3                 |    1 |
| design_1_auto_pc_2                 |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_5                 |    1 |
| design_1_auto_ds_4                 |    1 |
| design_1_auto_ds_3                 |    1 |
| design_1_auto_ds_2                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| design_1_TX_Block_STA_0_5          |    1 |
| design_1_TX_Block_STA_0_4          |    1 |
| design_1_TX_Block_STA_0_3          |    1 |
| design_1_TX_Block_STA_0_2          |    1 |
| design_1_SIVERS_gpio_0_0           |    1 |
| design_1_RX_Block_STA_v2_0_3       |    1 |
| design_1_RX_Block_STA_v2_0_2       |    1 |
| design_1_RX_Block_STA_v2_0_1       |    1 |
| design_1_RX_Block_STA_v2_0_0       |    1 |
+------------------------------------+------+


