sv xil_defaultlib --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" \
"../../../bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_0/sim/design_static_bleacher_axi_vip_0_0_pkg.sv" \
"../../../bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_0/sim/design_static_bleacher_axi_vip_0_0.sv" \
"../../../bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_1/sim/design_static_bleacher_axi_vip_0_1_pkg.sv" \
"../../../bd/design_static_bleacher/ip/design_static_bleacher_axi_vip_0_1/sim/design_static_bleacher_axi_vip_0_1.sv" \

verilog xil_defaultlib --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_static_bleacher/ipshared/02c8/hdl/verilog" \
"../../../bd/design_static_bleacher/sim/design_static_bleacher.v" \
"../../../bd/design_static_bleacher/ipshared/0d6a/hdl/porttoportmapping_v1_0.v" \
"../../../bd/design_static_bleacher/ip/design_static_bleacher_porttoportmapping_v1_0_0_0/sim/design_static_bleacher_porttoportmapping_v1_0_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
