# Components of the CPU

## What is the CPU?

> [!IMPORTANT]
> The **Central Processing Unit (CPU)** (ä¸­å¤®å¤„ç†å™¨) is often called the 'brain' of the computer. Its primary purpose is to **_fetch, decode, and execute_** instructions from memory to perform tasks.

The CPU is made up of a number of essential components, each with a specific role. These include:
- **Arithmetic and Logic Unit (ALU)**
- **Control Unit (CU)**
- **Registers**
- **System Clock**
- **Immediate Access Store (IAS)**
- **Buses**

---

##  Core Components

![img](https://cdn.savemyexams.com/cdn-cgi/image/f=auto,width=3840/https://cdn.savemyexams.com/uploads/2025/04/33319_2025-04-04-0ha-kleki.png)

The main components work together to process instructions. Their functions are summarized below:

| Component | Full Name | Purpose / Function |
| --- | --- | --- |
| **ALU** | **Arithmetic Logic Unit** (ç®—æœ¯é€»è¾‘å•å…ƒ) | Performs arithmetic calculations (e.g., `add`, `subtract`) and logical operations (e.g., `AND`, `OR`, `NOT`). |
| **CU** | **Control Unit** (æ§åˆ¶å•å…ƒ) | Manages the execution of instructions by sending control signals to other components. It coordinates the flow of data within the CPU and is central to the **Fetch-Decode-Execute cycle**. |
| **System Clock** | - | Generates regular electrical pulses to synchronise all CPU operations, ensuring actions happen in a coordinated sequence. The rate of these pulses is known as the **clock speed**. |
| **IAS** | **Immediate Access Store** (ç«‹å³è®¿é—®å­˜å‚¨) | Temporarily stores instructions and data that are being actively used by the CPU. |

> [!NOTE]
> ğŸ’¡ The **Immediate Access Store (IAS)** is the term used for the main memory that can be directly accessed by the CPU. In modern systems, this is known as **Random Access Memory (RAM)** (éšæœºå­˜å–å­˜å‚¨å™¨).

---
<!-- This entire section on Registers is new, added to meet syllabus requirements. -->
<ins>

## Registers (å¯„å­˜å™¨)

> [!IMPORTANT]
> ğŸ”‘ **Registers** are small, high-speed memory locations within the CPU itself. They are used to temporarily hold data, instructions, or memory addresses that are needed for the current operation. They provide the fastest data access for the CPU.

There are several special-purpose registers you must know:

| Register | Full Name | Purpose / Function |
| --- | --- | --- |
| **PC** | **Program Counter** (ç¨‹åºè®¡æ•°å™¨) | Holds the memory address of the _next instruction_ to be fetched from the IAS. |
| **MAR** | **Memory Address Register** (å†…å­˜åœ°å€å¯„å­˜å™¨) | Holds the memory address of the instruction or data that is to be fetched from or written to the IAS. |
| **MDR** | **Memory Data Register** (å†…å­˜æ•°æ®å¯„å­˜å™¨) | Temporarily stores the data or instruction that has just been fetched from memory, or is about to be written to memory. It is sometimes called the **Memory Buffer Register (MBR)**. |
| **CIR** | **Current Instruction Register** (å½“å‰æŒ‡ä»¤å¯„å­˜å™¨) | Holds the current instruction being decoded and executed. |
| **ACC** | **Accumulator** (ç´¯åŠ å™¨) | A general-purpose register used to store the results of calculations performed by the ALU. |

</ins>

---

## Buses (æ€»çº¿)

![img](https://cdn.savemyexams.com/cdn-cgi/image/f=auto,width=3840/https://cdn.savemyexams.com/uploads/2023/05/3-1-computer-architecture--von-neumann-architecture-1.png)

A **bus** (æ€»çº¿) is a set of parallel wires that connect components within the computer system, allowing data and control signals to be transmitted between them.

> [!WARNING]
> âš ï¸ A common point of confusion is between registers and buses.
> - **MAR/MDR** are *storage locations* within the CPU.
> - **Address/Data Bus** are the *pathways* connecting the CPU to memory.
>
> For example, the address in the **MAR** is sent along the **Address Bus**. The data from memory travels along the **Data Bus** to be stored in the **MDR**.

There are three main types of bus:

*   **Address Bus (åœ°å€æ€»çº¿)**
    *   **Purpose**: Carries the memory address from the processor to other components, such as main memory and input/output devices.
    *   **Direction**: **Unidirectional** (å•å‘) â€“ data travels only from the CPU to memory. The CPU specifies the address, memory responds.

*   **Data Bus (æ•°æ®æ€»çº¿)**
    *   **Purpose**: Carries the actual data or instructions between the processor and memory.
    *   **Direction**: **Bidirectional** (åŒå‘) â€“ data can be read from memory (CPU â† Memory) or written to memory (CPU â†’ Memory).

*   **Control Bus (æ§åˆ¶æ€»çº¿)**
    *   **Purpose**: Carries command and control signals to manage and synchronise the activities across the system. Examples of control signals include `memory read`, `memory write`, and `clock signals`.
    *   **Direction**: **Bidirectional** (åŒå‘) â€“ The CPU sends out control signals (e.g., "read from memory"), and other components can send signals back (e.g., "interrupt request").

> [!TIP]
> ğŸ’¡ To remember the bus directions:
> - The CPU is the "master" that decides the **address**, so the Address Bus flows *away* from it (unidirectional).
> - **Data** needs to go in and out, so the Data Bus must be a two-way street (bidirectional).

---
<ins>

### Impact of Bus Size on Performance

The **width** of a bus (the number of parallel wires it has) directly impacts system performance.

-   **Address Bus Width**:
    -   Determines the maximum number of memory locations the CPU can address.
    -   An `n`-bit address bus can address `2â¿` memory locations. For example, a 32-bit address bus can address `2Â³Â²` unique memory locations (approximately 4 GB of RAM).

-   **Data Bus Width**:
    -   Determines the number of bits that can be transferred simultaneously in a single operation.
    -   A wider data bus means more data can be moved to and from the CPU in one clock cycle, leading to faster data transfer rates and improved performance. For example, a 64-bit data bus can transfer twice as much data per cycle as a 32-bit data bus.

</ins>