IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.30        Core1: 35.07        
Core2: 37.46        Core3: 34.36        
Core4: 25.15        Core5: 34.01        
Core6: 36.04        Core7: 33.51        
Core8: 33.21        Core9: 34.69        
Core10: 25.44        Core11: 36.24        
Core12: 31.90        Core13: 35.17        
Core14: 29.51        Core15: 35.49        
Core16: 24.53        Core17: 35.57        
Core18: 21.49        Core19: 32.48        
Core20: 22.69        Core21: 48.08        
Core22: 21.80        Core23: 29.90        
Core24: 30.25        Core25: 27.41        
Core26: 37.48        Core27: 29.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 34.57
DDR read Latency(ns)
Socket0: 283.57
Socket1: 201.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.35        Core1: 33.63        
Core2: 31.31        Core3: 35.53        
Core4: 25.76        Core5: 34.27        
Core6: 35.10        Core7: 34.23        
Core8: 33.31        Core9: 34.67        
Core10: 25.57        Core11: 36.27        
Core12: 29.81        Core13: 35.34        
Core14: 32.47        Core15: 36.58        
Core16: 25.77        Core17: 34.75        
Core18: 22.30        Core19: 29.12        
Core20: 23.62        Core21: 48.42        
Core22: 21.15        Core23: 30.30        
Core24: 27.21        Core25: 29.59        
Core26: 36.38        Core27: 29.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.90
Socket1: 35.12
DDR read Latency(ns)
Socket0: 287.22
Socket1: 202.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.92        Core1: 33.83        
Core2: 29.69        Core3: 34.95        
Core4: 27.65        Core5: 32.52        
Core6: 35.25        Core7: 34.28        
Core8: 33.40        Core9: 34.98        
Core10: 28.00        Core11: 36.20        
Core12: 30.36        Core13: 33.58        
Core14: 32.49        Core15: 37.08        
Core16: 25.60        Core17: 37.00        
Core18: 21.59        Core19: 29.51        
Core20: 23.58        Core21: 47.89        
Core22: 21.98        Core23: 32.01        
Core24: 40.59        Core25: 29.84        
Core26: 36.42        Core27: 30.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.50
Socket1: 35.33
DDR read Latency(ns)
Socket0: 290.73
Socket1: 205.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.75        Core1: 36.33        
Core2: 33.46        Core3: 34.97        
Core4: 26.09        Core5: 33.65        
Core6: 36.21        Core7: 34.60        
Core8: 33.26        Core9: 32.62        
Core10: 26.91        Core11: 35.90        
Core12: 31.88        Core13: 34.69        
Core14: 33.99        Core15: 36.60        
Core16: 24.84        Core17: 35.13        
Core18: 22.04        Core19: 31.62        
Core20: 23.24        Core21: 49.10        
Core22: 22.02        Core23: 30.02        
Core24: 40.86        Core25: 29.13        
Core26: 37.29        Core27: 31.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.03
Socket1: 35.23
DDR read Latency(ns)
Socket0: 287.26
Socket1: 206.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.77        Core1: 33.74        
Core2: 37.60        Core3: 35.84        
Core4: 25.49        Core5: 29.58        
Core6: 35.94        Core7: 34.80        
Core8: 33.28        Core9: 30.20        
Core10: 26.66        Core11: 34.05        
Core12: 30.46        Core13: 33.16        
Core14: 32.03        Core15: 36.11        
Core16: 25.07        Core17: 36.93        
Core18: 22.04        Core19: 29.65        
Core20: 22.89        Core21: 48.33        
Core22: 22.21        Core23: 30.62        
Core24: 43.58        Core25: 28.99        
Core26: 36.10        Core27: 30.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 35.00
DDR read Latency(ns)
Socket0: 287.21
Socket1: 206.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.14        Core1: 34.43        
Core2: 36.93        Core3: 36.17        
Core4: 25.42        Core5: 34.82        
Core6: 35.42        Core7: 35.13        
Core8: 33.12        Core9: 31.44        
Core10: 25.76        Core11: 36.35        
Core12: 30.79        Core13: 33.89        
Core14: 32.06        Core15: 35.80        
Core16: 24.88        Core17: 36.55        
Core18: 21.59        Core19: 30.32        
Core20: 23.75        Core21: 48.81        
Core22: 21.38        Core23: 29.38        
Core24: 41.15        Core25: 30.06        
Core26: 36.48        Core27: 30.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 35.32
DDR read Latency(ns)
Socket0: 285.41
Socket1: 203.98
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.36        Core1: 37.10        
Core2: 39.99        Core3: 38.56        
Core4: 16.77        Core5: 38.32        
Core6: 32.96        Core7: 43.65        
Core8: 45.35        Core9: 39.60        
Core10: 26.38        Core11: 49.39        
Core12: 35.10        Core13: 37.73        
Core14: 32.57        Core15: 36.73        
Core16: 26.30        Core17: 39.94        
Core18: 23.52        Core19: 42.15        
Core20: 23.86        Core21: 51.78        
Core22: 17.51        Core23: 35.15        
Core24: 38.52        Core25: 26.59        
Core26: 30.26        Core27: 32.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.77
Socket1: 38.48
DDR read Latency(ns)
Socket0: 498.74
Socket1: 194.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.64        Core1: 35.33        
Core2: 40.18        Core3: 39.92        
Core4: 19.32        Core5: 38.57        
Core6: 32.62        Core7: 41.17        
Core8: 43.21        Core9: 33.55        
Core10: 20.26        Core11: 51.06        
Core12: 33.77        Core13: 38.27        
Core14: 28.51        Core15: 36.55        
Core16: 21.91        Core17: 39.34        
Core18: 25.35        Core19: 37.64        
Core20: 26.44        Core21: 51.82        
Core22: 16.64        Core23: 29.19        
Core24: 36.69        Core25: 25.11        
Core26: 29.77        Core27: 29.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 36.67
DDR read Latency(ns)
Socket0: 420.75
Socket1: 198.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.53        Core1: 34.23        
Core2: 37.30        Core3: 39.80        
Core4: 20.67        Core5: 37.13        
Core6: 32.45        Core7: 41.96        
Core8: 36.45        Core9: 32.88        
Core10: 20.03        Core11: 45.89        
Core12: 35.23        Core13: 38.86        
Core14: 30.50        Core15: 36.07        
Core16: 20.93        Core17: 39.43        
Core18: 27.62        Core19: 38.61        
Core20: 27.21        Core21: 50.84        
Core22: 17.26        Core23: 27.50        
Core24: 36.73        Core25: 26.49        
Core26: 30.14        Core27: 28.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.50
Socket1: 36.50
DDR read Latency(ns)
Socket0: 393.01
Socket1: 203.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.16        Core1: 33.57        
Core2: 37.97        Core3: 38.17        
Core4: 20.69        Core5: 38.55        
Core6: 33.04        Core7: 41.27        
Core8: 34.95        Core9: 33.31        
Core10: 20.79        Core11: 49.32        
Core12: 36.48        Core13: 37.02        
Core14: 29.82        Core15: 36.94        
Core16: 22.13        Core17: 39.77        
Core18: 27.86        Core19: 40.37        
Core20: 28.11        Core21: 51.11        
Core22: 16.87        Core23: 26.81        
Core24: 37.53        Core25: 26.24        
Core26: 30.69        Core27: 27.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.91
Socket1: 35.92
DDR read Latency(ns)
Socket0: 369.82
Socket1: 201.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.23        Core1: 34.18        
Core2: 38.60        Core3: 38.47        
Core4: 21.15        Core5: 38.51        
Core6: 32.78        Core7: 44.39        
Core8: 33.25        Core9: 34.19        
Core10: 20.60        Core11: 53.38        
Core12: 36.03        Core13: 37.28        
Core14: 30.57        Core15: 37.18        
Core16: 22.02        Core17: 40.05        
Core18: 28.37        Core19: 37.83        
Core20: 28.32        Core21: 51.33        
Core22: 17.01        Core23: 29.22        
Core24: 37.24        Core25: 24.29        
Core26: 30.09        Core27: 29.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.04
Socket1: 36.64
DDR read Latency(ns)
Socket0: 371.68
Socket1: 204.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.69        Core1: 35.44        
Core2: 38.94        Core3: 39.84        
Core4: 20.65        Core5: 38.19        
Core6: 32.12        Core7: 42.01        
Core8: 34.33        Core9: 33.83        
Core10: 20.51        Core11: 55.49        
Core12: 37.25        Core13: 38.37        
Core14: 30.19        Core15: 36.27        
Core16: 21.95        Core17: 40.28        
Core18: 27.62        Core19: 38.13        
Core20: 28.24        Core21: 49.67        
Core22: 16.89        Core23: 27.55        
Core24: 36.60        Core25: 24.95        
Core26: 29.51        Core27: 28.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.76
Socket1: 36.20
DDR read Latency(ns)
Socket0: 381.92
Socket1: 199.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.23        Core1: 39.32        
Core2: 39.54        Core3: 31.37        
Core4: 20.50        Core5: 36.25        
Core6: 30.12        Core7: 46.89        
Core8: 39.10        Core9: 34.16        
Core10: 20.52        Core11: 35.61        
Core12: 40.19        Core13: 30.32        
Core14: 33.26        Core15: 31.91        
Core16: 35.22        Core17: 30.59        
Core18: 21.84        Core19: 26.66        
Core20: 21.20        Core21: 48.26        
Core22: 20.96        Core23: 29.16        
Core24: 27.38        Core25: 29.00        
Core26: 39.04        Core27: 28.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.95
Socket1: 33.94
DDR read Latency(ns)
Socket0: 299.48
Socket1: 207.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.06        Core1: 38.67        
Core2: 36.90        Core3: 29.71        
Core4: 21.39        Core5: 36.14        
Core6: 29.30        Core7: 47.68        
Core8: 39.57        Core9: 33.30        
Core10: 21.40        Core11: 36.33        
Core12: 39.55        Core13: 31.82        
Core14: 31.18        Core15: 32.03        
Core16: 34.80        Core17: 31.26        
Core18: 21.08        Core19: 34.01        
Core20: 21.48        Core21: 47.88        
Core22: 21.15        Core23: 29.25        
Core24: 27.28        Core25: 29.08        
Core26: 40.65        Core27: 30.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.14
Socket1: 34.34
DDR read Latency(ns)
Socket0: 299.70
Socket1: 207.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.60        Core1: 36.41        
Core2: 34.05        Core3: 32.38        
Core4: 20.83        Core5: 37.18        
Core6: 22.60        Core7: 46.73        
Core8: 40.11        Core9: 34.13        
Core10: 21.12        Core11: 35.72        
Core12: 39.25        Core13: 30.81        
Core14: 31.16        Core15: 32.18        
Core16: 34.69        Core17: 31.41        
Core18: 22.08        Core19: 33.11        
Core20: 21.78        Core21: 47.15        
Core22: 21.03        Core23: 29.09        
Core24: 26.62        Core25: 29.07        
Core26: 40.39        Core27: 29.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.05
Socket1: 34.20
DDR read Latency(ns)
Socket0: 296.18
Socket1: 207.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.02        Core1: 36.13        
Core2: 34.59        Core3: 32.01        
Core4: 21.30        Core5: 36.96        
Core6: 30.47        Core7: 46.68        
Core8: 39.74        Core9: 32.21        
Core10: 21.20        Core11: 35.37        
Core12: 39.78        Core13: 29.62        
Core14: 33.67        Core15: 31.20        
Core16: 33.24        Core17: 30.44        
Core18: 21.35        Core19: 34.12        
Core20: 20.43        Core21: 47.96        
Core22: 20.92        Core23: 30.24        
Core24: 28.21        Core25: 29.75        
Core26: 42.92        Core27: 30.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.00
Socket1: 34.35
DDR read Latency(ns)
Socket0: 305.25
Socket1: 209.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.10        Core1: 36.32        
Core2: 36.08        Core3: 32.55        
Core4: 20.31        Core5: 36.14        
Core6: 29.36        Core7: 46.88        
Core8: 40.25        Core9: 32.04        
Core10: 21.55        Core11: 35.68        
Core12: 40.06        Core13: 28.02        
Core14: 31.96        Core15: 31.38        
Core16: 35.28        Core17: 30.09        
Core18: 21.49        Core19: 33.70        
Core20: 21.31        Core21: 47.70        
Core22: 21.22        Core23: 28.13        
Core24: 27.35        Core25: 29.52        
Core26: 41.68        Core27: 28.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.06
Socket1: 33.59
DDR read Latency(ns)
Socket0: 297.75
Socket1: 209.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.14        Core1: 36.82        
Core2: 36.04        Core3: 29.94        
Core4: 22.28        Core5: 36.16        
Core6: 29.35        Core7: 47.54        
Core8: 40.29        Core9: 33.02        
Core10: 19.90        Core11: 36.24        
Core12: 40.30        Core13: 29.33        
Core14: 31.20        Core15: 31.08        
Core16: 33.71        Core17: 31.13        
Core18: 21.12        Core19: 35.34        
Core20: 20.91        Core21: 47.52        
Core22: 20.52        Core23: 28.42        
Core24: 26.66        Core25: 29.38        
Core26: 40.53        Core27: 27.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.02
Socket1: 33.57
DDR read Latency(ns)
Socket0: 307.63
Socket1: 202.90
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.84        Core1: 28.75        
Core2: 35.55        Core3: 33.62        
Core4: 25.93        Core5: 46.32        
Core6: 28.38        Core7: 34.84        
Core8: 41.06        Core9: 38.10        
Core10: 25.34        Core11: 35.89        
Core12: 29.53        Core13: 34.29        
Core14: 20.86        Core15: 31.03        
Core16: 25.09        Core17: 35.94        
Core18: 23.19        Core19: 37.84        
Core20: 22.31        Core21: 49.24        
Core22: 21.41        Core23: 31.35        
Core24: 45.79        Core25: 28.13        
Core26: 30.59        Core27: 31.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.51
Socket1: 34.85
DDR read Latency(ns)
Socket0: 294.37
Socket1: 211.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.41        Core1: 28.14        
Core2: 33.00        Core3: 34.61        
Core4: 25.43        Core5: 51.57        
Core6: 26.95        Core7: 34.26        
Core8: 42.24        Core9: 36.13        
Core10: 24.96        Core11: 36.41        
Core12: 28.25        Core13: 34.98        
Core14: 21.78        Core15: 30.32        
Core16: 25.01        Core17: 36.18        
Core18: 22.27        Core19: 33.42        
Core20: 22.41        Core21: 49.38        
Core22: 22.31        Core23: 30.34        
Core24: 42.85        Core25: 28.73        
Core26: 29.90        Core27: 29.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.32
Socket1: 34.83
DDR read Latency(ns)
Socket0: 295.20
Socket1: 209.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 29.01        
Core2: 32.86        Core3: 33.72        
Core4: 24.58        Core5: 42.83        
Core6: 27.21        Core7: 36.11        
Core8: 42.28        Core9: 35.87        
Core10: 25.18        Core11: 35.18        
Core12: 28.49        Core13: 34.80        
Core14: 22.17        Core15: 30.21        
Core16: 25.17        Core17: 36.17        
Core18: 22.59        Core19: 36.39        
Core20: 22.76        Core21: 50.47        
Core22: 21.98        Core23: 31.11        
Core24: 41.71        Core25: 29.00        
Core26: 30.01        Core27: 30.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.26
Socket1: 35.30
DDR read Latency(ns)
Socket0: 293.43
Socket1: 211.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.47        Core1: 31.45        
Core2: 35.60        Core3: 33.78        
Core4: 26.20        Core5: 47.18        
Core6: 28.34        Core7: 36.32        
Core8: 42.16        Core9: 39.46        
Core10: 24.95        Core11: 36.03        
Core12: 29.39        Core13: 36.36        
Core14: 22.89        Core15: 31.25        
Core16: 24.73        Core17: 35.70        
Core18: 22.93        Core19: 40.22        
Core20: 21.99        Core21: 48.90        
Core22: 21.73        Core23: 32.74        
Core24: 40.34        Core25: 27.35        
Core26: 30.65        Core27: 29.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.51
Socket1: 35.18
DDR read Latency(ns)
Socket0: 293.68
Socket1: 213.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.35        Core1: 31.34        
Core2: 32.67        Core3: 37.18        
Core4: 26.25        Core5: 55.70        
Core6: 27.40        Core7: 37.01        
Core8: 42.10        Core9: 37.79        
Core10: 25.49        Core11: 36.09        
Core12: 28.75        Core13: 36.24        
Core14: 22.14        Core15: 30.73        
Core16: 25.32        Core17: 33.99        
Core18: 22.67        Core19: 39.32        
Core20: 22.99        Core21: 49.66        
Core22: 21.90        Core23: 32.62        
Core24: 44.89        Core25: 27.37        
Core26: 29.85        Core27: 30.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.76
Socket1: 35.62
DDR read Latency(ns)
Socket0: 295.31
Socket1: 211.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.59        Core1: 31.65        
Core2: 32.71        Core3: 36.74        
Core4: 23.92        Core5: 55.53        
Core6: 27.32        Core7: 36.78        
Core8: 41.95        Core9: 37.65        
Core10: 24.71        Core11: 35.90        
Core12: 28.46        Core13: 36.34        
Core14: 21.89        Core15: 30.29        
Core16: 24.93        Core17: 37.92        
Core18: 22.16        Core19: 36.32        
Core20: 22.36        Core21: 49.75        
Core22: 22.30        Core23: 30.75        
Core24: 43.43        Core25: 27.71        
Core26: 29.22        Core27: 32.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.95
Socket1: 35.99
DDR read Latency(ns)
Socket0: 298.19
Socket1: 210.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 30.39        
Core2: 28.04        Core3: 33.78        
Core4: 30.23        Core5: 60.80        
Core6: 24.19        Core7: 32.79        
Core8: 35.03        Core9: 31.63        
Core10: 18.65        Core11: 61.54        
Core12: 29.01        Core13: 34.42        
Core14: 25.13        Core15: 35.10        
Core16: 20.59        Core17: 34.73        
Core18: 18.38        Core19: 30.45        
Core20: 18.74        Core21: 50.26        
Core22: 18.59        Core23: 34.84        
Core24: 43.51        Core25: 33.13        
Core26: 39.38        Core27: 34.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 36.11
DDR read Latency(ns)
Socket0: 378.51
Socket1: 195.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 29.64        
Core2: 28.22        Core3: 35.41        
Core4: 30.19        Core5: 50.07        
Core6: 23.44        Core7: 32.16        
Core8: 34.50        Core9: 31.93        
Core10: 18.70        Core11: 49.20        
Core12: 28.86        Core13: 35.46        
Core14: 23.37        Core15: 33.71        
Core16: 20.71        Core17: 34.42        
Core18: 18.30        Core19: 29.74        
Core20: 18.58        Core21: 50.67        
Core22: 19.16        Core23: 36.23        
Core24: 41.01        Core25: 34.72        
Core26: 38.42        Core27: 35.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 36.72
DDR read Latency(ns)
Socket0: 385.35
Socket1: 196.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 29.63        
Core2: 28.15        Core3: 33.56        
Core4: 29.06        Core5: 50.13        
Core6: 22.23        Core7: 31.71        
Core8: 34.61        Core9: 31.92        
Core10: 18.78        Core11: 44.89        
Core12: 27.37        Core13: 36.19        
Core14: 23.50        Core15: 33.22        
Core16: 20.70        Core17: 34.51        
Core18: 18.05        Core19: 29.83        
Core20: 18.99        Core21: 50.10        
Core22: 18.85        Core23: 35.93        
Core24: 40.46        Core25: 34.66        
Core26: 38.33        Core27: 36.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.85
Socket1: 36.53
DDR read Latency(ns)
Socket0: 384.63
Socket1: 197.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 29.84        
Core2: 28.57        Core3: 33.96        
Core4: 29.65        Core5: 28.50        
Core6: 23.32        Core7: 33.25        
Core8: 36.82        Core9: 33.71        
Core10: 19.08        Core11: 69.63        
Core12: 27.74        Core13: 34.76        
Core14: 23.84        Core15: 35.20        
Core16: 21.32        Core17: 36.30        
Core18: 18.42        Core19: 30.57        
Core20: 18.33        Core21: 51.55        
Core22: 18.81        Core23: 35.84        
Core24: 43.81        Core25: 33.97        
Core26: 38.39        Core27: 35.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 36.92
DDR read Latency(ns)
Socket0: 385.39
Socket1: 201.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.92        Core1: 29.52        
Core2: 28.19        Core3: 33.89        
Core4: 29.44        Core5: 43.89        
Core6: 23.37        Core7: 32.08        
Core8: 38.59        Core9: 33.75        
Core10: 18.54        Core11: 60.15        
Core12: 28.78        Core13: 36.52        
Core14: 23.34        Core15: 33.53        
Core16: 20.51        Core17: 34.99        
Core18: 18.23        Core19: 30.01        
Core20: 18.98        Core21: 51.10        
Core22: 18.44        Core23: 34.72        
Core24: 40.98        Core25: 34.13        
Core26: 38.17        Core27: 34.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.77
Socket1: 36.61
DDR read Latency(ns)
Socket0: 383.24
Socket1: 197.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 29.66        
Core2: 28.04        Core3: 35.97        
Core4: 29.13        Core5: 42.55        
Core6: 23.15        Core7: 31.49        
Core8: 39.54        Core9: 33.66        
Core10: 18.88        Core11: 60.49        
Core12: 27.81        Core13: 35.16        
Core14: 23.34        Core15: 32.85        
Core16: 21.38        Core17: 34.62        
Core18: 18.45        Core19: 29.92        
Core20: 18.65        Core21: 50.36        
Core22: 19.26        Core23: 34.70        
Core24: 40.41        Core25: 35.28        
Core26: 38.18        Core27: 35.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 36.60
DDR read Latency(ns)
Socket0: 378.30
Socket1: 196.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.66        Core1: 37.67        
Core2: 37.72        Core3: 29.64        
Core4: 21.08        Core5: 37.44        
Core6: 24.51        Core7: 28.82        
Core8: 35.96        Core9: 44.87        
Core10: 23.33        Core11: 59.44        
Core12: 34.60        Core13: 49.14        
Core14: 36.34        Core15: 37.38        
Core16: 33.98        Core17: 30.29        
Core18: 23.10        Core19: 38.21        
Core20: 22.30        Core21: 48.45        
Core22: 22.36        Core23: 31.80        
Core24: 35.17        Core25: 29.69        
Core26: 41.15        Core27: 30.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 34.43
DDR read Latency(ns)
Socket0: 309.18
Socket1: 215.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.87        Core1: 35.74        
Core2: 36.33        Core3: 29.85        
Core4: 21.54        Core5: 35.81        
Core6: 24.27        Core7: 27.65        
Core8: 41.16        Core9: 43.34        
Core10: 22.57        Core11: 53.17        
Core12: 42.86        Core13: 50.57        
Core14: 34.00        Core15: 36.43        
Core16: 34.62        Core17: 30.81        
Core18: 22.44        Core19: 36.45        
Core20: 23.20        Core21: 48.64        
Core22: 22.35        Core23: 33.65        
Core24: 33.83        Core25: 29.84        
Core26: 39.39        Core27: 29.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.34
Socket1: 34.60
DDR read Latency(ns)
Socket0: 308.39
Socket1: 215.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.05        Core1: 38.53        
Core2: 36.28        Core3: 29.78        
Core4: 21.21        Core5: 36.54        
Core6: 24.97        Core7: 27.53        
Core8: 37.38        Core9: 40.94        
Core10: 22.10        Core11: 60.29        
Core12: 32.45        Core13: 49.41        
Core14: 33.84        Core15: 36.23        
Core16: 33.47        Core17: 30.29        
Core18: 22.19        Core19: 36.75        
Core20: 23.19        Core21: 48.43        
Core22: 22.63        Core23: 30.51        
Core24: 34.17        Core25: 29.57        
Core26: 39.51        Core27: 29.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.21
Socket1: 34.05
DDR read Latency(ns)
Socket0: 308.06
Socket1: 212.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.45        Core1: 36.54        
Core2: 36.94        Core3: 29.53        
Core4: 21.28        Core5: 35.49        
Core6: 25.21        Core7: 28.71        
Core8: 37.22        Core9: 41.45        
Core10: 22.41        Core11: 56.63        
Core12: 44.99        Core13: 49.69        
Core14: 33.26        Core15: 37.41        
Core16: 32.99        Core17: 29.39        
Core18: 22.25        Core19: 36.53        
Core20: 23.03        Core21: 48.86        
Core22: 21.38        Core23: 32.49        
Core24: 34.39        Core25: 29.70        
Core26: 40.70        Core27: 30.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.10
Socket1: 34.37
DDR read Latency(ns)
Socket0: 313.25
Socket1: 211.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 38.73        
Core2: 35.15        Core3: 26.38        
Core4: 26.73        Core5: 34.50        
Core6: 25.00        Core7: 25.90        
Core8: 37.79        Core9: 43.62        
Core10: 17.43        Core11: 50.47        
Core12: 23.56        Core13: 46.18        
Core14: 34.84        Core15: 36.56        
Core16: 26.84        Core17: 29.58        
Core18: 20.49        Core19: 36.50        
Core20: 20.19        Core21: 51.53        
Core22: 19.96        Core23: 35.42        
Core24: 34.99        Core25: 32.84        
Core26: 38.72        Core27: 34.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.38
Socket1: 34.89
DDR read Latency(ns)
Socket0: 376.67
Socket1: 200.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 37.73        
Core2: 37.22        Core3: 35.35        
Core4: 29.39        Core5: 35.33        
Core6: 25.60        Core7: 32.24        
Core8: 36.69        Core9: 42.77        
Core10: 19.77        Core11: 63.63        
Core12: 21.83        Core13: 35.42        
Core14: 33.45        Core15: 36.96        
Core16: 19.58        Core17: 35.87        
Core18: 20.83        Core19: 37.90        
Core20: 20.83        Core21: 54.39        
Core22: 20.45        Core23: 39.29        
Core24: 36.90        Core25: 35.95        
Core26: 40.91        Core27: 36.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 38.21
DDR read Latency(ns)
Socket0: 387.30
Socket1: 202.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.72        Core1: 34.79        
Core2: 34.73        Core3: 30.76        
Core4: 20.68        Core5: 32.13        
Core6: 27.19        Core7: 32.45        
Core8: 41.44        Core9: 33.05        
Core10: 28.95        Core11: 32.77        
Core12: 25.34        Core13: 32.22        
Core14: 34.81        Core15: 36.04        
Core16: 27.85        Core17: 31.89        
Core18: 18.20        Core19: 29.39        
Core20: 17.91        Core21: 50.95        
Core22: 17.85        Core23: 35.23        
Core24: 39.89        Core25: 33.71        
Core26: 42.06        Core27: 37.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.51
Socket1: 35.68
DDR read Latency(ns)
Socket0: 391.62
Socket1: 198.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.87        Core1: 32.36        
Core2: 30.93        Core3: 30.10        
Core4: 28.51        Core5: 31.45        
Core6: 26.69        Core7: 30.92        
Core8: 41.30        Core9: 32.05        
Core10: 22.57        Core11: 31.79        
Core12: 24.03        Core13: 33.64        
Core14: 32.69        Core15: 35.26        
Core16: 21.31        Core17: 34.33        
Core18: 17.56        Core19: 28.25        
Core20: 18.32        Core21: 51.64        
Core22: 17.60        Core23: 35.72        
Core24: 38.08        Core25: 34.17        
Core26: 39.62        Core27: 35.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.74
Socket1: 35.84
DDR read Latency(ns)
Socket0: 395.91
Socket1: 200.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 31.87        
Core2: 24.67        Core3: 31.91        
Core4: 30.75        Core5: 31.94        
Core6: 27.95        Core7: 32.95        
Core8: 34.56        Core9: 32.56        
Core10: 20.59        Core11: 31.35        
Core12: 22.32        Core13: 33.71        
Core14: 33.28        Core15: 35.44        
Core16: 19.93        Core17: 34.67        
Core18: 18.93        Core19: 26.67        
Core20: 19.20        Core21: 49.39        
Core22: 19.06        Core23: 33.39        
Core24: 42.94        Core25: 32.42        
Core26: 40.19        Core27: 34.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 35.50
DDR read Latency(ns)
Socket0: 357.39
Socket1: 199.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.61        Core1: 33.30        
Core2: 32.11        Core3: 33.20        
Core4: 29.77        Core5: 32.16        
Core6: 28.37        Core7: 33.96        
Core8: 41.43        Core9: 32.96        
Core10: 20.06        Core11: 30.80        
Core12: 22.83        Core13: 33.48        
Core14: 32.74        Core15: 36.61        
Core16: 19.45        Core17: 34.58        
Core18: 18.77        Core19: 28.21        
Core20: 19.76        Core21: 48.46        
Core22: 18.34        Core23: 33.21        
Core24: 39.84        Core25: 31.82        
Core26: 41.52        Core27: 34.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.78
Socket1: 35.56
DDR read Latency(ns)
Socket0: 359.07
Socket1: 202.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.24        Core1: 32.53        
Core2: 30.78        Core3: 32.49        
Core4: 30.13        Core5: 32.45        
Core6: 27.14        Core7: 33.03        
Core8: 44.33        Core9: 33.06        
Core10: 20.58        Core11: 31.10        
Core12: 22.87        Core13: 35.12        
Core14: 32.59        Core15: 35.60        
Core16: 20.01        Core17: 34.18        
Core18: 19.40        Core19: 29.98        
Core20: 19.07        Core21: 49.98        
Core22: 18.92        Core23: 33.20        
Core24: 38.38        Core25: 32.53        
Core26: 41.02        Core27: 34.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.02
Socket1: 35.79
DDR read Latency(ns)
Socket0: 356.74
Socket1: 204.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.49        Core1: 31.72        
Core2: 30.04        Core3: 32.82        
Core4: 31.65        Core5: 32.48        
Core6: 27.49        Core7: 33.21        
Core8: 45.51        Core9: 32.82        
Core10: 20.33        Core11: 31.36        
Core12: 20.25        Core13: 34.83        
Core14: 33.25        Core15: 35.57        
Core16: 18.73        Core17: 36.11        
Core18: 19.06        Core19: 27.94        
Core20: 19.31        Core21: 49.91        
Core22: 18.55        Core23: 34.10        
Core24: 38.73        Core25: 32.70        
Core26: 41.06        Core27: 33.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 36.10
DDR read Latency(ns)
Socket0: 367.01
Socket1: 202.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.87        Core1: 32.78        
Core2: 33.91        Core3: 32.16        
Core4: 26.70        Core5: 48.26        
Core6: 32.12        Core7: 35.45        
Core8: 44.42        Core9: 33.85        
Core10: 24.59        Core11: 36.56        
Core12: 33.80        Core13: 33.44        
Core14: 31.94        Core15: 30.15        
Core16: 27.51        Core17: 33.40        
Core18: 22.70        Core19: 38.10        
Core20: 22.35        Core21: 46.96        
Core22: 23.54        Core23: 29.35        
Core24: 34.46        Core25: 27.48        
Core26: 28.49        Core27: 29.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.05
Socket1: 33.83
DDR read Latency(ns)
Socket0: 279.71
Socket1: 213.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.98        Core1: 33.11        
Core2: 32.06        Core3: 32.44        
Core4: 27.15        Core5: 50.83        
Core6: 31.47        Core7: 36.63        
Core8: 49.08        Core9: 37.48        
Core10: 25.29        Core11: 37.74        
Core12: 31.12        Core13: 36.57        
Core14: 31.20        Core15: 31.38        
Core16: 27.36        Core17: 33.19        
Core18: 21.84        Core19: 37.13        
Core20: 22.74        Core21: 47.73        
Core22: 22.11        Core23: 29.44        
Core24: 34.86        Core25: 28.63        
Core26: 29.11        Core27: 30.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.77
Socket1: 34.67
DDR read Latency(ns)
Socket0: 286.23
Socket1: 211.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.00        Core1: 32.80        
Core2: 31.74        Core3: 33.18        
Core4: 25.21        Core5: 54.39        
Core6: 31.14        Core7: 35.62        
Core8: 39.74        Core9: 37.29        
Core10: 25.13        Core11: 34.69        
Core12: 30.63        Core13: 36.20        
Core14: 30.84        Core15: 30.65        
Core16: 26.47        Core17: 35.65        
Core18: 22.33        Core19: 36.88        
Core20: 23.13        Core21: 47.49        
Core22: 21.92        Core23: 29.39        
Core24: 35.73        Core25: 29.06        
Core26: 25.65        Core27: 30.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.60
Socket1: 34.88
DDR read Latency(ns)
Socket0: 283.27
Socket1: 211.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.54        Core1: 33.24        
Core2: 32.39        Core3: 32.48        
Core4: 25.69        Core5: 47.87        
Core6: 31.47        Core7: 33.59        
Core8: 44.20        Core9: 38.11        
Core10: 24.01        Core11: 36.45        
Core12: 33.43        Core13: 33.69        
Core14: 31.14        Core15: 32.73        
Core16: 26.08        Core17: 34.91        
Core18: 22.05        Core19: 36.24        
Core20: 21.87        Core21: 48.24        
Core22: 22.54        Core23: 29.23        
Core24: 36.21        Core25: 28.24        
Core26: 28.26        Core27: 29.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.31
Socket1: 34.11
DDR read Latency(ns)
Socket0: 279.96
Socket1: 207.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.09        Core1: 32.06        
Core2: 33.03        Core3: 31.95        
Core4: 25.17        Core5: 51.47        
Core6: 31.45        Core7: 35.64        
Core8: 44.83        Core9: 37.42        
Core10: 24.82        Core11: 37.58        
Core12: 31.12        Core13: 36.22        
Core14: 30.84        Core15: 32.30        
Core16: 25.59        Core17: 35.25        
Core18: 22.32        Core19: 39.20        
Core20: 21.69        Core21: 47.78        
Core22: 22.23        Core23: 30.05        
Core24: 34.35        Core25: 27.87        
Core26: 28.25        Core27: 30.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.20
Socket1: 34.66
DDR read Latency(ns)
Socket0: 284.11
Socket1: 211.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.52        Core1: 31.90        
Core2: 31.91        Core3: 31.42        
Core4: 25.92        Core5: 50.12        
Core6: 31.25        Core7: 35.92        
Core8: 44.22        Core9: 36.25        
Core10: 24.72        Core11: 38.58        
Core12: 31.05        Core13: 34.82        
Core14: 31.15        Core15: 35.95        
Core16: 27.45        Core17: 34.53        
Core18: 21.65        Core19: 36.38        
Core20: 22.40        Core21: 47.48        
Core22: 22.36        Core23: 29.80        
Core24: 35.83        Core25: 29.24        
Core26: 28.42        Core27: 29.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.58
Socket1: 34.45
DDR read Latency(ns)
Socket0: 285.25
Socket1: 209.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.25        Core1: 34.93        
Core2: 38.40        Core3: 34.73        
Core4: 24.72        Core5: 45.29        
Core6: 24.94        Core7: 34.35        
Core8: 34.12        Core9: 35.43        
Core10: 25.12        Core11: 37.09        
Core12: 36.23        Core13: 35.21        
Core14: 32.75        Core15: 32.19        
Core16: 24.74        Core17: 35.06        
Core18: 21.30        Core19: 35.91        
Core20: 21.50        Core21: 46.95        
Core22: 22.35        Core23: 31.41        
Core24: 37.65        Core25: 28.41        
Core26: 37.60        Core27: 29.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.23
Socket1: 34.72
DDR read Latency(ns)
Socket0: 278.74
Socket1: 202.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.93        Core1: 35.56        
Core2: 39.92        Core3: 34.08        
Core4: 24.45        Core5: 46.53        
Core6: 22.44        Core7: 33.83        
Core8: 33.97        Core9: 34.88        
Core10: 25.52        Core11: 37.89        
Core12: 35.25        Core13: 36.36        
Core14: 32.01        Core15: 33.52        
Core16: 24.91        Core17: 35.04        
Core18: 21.09        Core19: 36.41        
Core20: 22.28        Core21: 47.25        
Core22: 22.25        Core23: 29.90        
Core24: 30.75        Core25: 29.55        
Core26: 36.80        Core27: 29.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.33
Socket1: 34.66
DDR read Latency(ns)
Socket0: 287.01
Socket1: 203.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.25        Core1: 35.85        
Core2: 37.62        Core3: 35.28        
Core4: 24.36        Core5: 41.45        
Core6: 23.19        Core7: 35.19        
Core8: 34.25        Core9: 35.62        
Core10: 25.03        Core11: 37.39        
Core12: 33.20        Core13: 37.41        
Core14: 31.74        Core15: 34.19        
Core16: 24.75        Core17: 36.50        
Core18: 21.90        Core19: 36.46        
Core20: 22.48        Core21: 45.40        
Core22: 21.30        Core23: 31.68        
Core24: 29.49        Core25: 31.68        
Core26: 36.55        Core27: 31.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.12
Socket1: 35.87
DDR read Latency(ns)
Socket0: 295.42
Socket1: 204.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.43        Core1: 36.75        
Core2: 40.97        Core3: 40.36        
Core4: 22.48        Core5: 46.39        
Core6: 22.91        Core7: 39.80        
Core8: 35.44        Core9: 36.75        
Core10: 23.94        Core11: 37.58        
Core12: 37.25        Core13: 39.80        
Core14: 31.87        Core15: 34.04        
Core16: 23.03        Core17: 40.97        
Core18: 22.49        Core19: 36.71        
Core20: 22.21        Core21: 39.15        
Core22: 22.92        Core23: 37.91        
Core24: 30.96        Core25: 36.06        
Core26: 37.92        Core27: 36.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.76
Socket1: 38.77
DDR read Latency(ns)
Socket0: 324.94
Socket1: 201.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.32        Core1: 34.48        
Core2: 36.55        Core3: 34.65        
Core4: 24.62        Core5: 42.78        
Core6: 23.20        Core7: 34.35        
Core8: 34.09        Core9: 34.76        
Core10: 25.02        Core11: 37.72        
Core12: 35.90        Core13: 35.47        
Core14: 32.54        Core15: 32.98        
Core16: 25.42        Core17: 35.19        
Core18: 21.33        Core19: 35.55        
Core20: 21.53        Core21: 46.78        
Core22: 22.53        Core23: 30.81        
Core24: 31.62        Core25: 30.06        
Core26: 36.35        Core27: 29.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.24
Socket1: 34.87
DDR read Latency(ns)
Socket0: 287.09
Socket1: 205.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.84        Core1: 35.61        
Core2: 38.75        Core3: 35.33        
Core4: 24.70        Core5: 48.40        
Core6: 23.80        Core7: 34.37        
Core8: 34.35        Core9: 35.32        
Core10: 24.83        Core11: 37.28        
Core12: 35.34        Core13: 36.86        
Core14: 32.32        Core15: 33.23        
Core16: 23.93        Core17: 36.85        
Core18: 21.55        Core19: 37.14        
Core20: 22.35        Core21: 44.48        
Core22: 22.27        Core23: 31.03        
Core24: 34.26        Core25: 31.00        
Core26: 36.05        Core27: 30.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.16
Socket1: 35.28
DDR read Latency(ns)
Socket0: 290.42
Socket1: 203.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.23        Core1: 32.32        
Core2: 29.58        Core3: 34.81        
Core4: 31.24        Core5: 35.83        
Core6: 34.14        Core7: 33.55        
Core8: 36.26        Core9: 35.66        
Core10: 18.95        Core11: 32.53        
Core12: 37.65        Core13: 33.90        
Core14: 30.92        Core15: 34.00        
Core16: 18.44        Core17: 32.33        
Core18: 19.05        Core19: 29.94        
Core20: 18.55        Core21: 50.05        
Core22: 18.11        Core23: 34.79        
Core24: 22.25        Core25: 33.80        
Core26: 25.49        Core27: 33.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.91
Socket1: 35.95
DDR read Latency(ns)
Socket0: 379.59
Socket1: 199.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.66        Core1: 33.40        
Core2: 28.85        Core3: 34.10        
Core4: 31.59        Core5: 36.39        
Core6: 32.41        Core7: 32.50        
Core8: 34.67        Core9: 31.84        
Core10: 19.60        Core11: 32.53        
Core12: 36.78        Core13: 34.53        
Core14: 30.23        Core15: 32.49        
Core16: 17.97        Core17: 33.01        
Core18: 18.75        Core19: 29.78        
Core20: 18.41        Core21: 50.85        
Core22: 18.23        Core23: 35.61        
Core24: 21.27        Core25: 34.16        
Core26: 25.10        Core27: 32.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.79
Socket1: 36.04
DDR read Latency(ns)
Socket0: 382.18
Socket1: 198.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.02        Core1: 33.81        
Core2: 28.89        Core3: 34.32        
Core4: 30.80        Core5: 35.84        
Core6: 32.52        Core7: 32.21        
Core8: 38.28        Core9: 31.79        
Core10: 19.50        Core11: 32.93        
Core12: 36.74        Core13: 34.89        
Core14: 30.68        Core15: 31.10        
Core16: 18.97        Core17: 33.07        
Core18: 19.30        Core19: 29.98        
Core20: 19.04        Core21: 49.93        
Core22: 18.59        Core23: 36.93        
Core24: 21.32        Core25: 34.70        
Core26: 25.53        Core27: 33.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.17
Socket1: 36.36
DDR read Latency(ns)
Socket0: 377.63
Socket1: 197.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.87        Core1: 33.37        
Core2: 27.82        Core3: 35.31        
Core4: 27.83        Core5: 35.60        
Core6: 35.33        Core7: 34.71        
Core8: 39.99        Core9: 35.28        
Core10: 27.15        Core11: 30.80        
Core12: 36.51        Core13: 32.76        
Core14: 31.55        Core15: 31.21        
Core16: 26.91        Core17: 33.90        
Core18: 21.43        Core19: 32.13        
Core20: 21.86        Core21: 47.27        
Core22: 21.84        Core23: 30.37        
Core24: 24.33        Core25: 29.07        
Core26: 28.20        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 34.35
DDR read Latency(ns)
Socket0: 292.58
Socket1: 208.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.35        Core1: 32.41        
Core2: 28.13        Core3: 36.60        
Core4: 26.12        Core5: 37.80        
Core6: 35.21        Core7: 34.80        
Core8: 40.13        Core9: 33.54        
Core10: 25.17        Core11: 30.70        
Core12: 38.11        Core13: 34.44        
Core14: 30.72        Core15: 32.83        
Core16: 24.95        Core17: 33.94        
Core18: 22.15        Core19: 31.64        
Core20: 22.16        Core21: 47.05        
Core22: 20.36        Core23: 30.51        
Core24: 23.58        Core25: 29.62        
Core26: 27.96        Core27: 30.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.38
Socket1: 34.85
DDR read Latency(ns)
Socket0: 283.33
Socket1: 207.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.60        Core1: 32.44        
Core2: 27.78        Core3: 35.60        
Core4: 26.32        Core5: 37.91        
Core6: 35.60        Core7: 33.23        
Core8: 38.45        Core9: 32.58        
Core10: 26.60        Core11: 30.52        
Core12: 37.20        Core13: 33.21        
Core14: 30.55        Core15: 31.73        
Core16: 25.80        Core17: 34.24        
Core18: 21.97        Core19: 31.45        
Core20: 22.70        Core21: 47.31        
Core22: 20.60        Core23: 29.66        
Core24: 22.39        Core25: 30.69        
Core26: 27.03        Core27: 28.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.74
Socket1: 34.29
DDR read Latency(ns)
Socket0: 283.82
Socket1: 203.99
