/*
 * nthw_fpga_reg_defs_qspi.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_QSPI_
#define _NTHW_FPGA_REG_DEFS_QSPI_

/* QSPI */
#define NTHW_MOD_QSPI (0x29862c6cUL)
#define QSPI_CR (0xef84e130UL)
#define QSPI_CR_CPHA (0x948dc9b4UL)
#define QSPI_CR_CPOL (0xa57d23ceUL)
#define QSPI_CR_LOOP (0xfe658b9aUL)
#define QSPI_CR_LSBF (0xaa231a92UL)
#define QSPI_CR_MSSAE (0xa5dafdd0UL)
#define QSPI_CR_MST (0xd32a6268UL)
#define QSPI_CR_MTI (0xff6d9876UL)
#define QSPI_CR_RXFIFO_RST (0x66004882UL)
#define QSPI_CR_SPE (0x840f9f23UL)
#define QSPI_CR_TXFIFO_RST (0x6b1e38c5UL)
#define QSPI_DGIE (0xe9a50117UL)
#define QSPI_DGIE_GIE (0xf5dbca66UL)
#define QSPI_DRR (0x741e7d9dUL)
#define QSPI_DRR_DATA_VAL (0xd7977338UL)
#define QSPI_DTR (0x2244da1bUL)
#define QSPI_DTR_DATA_VAL (0x3f22b97bUL)
#define QSPI_IER (0x79456a58UL)
#define QSPI_IER_CMD_ERR (0x80d9abaUL)
#define QSPI_IER_CPOL_CPHA_ERR (0x607c3883UL)
#define QSPI_IER_DRR_FULL (0xbb33732UL)
#define QSPI_IER_DRR_NEMPTY (0xf947b1acUL)
#define QSPI_IER_DRR_OR (0x1fe5371bUL)
#define QSPI_IER_DTR_EMPTY (0x8b2c2a00UL)
#define QSPI_IER_DTR_UR (0x20883860UL)
#define QSPI_IER_LOOP_ERR (0xfc3eeec4UL)
#define QSPI_IER_MODF (0x75955c38UL)
#define QSPI_IER_MSB_ERR (0xeeae77acUL)
#define QSPI_IER_SLV_ERR (0xbeaf1133UL)
#define QSPI_IER_SLV_MODF (0x3f016834UL)
#define QSPI_IER_SLV_MS (0x14b5e998UL)
#define QSPI_IER_TXFIFO_HEMPTY (0x4711acf3UL)
#define QSPI_ISR (0x65dddf8fUL)
#define QSPI_ISR_CMD_ERR (0x22bd6b15UL)
#define QSPI_ISR_CPOL_CPHA_ERR (0xd5ca6ff9UL)
#define QSPI_ISR_DRR_FULL (0x4df039baUL)
#define QSPI_ISR_DRR_NEMPTY (0xeda5c8abUL)
#define QSPI_ISR_DRR_OR (0xc03f0ce0UL)
#define QSPI_ISR_DTR_EMPTY (0x6809621cUL)
#define QSPI_ISR_DTR_UR (0xff52039bUL)
#define QSPI_ISR_LOOP_ERR (0xba7de04cUL)
#define QSPI_ISR_MODF (0x719bf5ccUL)
#define QSPI_ISR_MSB_ERR (0xc41e8603UL)
#define QSPI_ISR_SLV_ERR (0x941fe09cUL)
#define QSPI_ISR_SLV_MODF (0x794266bcUL)
#define QSPI_ISR_SLV_MS (0xcb6fd263UL)
#define QSPI_ISR_TXFIFO_HEMPTY (0xf2a7fb89UL)
#define QSPI_RX_FIFO_OCY (0xd5306ee6UL)
#define QSPI_RX_FIFO_OCY_OCY_VAL (0x315cad36UL)
#define QSPI_SR (0xa546f361UL)
#define QSPI_SR_CMD_ERR (0x224e01f5UL)
#define QSPI_SR_CPOL_CPHA_ERR (0x84dfa2deUL)
#define QSPI_SR_LOOP_ERR (0x1a77f15eUL)
#define QSPI_SR_MODF (0x36271cabUL)
#define QSPI_SR_MSB_ERR (0xc4edece3UL)
#define QSPI_SR_RXEMPTY (0xace9ac96UL)
#define QSPI_SR_RXFULL (0xafa43e79UL)
#define QSPI_SR_SLVMS (0x50619a67UL)
#define QSPI_SR_SLV_ERR (0x94ec8a7cUL)
#define QSPI_SR_TXEMPTY (0xcf3999acUL)
#define QSPI_SR_TXFULL (0x79fddd64UL)
#define QSPI_SRR (0x6d77c868UL)
#define QSPI_SRR_RST (0xc1528c75UL)
#define QSPI_SSR (0x746cf929UL)
#define QSPI_SSR_SEL_SLV (0x1e9e863cUL)
#define QSPI_TX_FIFO_OCY (0x3d85a4a5UL)
#define QSPI_TX_FIFO_OCY_OCY_VAL (0xac80a625UL)

#endif	/* _NTHW_FPGA_REG_DEFS_QSPI_ */

/*
 * Auto-generated file - do *NOT* edit
 */

/*
 * EOF
 */
