
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035214                       # Number of seconds simulated
sim_ticks                                 35214441534                       # Number of ticks simulated
final_tick                               564778821471                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143107                       # Simulator instruction rate (inst/s)
host_op_rate                                   180908                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2287067                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915104                       # Number of bytes of host memory used
host_seconds                                 15397.20                       # Real time elapsed on the host
sim_insts                                  2203445730                       # Number of instructions simulated
sim_ops                                    2785469617                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       444416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       266112                       # Number of bytes read from this memory
system.physmem.bytes_read::total               713216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       709248                       # Number of bytes written to this memory
system.physmem.bytes_written::total            709248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2079                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5572                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5541                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5541                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12620277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7556900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20253509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              76332                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20140828                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20140828                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20140828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12620277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7556900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40394336                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84447103                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30995527                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426932                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013288                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13081942                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096826                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163484                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87260                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32002655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170031650                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30995527                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15260310                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36567087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10787758                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6198552                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15660501                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808536                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83510711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.502973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46943624     56.21%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649196      4.37%     60.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199840      3.83%     64.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3433345      4.11%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3031827      3.63%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574748      1.89%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025479      1.23%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699025      3.23%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17953627     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83510711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367041                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013469                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33670811                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5776717                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34779958                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547247                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8735969                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075820                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201730895                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51019                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8735969                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35327901                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2316952                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       763624                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33635433                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2730824                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194916001                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9408                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1713638                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745458                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            8                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270632681                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908887465                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908887465                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102373417                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34050                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18026                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7229180                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19254279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024485                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239840                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3060328                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183832309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34038                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147713158                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281584                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60970502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186331194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1994                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83510711                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768793                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911291                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29355811     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17859568     21.39%     56.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11889839     14.24%     70.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7615507      9.12%     79.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7570992      9.07%     88.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4433419      5.31%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379451      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       749370      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656754      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83510711                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084312     69.87%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205400     13.23%     83.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262206     16.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121516934     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011639      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15721893     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8446670      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147713158                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.749180                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551958                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010507                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380770565                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244837905                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143563297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149265116                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262102                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7042150                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1070                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282812                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8735969                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1596324                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       155714                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183866347                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310875                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19254279                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024485                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18016                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        111875                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6638                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1070                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1228905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358173                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145127370                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14781956                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585784                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22984285                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20576641                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8202329                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718559                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143709112                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143563297                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93653908                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261638702                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.700038                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357951                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61447435                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038142                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74774742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.637210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175638                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29469087     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450594     27.35%     66.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8381067     11.21%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290962      5.74%     83.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679452      4.92%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808212      2.42%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1989076      2.66%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007354      1.35%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3698938      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74774742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3698938                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254945159                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376482961                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 936392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844471                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844471                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.184173                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.184173                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655225748                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196893796                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189150598                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84447103                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31119885                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25327362                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2077885                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13292307                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12272896                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3202957                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91725                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34401929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169973213                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31119885                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15475853                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35719950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10663597                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4950245                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16817423                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       835460                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83622675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47902725     57.28%     57.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1927958      2.31%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2515738      3.01%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3781093      4.52%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3678482      4.40%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2795778      3.34%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1662346      1.99%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2486657      2.97%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16871898     20.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83622675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368513                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012777                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35539120                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4831779                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34432130                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       269368                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8550277                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5269174                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203355404                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8550277                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37422296                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         991814                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1098052                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32774350                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2785880                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197436589                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          748                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1205301                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       873512                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           18                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275097537                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919502718                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919502718                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171143649                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103953883                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41697                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23506                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7870165                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18302360                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9699738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       187686                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3072063                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183528893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147863215                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275522                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59639091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181368965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6268                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83622675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898834                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28732930     34.36%     34.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18490309     22.11%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11905759     14.24%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8157458      9.76%     80.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7626980      9.12%     89.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4068651      4.87%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2994547      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       897771      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748270      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83622675                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         727119     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149556     14.22%     83.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175235     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123031711     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2089523      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16707      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14598030      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8127244      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147863215                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750957                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1051914                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007114                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380676541                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    243208484                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143712813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148915129                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       501117                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7008808                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          856                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2461017                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          188                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8550277                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         570789                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97767                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183568578                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1256968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18302360                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9699738                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22974                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          856                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1272803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169685                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2442488                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145032742                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13741633                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2830473                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21687005                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20316941                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7945372                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717439                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143751099                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143712813                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92342735                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259293571                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701809                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356132                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100229924                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123186919                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60381857                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2112046                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75072397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28619352     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21716551     28.93%     67.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8006211     10.66%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4584457      6.11%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3823693      5.09%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1869405      2.49%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1878979      2.50%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       801088      1.07%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3772661      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75072397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100229924                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123186919                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18532273                       # Number of memory references committed
system.switch_cpus1.commit.loads             11293552                       # Number of loads committed
system.switch_cpus1.commit.membars              16706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17667929                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111036260                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2513537                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3772661                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254868512                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375692312                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 824428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100229924                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123186919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100229924                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842534                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842534                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186896                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186896                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652663654                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198488081                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187826664                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33412                       # number of misc regfile writes
system.l20.replacements                          3482                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1178646                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69018                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.077371                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43903.693408                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.997521                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1812.395053                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           159.344573                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19650.569445                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.669917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000153                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027655                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002431                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.299844                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        91691                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  91691                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           42562                       # number of Writeback hits
system.l20.Writeback_hits::total                42562                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        91691                       # number of demand (read+write) hits
system.l20.demand_hits::total                   91691                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        91691                       # number of overall hits
system.l20.overall_hits::total                  91691                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3472                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3482                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3472                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3482                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3472                       # number of overall misses
system.l20.overall_misses::total                 3482                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    326985856                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      327751821                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    326985856                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       327751821                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    326985856                       # number of overall miss cycles
system.l20.overall_miss_latency::total      327751821                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95163                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95173                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        42562                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            42562                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95163                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95173                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95163                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95173                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.036485                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.036586                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.036485                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.036586                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.036485                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.036586                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 94177.953917                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94127.461516                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 94177.953917                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94127.461516                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 94177.953917                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94127.461516                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3461                       # number of writebacks
system.l20.writebacks::total                     3461                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3472                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3482                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3472                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3482                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3472                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3482                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    301027818                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    301719576                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    301027818                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    301719576                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    301027818                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    301719576                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036485                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.036586                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.036485                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.036586                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.036485                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.036586                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86701.560484                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86651.228030                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86701.560484                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86651.228030                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86701.560484                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86651.228030                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2090                       # number of replacements
system.l21.tagsinuse                     65535.984390                       # Cycle average of tags in use
system.l21.total_refs                          784970                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67626                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.607518                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42866.577569                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.997346                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1072.201710                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           138.777272                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21447.430493                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.654092                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.016360                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002118                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.327262                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        50200                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50202                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           28833                       # number of Writeback hits
system.l21.Writeback_hits::total                28833                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        50200                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50202                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        50200                       # number of overall hits
system.l21.overall_hits::total                  50202                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2076                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2087                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2079                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2090                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2079                       # number of overall misses
system.l21.overall_misses::total                 2090                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1023235                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    190573351                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      191596586                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       312254                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       312254                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1023235                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    190885605                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       191908840                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1023235                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    190885605                       # number of overall miss cycles
system.l21.overall_miss_latency::total      191908840                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52276                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52289                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        28833                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            28833                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52279                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52292                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52279                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52292                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.039712                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.039913                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.039767                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.039968                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.039767                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.039968                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 93021.363636                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91798.338632                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91804.784859                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 104084.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 104084.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 93021.363636                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91816.067821                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91822.411483                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 93021.363636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91816.067821                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91822.411483                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2080                       # number of writebacks
system.l21.writebacks::total                     2080                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2076                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2087                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2079                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2090                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2079                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2090                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       936673                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    174456174                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    175392847                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       288732                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       288732                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       936673                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    174744906                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    175681579                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       936673                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    174744906                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    175681579                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.039712                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.039913                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.039767                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.039968                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.039767                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.039968                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 85152.090909                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84034.765896                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 84040.655007                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        96244                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        96244                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 85152.090909                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 84052.383838                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 84058.171770                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 85152.090909                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 84052.383838                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 84058.171770                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997519                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015668151                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846669.365455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997519                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15660490                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15660490                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15660490                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15660490                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15660490                       # number of overall hits
system.cpu0.icache.overall_hits::total       15660490                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15660501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15660501                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15660501                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15660501                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15660501                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15660501                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95163                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191889818                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95419                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2011.023151                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490821                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509179                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11625443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11625443                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19334863                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19334863                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19334863                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19334863                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       350053                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       350053                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       350158                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        350158                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       350158                       # number of overall misses
system.cpu0.dcache.overall_misses::total       350158                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8777261649                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8777261649                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7138026                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7138026                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8784399675                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8784399675                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8784399675                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8784399675                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11975496                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11975496                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19685021                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19685021                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19685021                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19685021                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029231                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029231                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017788                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017788                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017788                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25074.093492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25074.093492                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 67981.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67981.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25086.959815                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25086.959815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25086.959815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25086.959815                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        42562                       # number of writebacks
system.cpu0.dcache.writebacks::total            42562                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       254890                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       254890                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       254995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       254995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       254995                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       254995                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95163                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95163                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95163                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95163                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95163                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95163                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1215321701                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1215321701                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1215321701                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1215321701                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1215321701                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1215321701                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004834                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004834                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004834                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004834                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12770.947753                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12770.947753                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12770.947753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12770.947753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12770.947753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12770.947753                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997019                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020040828                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056533.927419                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997019                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16817407                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16817407                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16817407                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16817407                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16817407                       # number of overall hits
system.cpu1.icache.overall_hits::total       16817407                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1303756                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1303756                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1303756                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1303756                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1303756                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1303756                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16817423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16817423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16817423                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16817423                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16817423                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16817423                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 81484.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81484.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 81484.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81484.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 81484.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81484.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1043371                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1043371                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1043371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1043371                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1043371                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1043371                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80259.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80259.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 80259.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80259.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 80259.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80259.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52279                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174159557                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52535                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3315.114819                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.218079                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.781921                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911008                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088992                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10455894                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10455894                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7200127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7200127                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17669                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17669                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17656021                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17656021                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17656021                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17656021                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       131865                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       131865                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4172                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       136037                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        136037                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       136037                       # number of overall misses
system.cpu1.dcache.overall_misses::total       136037                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3283869055                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3283869055                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    346321813                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    346321813                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3630190868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3630190868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3630190868                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3630190868                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10587759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10587759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7204299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7204299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17792058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17792058                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17792058                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17792058                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012454                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012454                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000579                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000579                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007646                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007646                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007646                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007646                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24903.265120                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24903.265120                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83010.981064                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83010.981064                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26685.319935                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26685.319935                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26685.319935                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26685.319935                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       804042                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 57431.571429                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        28833                       # number of writebacks
system.cpu1.dcache.writebacks::total            28833                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79589                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79589                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4169                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83758                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83758                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83758                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83758                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52276                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52279                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    607795750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    607795750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       315254                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       315254                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    608111004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    608111004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    608111004                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    608111004                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002938                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002938                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11626.669026                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11626.669026                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 105084.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105084.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11632.032059                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11632.032059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11632.032059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11632.032059                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
