Classic Timing Analyzer report for hardware
Thu May 03 21:31:01 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.483 ns                         ; reset                            ; controlador:ctrl|state[2] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 40.652 ns                        ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0]           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.928 ns                        ; reset                            ; controlador:ctrl|state[6] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 29.82 MHz ( period = 33.530 ns ) ; Instr_Reg:inst_reg|Instr31_26[1] ; controlador:ctrl|state[5] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 29.82 MHz ( period = 33.530 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; controlador:ctrl|state[5]               ; clock      ; clock    ; None                        ; None                      ; 33.296 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.454 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; controlador:ctrl|state[5]               ; clock      ; clock    ; None                        ; None                      ; 33.227 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.447 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 33.234 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.447 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 33.234 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.447 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 33.234 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.447 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 33.234 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.399 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; controlador:ctrl|state[5]               ; clock      ; clock    ; None                        ; None                      ; 33.172 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.397 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 33.184 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.373 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 33.162 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 33.165 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 33.165 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 33.165 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 33.165 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.352 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; controlador:ctrl|state[5]               ; clock      ; clock    ; None                        ; None                      ; 33.118 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.321 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 33.115 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.316 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 33.110 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.316 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 33.110 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.316 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 33.110 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.316 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 33.110 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 33.095 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 33.095 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 33.095 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 33.095 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.307 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 33.098 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.297 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 33.093 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.269 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 33.056 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.269 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 33.056 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.269 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 33.056 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.269 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 33.056 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.267 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 33.052 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.267 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 33.052 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.267 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 33.052 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.266 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 33.056 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.266 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 33.060 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.264 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; controlador:ctrl|state[5]               ; clock      ; clock    ; None                        ; None                      ; 33.037 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.245 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; controlador:ctrl|state[5]               ; clock      ; clock    ; None                        ; None                      ; 33.011 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.242 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 33.038 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 33.026 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 33.026 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 33.026 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 33.026 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.231 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 33.029 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.230 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 33.019 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.222 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 33.012 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.219 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 33.006 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.217 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 33.006 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.216 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 33.006 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.206 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 32.990 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.204 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.988 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.195 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 32.984 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.191 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.983 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.191 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.983 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.191 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.983 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.190 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 32.987 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.188 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 32.972 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.181 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.975 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.181 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.975 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.181 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 32.975 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.181 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.975 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.177 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.971 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.177 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 32.971 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.177 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.971 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.177 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.971 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.176 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.974 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.162 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.949 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.162 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.949 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.162 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 32.949 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.162 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.949 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 32.947 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 32.947 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.154 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.950 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.152 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; controlador:ctrl|state[5]               ; clock      ; clock    ; None                        ; None                      ; 32.920 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.146 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 32.943 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.146 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 32.937 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.141 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.937 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.140 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.937 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.136 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.928 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.136 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.928 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.136 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.928 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.135 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 32.932 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.131 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.925 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.130 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.917 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.130 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 32.921 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.130 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 32.921 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.130 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 32.917 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.130 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.917 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.130 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.917 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.129 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.920 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.128 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.919 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.112 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 32.903 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.112 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.899 ns               ;
; N/A                                     ; 30.21 MHz ( period = 33.107 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 32.903 ns               ;
; N/A                                     ; 30.21 MHz ( period = 33.099 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.895 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.093 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 32.883 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.091 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 32.888 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.090 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 32.882 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.089 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.874 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.089 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.874 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.089 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.874 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.088 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.880 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.088 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 32.878 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.088 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 32.877 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.086 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.882 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.085 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.882 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.080 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 32.878 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.080 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 32.878 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.075 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 32.866 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.073 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.864 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.070 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 32.868 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.069 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.858 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.069 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.858 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.069 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 32.858 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.069 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.858 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.066 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; controlador:ctrl|state[5]               ; clock      ; clock    ; None                        ; None                      ; 32.839 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.057 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 32.848 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.054 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 32.852 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.052 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.841 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.044 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 32.834 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.042 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.836 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.042 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 32.836 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.042 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.836 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.042 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.836 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.041 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.839 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.039 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.828 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.038 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.828 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.032 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.813 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.031 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.812 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 32.812 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.026 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.025 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 32.823 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.025 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 32.823 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.023 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.023 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.023 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.023 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.022 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.813 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.019 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.808 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.017 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 32.814 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.015 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 32.813 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.014 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 32.813 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.012 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.811 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.010 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 32.794 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.001 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.793 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.001 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.793 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.001 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.793 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.000 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[0]              ; clock      ; clock    ; None                        ; None                      ; 32.787 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.000 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]              ; clock      ; clock    ; None                        ; None                      ; 32.787 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.000 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 32.797 ns               ;
; N/A                                     ; 30.30 MHz ( period = 32.999 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 32.797 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.997 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.756 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.996 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.755 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.995 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 32.786 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.993 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.781 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.989 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.777 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.777 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.777 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 32.777 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.777 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.982 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.767 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.982 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.767 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.982 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.767 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.981 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 32.771 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.978 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 32.769 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.978 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 32.769 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.968 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 32.759 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.964 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.760 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.962 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 32.759 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.961 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 32.748 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.959 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 32.758 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.957 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.756 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.956 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 32.753 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.956 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.744 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.955 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.743 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.953 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.743 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.953 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.743 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.952 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 32.743 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.951 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.747 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.950 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.747 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.945 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.734 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.940 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 32.731 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.939 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.731 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.938 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.729 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.937 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 32.727 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.934 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.726 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.933 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.727 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.932 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.721 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.931 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.721 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.930 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.719 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.930 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 32.719 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.930 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.719 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.930 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.719 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.929 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.722 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.924 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[0]              ; clock      ; clock    ; None                        ; None                      ; 32.718 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.924 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[1]              ; clock      ; clock    ; None                        ; None                      ; 32.718 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.922 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 32.713 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.921 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 32.705 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.921 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.687 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.920 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.686 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.919 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.703 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.917 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.712 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.483 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 1.483 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.483 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.181 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.176 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 1.176 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.176 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 40.652 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.576 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.521 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.474 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.390 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.386 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.367 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.314 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.274 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.259 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.212 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.188 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.124 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.105 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.035 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 40.030 ns  ; controlador:ctrl|state[6]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.029 ns  ; controlador:ctrl|state[2]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.015 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 40.012 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.974 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.959 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.939 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.926 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.904 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.884 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.871 ns  ; controlador:ctrl|state[4]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.857 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.837 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.823 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.811 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.781 ns  ; controlador:ctrl|state[3]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.769 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.768 ns  ; controlador:ctrl|state[6]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.767 ns  ; controlador:ctrl|state[2]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.750 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.749 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.747 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.730 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.712 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.692 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.657 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.650 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.645 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.637 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.609 ns  ; controlador:ctrl|state[4]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.585 ns  ; controlador:ctrl|state[1]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.571 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.557 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.551 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.549 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.538 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.519 ns  ; controlador:ctrl|state[3]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.516 ns  ; controlador:ctrl|state[0]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.445 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.413 ns  ; controlador:ctrl|state[6]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.412 ns  ; controlador:ctrl|state[2]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.393 ns  ; controlador:ctrl|state[6]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.392 ns  ; controlador:ctrl|state[2]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.388 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.359 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.359 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.357 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.337 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.323 ns  ; controlador:ctrl|state[1]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.283 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.254 ns  ; controlador:ctrl|state[0]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.254 ns  ; controlador:ctrl|state[4]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.234 ns  ; controlador:ctrl|state[4]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.228 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.201 ns  ; controlador:ctrl|state[6]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.200 ns  ; controlador:ctrl|state[2]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.194 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.181 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.174 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.164 ns  ; controlador:ctrl|state[3]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.145 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.144 ns  ; controlador:ctrl|state[3]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 39.093 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.074 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.042 ns  ; controlador:ctrl|state[4]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 39.033 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.021 ns  ; controlador:ctrl|state[5]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.013 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.982 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 38.981 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.968 ns  ; controlador:ctrl|state[1]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.952 ns  ; controlador:ctrl|state[3]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 38.948 ns  ; controlador:ctrl|state[1]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.899 ns  ; controlador:ctrl|state[0]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.895 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.888 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.879 ns  ; controlador:ctrl|state[0]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.865 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 38.821 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 38.812 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.759 ns  ; controlador:ctrl|state[5]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.757 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.756 ns  ; controlador:ctrl|state[1]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 38.737 ns  ; controlador:ctrl|state[6]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.736 ns  ; controlador:ctrl|state[2]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.710 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.687 ns  ; controlador:ctrl|state[0]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 38.681 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.622 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.603 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.603 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.578 ns  ; controlador:ctrl|state[4]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.518 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.510 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.488 ns  ; controlador:ctrl|state[3]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.424 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.404 ns  ; controlador:ctrl|state[5]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.384 ns  ; controlador:ctrl|state[5]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.357 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.292 ns  ; controlador:ctrl|state[1]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.266 ns  ; controlador:ctrl|state[6]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.265 ns  ; controlador:ctrl|state[2]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.248 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.228 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.223 ns  ; controlador:ctrl|state[0]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.210 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.199 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 38.192 ns  ; controlador:ctrl|state[5]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 38.123 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 38.107 ns  ; controlador:ctrl|state[4]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.068 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 38.047 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.036 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 38.021 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 38.017 ns  ; controlador:ctrl|state[3]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.933 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.914 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.886 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.821 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.821 ns  ; controlador:ctrl|state[1]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.752 ns  ; controlador:ctrl|state[0]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.735 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.728 ns  ; controlador:ctrl|state[5]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.577 ns  ; controlador:ctrl|state[6]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.576 ns  ; controlador:ctrl|state[2]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.572 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.521 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.418 ns  ; controlador:ctrl|state[4]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.358 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.328 ns  ; controlador:ctrl|state[3]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.257 ns  ; controlador:ctrl|state[5]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.197 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.132 ns  ; controlador:ctrl|state[1]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.101 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.063 ns  ; controlador:ctrl|state[0]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.602 ns  ; Registrador:B|Saida[0]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.568 ns  ; controlador:ctrl|state[5]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.503 ns  ; Registrador:B|Saida[2]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.412 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.364 ns  ; Registrador:B|Saida[1]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.340 ns  ; Registrador:B|Saida[0]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.338 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.262 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.249 ns  ; Registrador:PCreg|Saida[0]       ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.241 ns  ; Registrador:B|Saida[2]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.212 ns  ; Registrador:A|Saida[0]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.207 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.160 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.102 ns  ; Registrador:B|Saida[1]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.072 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.053 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.988 ns  ; Registrador:B|Saida[4]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 35.987 ns  ; Registrador:PCreg|Saida[0]       ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 35.985 ns  ; Registrador:B|Saida[0]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.965 ns  ; Registrador:B|Saida[0]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.960 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.950 ns  ; Registrador:A|Saida[0]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 35.886 ns  ; Registrador:B|Saida[2]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.882 ns  ; Registrador:PCreg|Saida[1]       ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 35.874 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.866 ns  ; Registrador:B|Saida[2]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.858 ns  ; RegDesloc:Deslocamento|temp[0]   ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 35.824 ns  ; Registrador:B|Saida[3]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 35.773 ns  ; Registrador:B|Saida[0]           ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.747 ns  ; Registrador:B|Saida[1]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.727 ns  ; Registrador:B|Saida[1]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.726 ns  ; Registrador:B|Saida[4]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 35.716 ns  ; controlador:ctrl|state[6]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.715 ns  ; controlador:ctrl|state[2]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.674 ns  ; Registrador:B|Saida[2]           ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.660 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.649 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 35.637 ns  ; RegDesloc:Deslocamento|temp[1]   ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 35.632 ns  ; Registrador:PCreg|Saida[0]       ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.620 ns  ; Registrador:PCreg|Saida[1]       ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 35.612 ns  ; Registrador:PCreg|Saida[0]       ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.596 ns  ; RegDesloc:Deslocamento|temp[0]   ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 35.595 ns  ; Registrador:A|Saida[0]           ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 35.575 ns  ; Registrador:A|Saida[0]           ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 35.573 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25]             ; clock      ;
; N/A                                     ; None                                                ; 35.562 ns  ; Registrador:B|Saida[3]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 35.557 ns  ; controlador:ctrl|state[4]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 35.535 ns  ; Registrador:B|Saida[1]           ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 35.533 ns  ; Registrador:A|Saida[1]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 35.518 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25]             ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.928 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -0.928 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.928 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A           ; None        ; -0.933 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -1.235 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -1.235 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.235 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 03 21:31:00 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 29.82 MHz between source register "Instr_Reg:inst_reg|Instr31_26[1]" and destination register "controlador:ctrl|state[5]" (period= 33.53 ns)
    Info: + Longest register to register delay is 33.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y32_N29; Fanout = 22; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: 2: + IC(0.648 ns) + CELL(0.545 ns) = 1.193 ns; Loc. = LCCOMB_X57_Y32_N14; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr15~1'
        Info: 3: + IC(0.303 ns) + CELL(0.483 ns) = 1.979 ns; Loc. = LCCOMB_X57_Y32_N2; Fanout = 2; COMB Node = 'controlador:ctrl|Selector19~17'
        Info: 4: + IC(0.814 ns) + CELL(0.178 ns) = 2.971 ns; Loc. = LCCOMB_X60_Y32_N0; Fanout = 1; COMB Node = 'controlador:ctrl|Selector19~23'
        Info: 5: + IC(0.292 ns) + CELL(0.178 ns) = 3.441 ns; Loc. = LCCOMB_X60_Y32_N2; Fanout = 1; COMB Node = 'controlador:ctrl|Selector19~24'
        Info: 6: + IC(0.302 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X60_Y32_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector19~25'
        Info: 7: + IC(0.294 ns) + CELL(0.178 ns) = 4.393 ns; Loc. = LCCOMB_X60_Y32_N22; Fanout = 49; COMB Node = 'controlador:ctrl|Selector19~26'
        Info: 8: + IC(1.193 ns) + CELL(0.178 ns) = 5.764 ns; Loc. = LCCOMB_X57_Y31_N0; Fanout = 2; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 9: + IC(0.295 ns) + CELL(0.178 ns) = 6.237 ns; Loc. = LCCOMB_X57_Y31_N2; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 10: + IC(0.539 ns) + CELL(0.178 ns) = 6.954 ns; Loc. = LCCOMB_X58_Y31_N24; Fanout = 3; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 11: + IC(0.322 ns) + CELL(0.322 ns) = 7.598 ns; Loc. = LCCOMB_X58_Y31_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~8'
        Info: 12: + IC(0.307 ns) + CELL(0.178 ns) = 8.083 ns; Loc. = LCCOMB_X58_Y31_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~11'
        Info: 13: + IC(0.303 ns) + CELL(0.178 ns) = 8.564 ns; Loc. = LCCOMB_X58_Y31_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~12'
        Info: 14: + IC(0.306 ns) + CELL(0.322 ns) = 9.192 ns; Loc. = LCCOMB_X58_Y31_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~15'
        Info: 15: + IC(0.296 ns) + CELL(0.178 ns) = 9.666 ns; Loc. = LCCOMB_X58_Y31_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~16'
        Info: 16: + IC(0.306 ns) + CELL(0.521 ns) = 10.493 ns; Loc. = LCCOMB_X58_Y31_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~19'
        Info: 17: + IC(0.294 ns) + CELL(0.178 ns) = 10.965 ns; Loc. = LCCOMB_X58_Y31_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~20'
        Info: 18: + IC(0.305 ns) + CELL(0.322 ns) = 11.592 ns; Loc. = LCCOMB_X58_Y31_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~21'
        Info: 19: + IC(0.314 ns) + CELL(0.178 ns) = 12.084 ns; Loc. = LCCOMB_X58_Y31_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~22'
        Info: 20: + IC(0.312 ns) + CELL(0.322 ns) = 12.718 ns; Loc. = LCCOMB_X58_Y31_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~24'
        Info: 21: + IC(0.321 ns) + CELL(0.319 ns) = 13.358 ns; Loc. = LCCOMB_X58_Y31_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~26'
        Info: 22: + IC(0.896 ns) + CELL(0.322 ns) = 14.576 ns; Loc. = LCCOMB_X59_Y28_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~27'
        Info: 23: + IC(0.317 ns) + CELL(0.319 ns) = 15.212 ns; Loc. = LCCOMB_X59_Y28_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~29'
        Info: 24: + IC(0.315 ns) + CELL(0.322 ns) = 15.849 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~30'
        Info: 25: + IC(0.311 ns) + CELL(0.178 ns) = 16.338 ns; Loc. = LCCOMB_X59_Y28_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~31'
        Info: 26: + IC(0.305 ns) + CELL(0.322 ns) = 16.965 ns; Loc. = LCCOMB_X59_Y28_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~33'
        Info: 27: + IC(0.316 ns) + CELL(0.178 ns) = 17.459 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~35'
        Info: 28: + IC(0.317 ns) + CELL(0.322 ns) = 18.098 ns; Loc. = LCCOMB_X59_Y28_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~36'
        Info: 29: + IC(0.313 ns) + CELL(0.178 ns) = 18.589 ns; Loc. = LCCOMB_X59_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~37'
        Info: 30: + IC(0.304 ns) + CELL(0.322 ns) = 19.215 ns; Loc. = LCCOMB_X59_Y28_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~39'
        Info: 31: + IC(0.309 ns) + CELL(0.178 ns) = 19.702 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~41'
        Info: 32: + IC(0.311 ns) + CELL(0.521 ns) = 20.534 ns; Loc. = LCCOMB_X59_Y28_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~42'
        Info: 33: + IC(0.944 ns) + CELL(0.178 ns) = 21.656 ns; Loc. = LCCOMB_X60_Y25_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~44'
        Info: 34: + IC(0.304 ns) + CELL(0.322 ns) = 22.282 ns; Loc. = LCCOMB_X60_Y25_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~45'
        Info: 35: + IC(0.553 ns) + CELL(0.178 ns) = 23.013 ns; Loc. = LCCOMB_X59_Y25_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~46'
        Info: 36: + IC(0.307 ns) + CELL(0.322 ns) = 23.642 ns; Loc. = LCCOMB_X59_Y25_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~48'
        Info: 37: + IC(0.316 ns) + CELL(0.178 ns) = 24.136 ns; Loc. = LCCOMB_X59_Y25_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~50'
        Info: 38: + IC(0.886 ns) + CELL(0.322 ns) = 25.344 ns; Loc. = LCCOMB_X59_Y26_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~51'
        Info: 39: + IC(0.829 ns) + CELL(0.178 ns) = 26.351 ns; Loc. = LCCOMB_X56_Y26_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~53'
        Info: 40: + IC(0.817 ns) + CELL(0.178 ns) = 27.346 ns; Loc. = LCCOMB_X59_Y26_N22; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[29]~54'
        Info: 41: + IC(0.318 ns) + CELL(0.178 ns) = 27.842 ns; Loc. = LCCOMB_X59_Y26_N0; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[30]~55'
        Info: 42: + IC(0.322 ns) + CELL(0.178 ns) = 28.342 ns; Loc. = LCCOMB_X59_Y26_N18; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[31]~56'
        Info: 43: + IC(0.843 ns) + CELL(0.178 ns) = 29.363 ns; Loc. = LCCOMB_X56_Y26_N22; Fanout = 4; COMB Node = 'Ula32:ULA|Overflow~4'
        Info: 44: + IC(1.209 ns) + CELL(0.178 ns) = 30.750 ns; Loc. = LCCOMB_X60_Y30_N22; Fanout = 1; COMB Node = 'controlador:ctrl|Mux1~11'
        Info: 45: + IC(0.290 ns) + CELL(0.178 ns) = 31.218 ns; Loc. = LCCOMB_X60_Y30_N30; Fanout = 1; COMB Node = 'controlador:ctrl|Mux1~7'
        Info: 46: + IC(0.290 ns) + CELL(0.178 ns) = 31.686 ns; Loc. = LCCOMB_X60_Y30_N0; Fanout = 1; COMB Node = 'controlador:ctrl|Mux1~8'
        Info: 47: + IC(0.297 ns) + CELL(0.178 ns) = 32.161 ns; Loc. = LCCOMB_X60_Y30_N4; Fanout = 1; COMB Node = 'controlador:ctrl|Mux1~9'
        Info: 48: + IC(0.861 ns) + CELL(0.178 ns) = 33.200 ns; Loc. = LCCOMB_X60_Y32_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Mux1~10'
        Info: 49: + IC(0.000 ns) + CELL(0.096 ns) = 33.296 ns; Loc. = LCFF_X60_Y32_N17; Fanout = 71; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 11.830 ns ( 35.53 % )
        Info: Total interconnect delay = 21.466 ns ( 64.47 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.081 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1582; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.329 ns) + CELL(0.602 ns) = 3.081 ns; Loc. = LCFF_X60_Y32_N17; Fanout = 71; REG Node = 'controlador:ctrl|state[5]'
            Info: Total cell delay = 1.628 ns ( 52.84 % )
            Info: Total interconnect delay = 1.453 ns ( 47.16 % )
        Info: - Longest clock path from clock "clock" to source register is 3.076 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1582; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X57_Y32_N29; Fanout = 22; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
            Info: Total cell delay = 1.628 ns ( 52.93 % )
            Info: Total interconnect delay = 1.448 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[5]" (data pin = "reset", clock pin = "clock") is 1.483 ns
    Info: + Longest pin to register delay is 4.602 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.996 ns) + CELL(0.580 ns) = 4.602 ns; Loc. = LCFF_X60_Y32_N17; Fanout = 71; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.606 ns ( 34.90 % )
        Info: Total interconnect delay = 2.996 ns ( 65.10 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.081 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1582; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.329 ns) + CELL(0.602 ns) = 3.081 ns; Loc. = LCFF_X60_Y32_N17; Fanout = 71; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.628 ns ( 52.84 % )
        Info: Total interconnect delay = 1.453 ns ( 47.16 % )
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "Instr_Reg:inst_reg|Instr31_26[1]" is 40.652 ns
    Info: + Longest clock path from clock "clock" to source register is 3.076 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1582; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X57_Y32_N29; Fanout = 22; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: Total cell delay = 1.628 ns ( 52.93 % )
        Info: Total interconnect delay = 1.448 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 37.299 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y32_N29; Fanout = 22; REG Node = 'Instr_Reg:inst_reg|Instr31_26[1]'
        Info: 2: + IC(0.648 ns) + CELL(0.545 ns) = 1.193 ns; Loc. = LCCOMB_X57_Y32_N14; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr15~1'
        Info: 3: + IC(0.303 ns) + CELL(0.483 ns) = 1.979 ns; Loc. = LCCOMB_X57_Y32_N2; Fanout = 2; COMB Node = 'controlador:ctrl|Selector19~17'
        Info: 4: + IC(0.814 ns) + CELL(0.178 ns) = 2.971 ns; Loc. = LCCOMB_X60_Y32_N0; Fanout = 1; COMB Node = 'controlador:ctrl|Selector19~23'
        Info: 5: + IC(0.292 ns) + CELL(0.178 ns) = 3.441 ns; Loc. = LCCOMB_X60_Y32_N2; Fanout = 1; COMB Node = 'controlador:ctrl|Selector19~24'
        Info: 6: + IC(0.302 ns) + CELL(0.178 ns) = 3.921 ns; Loc. = LCCOMB_X60_Y32_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector19~25'
        Info: 7: + IC(0.294 ns) + CELL(0.178 ns) = 4.393 ns; Loc. = LCCOMB_X60_Y32_N22; Fanout = 49; COMB Node = 'controlador:ctrl|Selector19~26'
        Info: 8: + IC(1.193 ns) + CELL(0.178 ns) = 5.764 ns; Loc. = LCCOMB_X57_Y31_N0; Fanout = 2; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 9: + IC(0.295 ns) + CELL(0.178 ns) = 6.237 ns; Loc. = LCCOMB_X57_Y31_N2; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 10: + IC(0.539 ns) + CELL(0.178 ns) = 6.954 ns; Loc. = LCCOMB_X58_Y31_N24; Fanout = 3; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 11: + IC(0.322 ns) + CELL(0.322 ns) = 7.598 ns; Loc. = LCCOMB_X58_Y31_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~8'
        Info: 12: + IC(0.307 ns) + CELL(0.178 ns) = 8.083 ns; Loc. = LCCOMB_X58_Y31_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~11'
        Info: 13: + IC(0.303 ns) + CELL(0.178 ns) = 8.564 ns; Loc. = LCCOMB_X58_Y31_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~12'
        Info: 14: + IC(0.306 ns) + CELL(0.322 ns) = 9.192 ns; Loc. = LCCOMB_X58_Y31_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~15'
        Info: 15: + IC(0.296 ns) + CELL(0.178 ns) = 9.666 ns; Loc. = LCCOMB_X58_Y31_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~16'
        Info: 16: + IC(0.306 ns) + CELL(0.521 ns) = 10.493 ns; Loc. = LCCOMB_X58_Y31_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~19'
        Info: 17: + IC(0.294 ns) + CELL(0.178 ns) = 10.965 ns; Loc. = LCCOMB_X58_Y31_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~20'
        Info: 18: + IC(0.305 ns) + CELL(0.322 ns) = 11.592 ns; Loc. = LCCOMB_X58_Y31_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~21'
        Info: 19: + IC(0.314 ns) + CELL(0.178 ns) = 12.084 ns; Loc. = LCCOMB_X58_Y31_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~22'
        Info: 20: + IC(0.312 ns) + CELL(0.322 ns) = 12.718 ns; Loc. = LCCOMB_X58_Y31_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~24'
        Info: 21: + IC(0.321 ns) + CELL(0.319 ns) = 13.358 ns; Loc. = LCCOMB_X58_Y31_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~26'
        Info: 22: + IC(0.896 ns) + CELL(0.322 ns) = 14.576 ns; Loc. = LCCOMB_X59_Y28_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~27'
        Info: 23: + IC(0.317 ns) + CELL(0.319 ns) = 15.212 ns; Loc. = LCCOMB_X59_Y28_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~29'
        Info: 24: + IC(0.315 ns) + CELL(0.322 ns) = 15.849 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~30'
        Info: 25: + IC(0.311 ns) + CELL(0.178 ns) = 16.338 ns; Loc. = LCCOMB_X59_Y28_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~31'
        Info: 26: + IC(0.305 ns) + CELL(0.322 ns) = 16.965 ns; Loc. = LCCOMB_X59_Y28_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~33'
        Info: 27: + IC(0.316 ns) + CELL(0.178 ns) = 17.459 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~35'
        Info: 28: + IC(0.317 ns) + CELL(0.322 ns) = 18.098 ns; Loc. = LCCOMB_X59_Y28_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~36'
        Info: 29: + IC(0.313 ns) + CELL(0.178 ns) = 18.589 ns; Loc. = LCCOMB_X59_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~37'
        Info: 30: + IC(0.304 ns) + CELL(0.322 ns) = 19.215 ns; Loc. = LCCOMB_X59_Y28_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~39'
        Info: 31: + IC(0.309 ns) + CELL(0.178 ns) = 19.702 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~41'
        Info: 32: + IC(0.311 ns) + CELL(0.521 ns) = 20.534 ns; Loc. = LCCOMB_X59_Y28_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~42'
        Info: 33: + IC(0.944 ns) + CELL(0.178 ns) = 21.656 ns; Loc. = LCCOMB_X60_Y25_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~44'
        Info: 34: + IC(0.304 ns) + CELL(0.322 ns) = 22.282 ns; Loc. = LCCOMB_X60_Y25_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~45'
        Info: 35: + IC(0.553 ns) + CELL(0.178 ns) = 23.013 ns; Loc. = LCCOMB_X59_Y25_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~46'
        Info: 36: + IC(0.307 ns) + CELL(0.322 ns) = 23.642 ns; Loc. = LCCOMB_X59_Y25_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~48'
        Info: 37: + IC(0.316 ns) + CELL(0.178 ns) = 24.136 ns; Loc. = LCCOMB_X59_Y25_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~50'
        Info: 38: + IC(0.886 ns) + CELL(0.322 ns) = 25.344 ns; Loc. = LCCOMB_X59_Y26_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~51'
        Info: 39: + IC(0.829 ns) + CELL(0.178 ns) = 26.351 ns; Loc. = LCCOMB_X56_Y26_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~53'
        Info: 40: + IC(0.817 ns) + CELL(0.178 ns) = 27.346 ns; Loc. = LCCOMB_X59_Y26_N22; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[29]~54'
        Info: 41: + IC(0.856 ns) + CELL(0.319 ns) = 28.521 ns; Loc. = LCCOMB_X56_Y26_N24; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~0'
        Info: 42: + IC(0.293 ns) + CELL(0.278 ns) = 29.092 ns; Loc. = LCCOMB_X56_Y26_N18; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~4'
        Info: 43: + IC(0.294 ns) + CELL(0.491 ns) = 29.877 ns; Loc. = LCCOMB_X56_Y26_N28; Fanout = 2; COMB Node = 'Ula32:ULA|Maior~5'
        Info: 44: + IC(0.304 ns) + CELL(0.178 ns) = 30.359 ns; Loc. = LCCOMB_X56_Y26_N6; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~2'
        Info: 45: + IC(0.297 ns) + CELL(0.178 ns) = 30.834 ns; Loc. = LCCOMB_X56_Y26_N0; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~3'
        Info: 46: + IC(3.469 ns) + CELL(2.996 ns) = 37.299 ns; Loc. = PIN_D15; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 14.750 ns ( 39.55 % )
        Info: Total interconnect delay = 22.549 ns ( 60.45 % )
Info: th for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is -0.928 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.079 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1582; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.327 ns) + CELL(0.602 ns) = 3.079 ns; Loc. = LCFF_X59_Y32_N13; Fanout = 86; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 52.87 % )
        Info: Total interconnect delay = 1.451 ns ( 47.13 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.293 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.687 ns) + CELL(0.580 ns) = 4.293 ns; Loc. = LCFF_X59_Y32_N13; Fanout = 86; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.606 ns ( 37.41 % )
        Info: Total interconnect delay = 2.687 ns ( 62.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Thu May 03 21:31:02 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


