#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bd5b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bd5ca0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1bcad60 .functor NOT 1, L_0x1c01790, C4<0>, C4<0>, C4<0>;
L_0x1c014a0 .functor XOR 1, L_0x1c012b0, L_0x1c01400, C4<0>, C4<0>;
L_0x1c01680 .functor XOR 1, L_0x1c014a0, L_0x1c015b0, C4<0>, C4<0>;
v0x1bff660_0 .net *"_ivl_10", 0 0, L_0x1c015b0;  1 drivers
v0x1bff760_0 .net *"_ivl_12", 0 0, L_0x1c01680;  1 drivers
v0x1bff840_0 .net *"_ivl_2", 0 0, L_0x1c01210;  1 drivers
v0x1bff900_0 .net *"_ivl_4", 0 0, L_0x1c012b0;  1 drivers
v0x1bff9e0_0 .net *"_ivl_6", 0 0, L_0x1c01400;  1 drivers
v0x1bffb10_0 .net *"_ivl_8", 0 0, L_0x1c014a0;  1 drivers
v0x1bffbf0_0 .var "clk", 0 0;
v0x1bffc90_0 .net "f_dut", 0 0, v0x1bff030_0;  1 drivers
v0x1bffd30_0 .net "f_ref", 0 0, L_0x1c00f00;  1 drivers
v0x1bffe90_0 .var/2u "stats1", 159 0;
v0x1bfff30_0 .var/2u "strobe", 0 0;
v0x1bfffd0_0 .net "tb_match", 0 0, L_0x1c01790;  1 drivers
v0x1c00090_0 .net "tb_mismatch", 0 0, L_0x1bcad60;  1 drivers
v0x1c00150_0 .net "wavedrom_enable", 0 0, v0x1bfe9f0_0;  1 drivers
v0x1c00220_0 .net "wavedrom_title", 511 0, v0x1bfeab0_0;  1 drivers
v0x1c002f0_0 .net "x1", 0 0, v0x1bfeb70_0;  1 drivers
v0x1c00390_0 .net "x2", 0 0, v0x1bfec10_0;  1 drivers
v0x1c00540_0 .net "x3", 0 0, v0x1bfed00_0;  1 drivers
L_0x1c01210 .concat [ 1 0 0 0], L_0x1c00f00;
L_0x1c012b0 .concat [ 1 0 0 0], L_0x1c00f00;
L_0x1c01400 .concat [ 1 0 0 0], v0x1bff030_0;
L_0x1c015b0 .concat [ 1 0 0 0], L_0x1c00f00;
L_0x1c01790 .cmp/eeq 1, L_0x1c01210, L_0x1c01680;
S_0x1bd5e30 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1bd5ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1bc1e40 .functor NOT 1, v0x1bfed00_0, C4<0>, C4<0>, C4<0>;
L_0x1bd6550 .functor AND 1, L_0x1bc1e40, v0x1bfec10_0, C4<1>, C4<1>;
L_0x1bcadd0 .functor NOT 1, v0x1bfeb70_0, C4<0>, C4<0>, C4<0>;
L_0x1c007e0 .functor AND 1, L_0x1bd6550, L_0x1bcadd0, C4<1>, C4<1>;
L_0x1c008b0 .functor NOT 1, v0x1bfed00_0, C4<0>, C4<0>, C4<0>;
L_0x1c00920 .functor AND 1, L_0x1c008b0, v0x1bfec10_0, C4<1>, C4<1>;
L_0x1c009d0 .functor AND 1, L_0x1c00920, v0x1bfeb70_0, C4<1>, C4<1>;
L_0x1c00a90 .functor OR 1, L_0x1c007e0, L_0x1c009d0, C4<0>, C4<0>;
L_0x1c00bf0 .functor NOT 1, v0x1bfec10_0, C4<0>, C4<0>, C4<0>;
L_0x1c00c60 .functor AND 1, v0x1bfed00_0, L_0x1c00bf0, C4<1>, C4<1>;
L_0x1c00d80 .functor AND 1, L_0x1c00c60, v0x1bfeb70_0, C4<1>, C4<1>;
L_0x1c00df0 .functor OR 1, L_0x1c00a90, L_0x1c00d80, C4<0>, C4<0>;
L_0x1c00f70 .functor AND 1, v0x1bfed00_0, v0x1bfec10_0, C4<1>, C4<1>;
L_0x1c00fe0 .functor AND 1, L_0x1c00f70, v0x1bfeb70_0, C4<1>, C4<1>;
L_0x1c00f00 .functor OR 1, L_0x1c00df0, L_0x1c00fe0, C4<0>, C4<0>;
v0x1bcafd0_0 .net *"_ivl_0", 0 0, L_0x1bc1e40;  1 drivers
v0x1bcb070_0 .net *"_ivl_10", 0 0, L_0x1c00920;  1 drivers
v0x1bc1eb0_0 .net *"_ivl_12", 0 0, L_0x1c009d0;  1 drivers
v0x1bfd350_0 .net *"_ivl_14", 0 0, L_0x1c00a90;  1 drivers
v0x1bfd430_0 .net *"_ivl_16", 0 0, L_0x1c00bf0;  1 drivers
v0x1bfd560_0 .net *"_ivl_18", 0 0, L_0x1c00c60;  1 drivers
v0x1bfd640_0 .net *"_ivl_2", 0 0, L_0x1bd6550;  1 drivers
v0x1bfd720_0 .net *"_ivl_20", 0 0, L_0x1c00d80;  1 drivers
v0x1bfd800_0 .net *"_ivl_22", 0 0, L_0x1c00df0;  1 drivers
v0x1bfd970_0 .net *"_ivl_24", 0 0, L_0x1c00f70;  1 drivers
v0x1bfda50_0 .net *"_ivl_26", 0 0, L_0x1c00fe0;  1 drivers
v0x1bfdb30_0 .net *"_ivl_4", 0 0, L_0x1bcadd0;  1 drivers
v0x1bfdc10_0 .net *"_ivl_6", 0 0, L_0x1c007e0;  1 drivers
v0x1bfdcf0_0 .net *"_ivl_8", 0 0, L_0x1c008b0;  1 drivers
v0x1bfddd0_0 .net "f", 0 0, L_0x1c00f00;  alias, 1 drivers
v0x1bfde90_0 .net "x1", 0 0, v0x1bfeb70_0;  alias, 1 drivers
v0x1bfdf50_0 .net "x2", 0 0, v0x1bfec10_0;  alias, 1 drivers
v0x1bfe010_0 .net "x3", 0 0, v0x1bfed00_0;  alias, 1 drivers
S_0x1bfe150 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1bd5ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1bfe930_0 .net "clk", 0 0, v0x1bffbf0_0;  1 drivers
v0x1bfe9f0_0 .var "wavedrom_enable", 0 0;
v0x1bfeab0_0 .var "wavedrom_title", 511 0;
v0x1bfeb70_0 .var "x1", 0 0;
v0x1bfec10_0 .var "x2", 0 0;
v0x1bfed00_0 .var "x3", 0 0;
E_0x1bd0860/0 .event negedge, v0x1bfe930_0;
E_0x1bd0860/1 .event posedge, v0x1bfe930_0;
E_0x1bd0860 .event/or E_0x1bd0860/0, E_0x1bd0860/1;
E_0x1bd05d0 .event negedge, v0x1bfe930_0;
E_0x1bbb9f0 .event posedge, v0x1bfe930_0;
S_0x1bfe430 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1bfe150;
 .timescale -12 -12;
v0x1bfe630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bfe730 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1bfe150;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bfee00 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1bd5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
v0x1bff030_0 .var "f", 0 0;
v0x1bff110_0 .net "x1", 0 0, v0x1bfeb70_0;  alias, 1 drivers
v0x1bff220_0 .net "x2", 0 0, v0x1bfec10_0;  alias, 1 drivers
v0x1bff310_0 .net "x3", 0 0, v0x1bfed00_0;  alias, 1 drivers
E_0x1bd0ab0 .event anyedge, v0x1bfe010_0, v0x1bfdf50_0, v0x1bfde90_0;
S_0x1bff440 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1bd5ca0;
 .timescale -12 -12;
E_0x1bccea0 .event anyedge, v0x1bfff30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bfff30_0;
    %nor/r;
    %assign/vec4 v0x1bfff30_0, 0;
    %wait E_0x1bccea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bfe150;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bfeb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfec10_0, 0;
    %assign/vec4 v0x1bfed00_0, 0;
    %wait E_0x1bd05d0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bbb9f0;
    %load/vec4 v0x1bfed00_0;
    %load/vec4 v0x1bfec10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bfeb70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bfeb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfec10_0, 0;
    %assign/vec4 v0x1bfed00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1bd05d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bfe730;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bd0860;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1bfeb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bfec10_0, 0;
    %assign/vec4 v0x1bfed00_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1bfee00;
T_4 ;
    %wait E_0x1bd0ab0;
    %load/vec4 v0x1bff310_0;
    %load/vec4 v0x1bff220_0;
    %and;
    %load/vec4 v0x1bff110_0;
    %and;
    %load/vec4 v0x1bff310_0;
    %load/vec4 v0x1bff220_0;
    %inv;
    %and;
    %load/vec4 v0x1bff110_0;
    %and;
    %or;
    %load/vec4 v0x1bff310_0;
    %inv;
    %load/vec4 v0x1bff220_0;
    %and;
    %load/vec4 v0x1bff110_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x1bff310_0;
    %inv;
    %load/vec4 v0x1bff220_0;
    %and;
    %load/vec4 v0x1bff110_0;
    %and;
    %or;
    %store/vec4 v0x1bff030_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1bd5ca0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bffbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfff30_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1bd5ca0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bffbf0_0;
    %inv;
    %store/vec4 v0x1bffbf0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1bd5ca0;
T_7 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bfe930_0, v0x1c00090_0, v0x1c00540_0, v0x1c00390_0, v0x1c002f0_0, v0x1bffd30_0, v0x1bffc90_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1bd5ca0;
T_8 ;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1bd5ca0;
T_9 ;
    %wait E_0x1bd0860;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bffe90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bffe90_0, 4, 32;
    %load/vec4 v0x1bfffd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bffe90_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bffe90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bffe90_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1bffd30_0;
    %load/vec4 v0x1bffd30_0;
    %load/vec4 v0x1bffc90_0;
    %xor;
    %load/vec4 v0x1bffd30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bffe90_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1bffe90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bffe90_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth1/machine/truthtable1/iter0/response0/top_module.sv";
