	component nios_sys is
		port (
			FIFO_wr_n_from_the_usbFIFOCtrl_0        : out   std_logic;                                        -- export
			reset_n                                 : in    std_logic                     := 'X';             -- reset_n
			zs_addr_from_the_sdram_0                : out   std_logic_vector(11 downto 0);                    -- addr
			zs_ba_from_the_sdram_0                  : out   std_logic_vector(1 downto 0);                     -- ba
			zs_cas_n_from_the_sdram_0               : out   std_logic;                                        -- cas_n
			zs_cke_from_the_sdram_0                 : out   std_logic;                                        -- cke
			zs_cs_n_from_the_sdram_0                : out   std_logic;                                        -- cs_n
			zs_dq_to_and_from_the_sdram_0           : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			zs_dqm_from_the_sdram_0                 : out   std_logic_vector(3 downto 0);                     -- dqm
			zs_ras_n_from_the_sdram_0               : out   std_logic;                                        -- ras_n
			zs_we_n_from_the_sdram_0                : out   std_logic;                                        -- we_n
			out_port_from_the_pio_0                 : out   std_logic_vector(7 downto 0);                     -- export
			led_from_the_usbFIFOCtrl_0              : out   std_logic_vector(2 downto 0);                     -- export
			FLAGC_n_to_the_usbFIFOCtrl_0            : in    std_logic                     := 'X';             -- export
			FLAGB_n_to_the_usbFIFOCtrl_0            : in    std_logic                     := 'X';             -- export
			FIFO_data_to_and_from_the_usbFIFOCtrl_0 : inout std_logic_vector(15 downto 0) := (others => 'X'); -- export
			FIFO_add_from_the_usbFIFOCtrl_0         : out   std_logic_vector(1 downto 0);                     -- export
			FIFO_pktend_from_the_usbFIFOCtrl_0      : out   std_logic;                                        -- export
			FIFO_oe_n_from_the_usbFIFOCtrl_0        : out   std_logic;                                        -- export
			clk_0                                   : in    std_logic                     := 'X';             -- clk
			FIFO_rd_n_from_the_usbFIFOCtrl_0        : out   std_logic;                                        -- export
			clk_1_clk_in_clk                        : in    std_logic                     := 'X';             -- clk
			clk_1_clk_in_reset_reset_n              : in    std_logic                     := 'X';             -- reset_n
			altpll_0_c1_clk                         : out   std_logic                                         -- clk
		);
	end component nios_sys;

