# Pipelined-Processor Simulator

Simulates a 5-stage Pipelined Processor, with a given Cache system and Register File, consisting of 16 8-bit registers.


4-bit representation | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 
--- | --- | --- | --- | --- | --- | --- | --- | ---
Opcode | ADD | SUB | MUL | INC | AND | OR | NOT | XOR
