fast inverse square root implementation in FPGA using vivado hls, axi
caution: deleted folder fisr_v3.sim to save space, simulation seems to work eitherway