INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_1/new/sr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr_tb
