\hypertarget{emc_8h}{}\section{bsps/arm/lpc32xx/include/bsp/emc.h File Reference}
\label{emc_8h}\index{bsps/arm/lpc32xx/include/bsp/emc.h@{bsps/arm/lpc32xx/include/bsp/emc.h}}


E\+MC support A\+PI.  


{\ttfamily \#include $<$rtems.\+h$>$}\newline
{\ttfamily \#include $<$bsp/lpc-\/emc.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structlpc32xx__emc__dynamic__chip__config}{lpc32xx\+\_\+emc\+\_\+dynamic\+\_\+chip\+\_\+config}}
\item 
struct \mbox{\hyperlink{structlpc32xx__emc__dynamic__config}{lpc32xx\+\_\+emc\+\_\+dynamic\+\_\+config}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{Indent}\textbf{ S\+D\+R\+AM Clock Control Register (S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+C\+T\+RL)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+C\+L\+O\+C\+K\+S\+\_\+\+D\+IS}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+D\+D\+R\+\_\+\+M\+O\+DE}~B\+S\+P\+\_\+\+B\+I\+T32(1)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+D\+D\+R\+\_\+\+D\+Q\+S\+I\+N\+\_\+\+D\+E\+L\+AY}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 2, 6)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+R\+T\+C\+\_\+\+T\+I\+C\+K\+\_\+\+EN}~B\+S\+P\+\_\+\+B\+I\+T32(7)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+S\+W\+\_\+\+D\+D\+R\+\_\+\+C\+AL}~B\+S\+P\+\_\+\+B\+I\+T32(8)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+C\+A\+L\+\_\+\+D\+E\+L\+AY}~B\+S\+P\+\_\+\+B\+I\+T32(9)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+S\+E\+N\+S\+I\+T\+I\+V\+I\+T\+Y\+\_\+\+F\+A\+C\+T\+OR}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 10, 12)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+D\+C\+A\+\_\+\+S\+T\+A\+T\+US}~B\+S\+P\+\_\+\+B\+I\+T32(13)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+C\+O\+M\+M\+A\+N\+D\+\_\+\+D\+E\+L\+AY}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 14, 18)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+S\+W\+\_\+\+D\+D\+R\+\_\+\+R\+E\+S\+ET}~B\+S\+P\+\_\+\+B\+I\+T32(19)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+P\+I\+N\+\_\+1\+\_\+\+F\+A\+ST}~B\+S\+P\+\_\+\+B\+I\+T32(20)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+P\+I\+N\+\_\+2\+\_\+\+F\+A\+ST}~B\+S\+P\+\_\+\+B\+I\+T32(21)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+C\+L\+K\+\_\+\+P\+I\+N\+\_\+3\+\_\+\+F\+A\+ST}~B\+S\+P\+\_\+\+B\+I\+T32(22)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ E\+MC A\+HB Control Register (E\+M\+C\+A\+H\+B\+Control)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+M\+C\+\_\+\+A\+H\+B\+\_\+\+P\+O\+R\+T\+\_\+\+B\+U\+F\+F\+\_\+\+EN}~B\+S\+P\+\_\+\+B\+I\+T32(0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ E\+MC A\+HB Timeout Register (E\+M\+C\+A\+H\+B\+Time\+Out)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+M\+C\+\_\+\+A\+H\+B\+\_\+\+T\+I\+M\+E\+O\+UT}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 9)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ S\+D\+R\+AM Mode and Extended Mode Registers}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+16\+MB}(val)~((uint32\+\_\+t) (val) $<$$<$ 10)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+32\+MB}(val)~((uint32\+\_\+t) (val) $<$$<$ 11)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+64\+MB}(val)~((uint32\+\_\+t) (val) $<$$<$ 11)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+16\+MB}(ba1,  ba0)~(((uint32\+\_\+t) (ba1) $<$$<$ 23) $\vert$ ((uint32\+\_\+t) (ba0) $<$$<$ 22))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+32\+MB}(ba1,  ba0)~(((uint32\+\_\+t) (ba1) $<$$<$ 23) $\vert$ ((uint32\+\_\+t) (ba0) $<$$<$ 24))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+64\+MB}(ba1,  ba0)~(((uint32\+\_\+t) (ba1) $<$$<$ 25) $\vert$ ((uint32\+\_\+t) (ba0) $<$$<$ 24))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+M\+O\+D\+E\+\_\+16\+MB}(mode)~(S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+16\+MB(0, 0) $\vert$ S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+16\+MB(mode))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+M\+O\+D\+E\+\_\+32\+MB}(mode)~(S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+32\+MB(0, 0) $\vert$ S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+32\+MB(mode))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+M\+O\+D\+E\+\_\+64\+MB}(mode)~(S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+64\+MB(0, 0) $\vert$ S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+64\+MB(mode))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+E\+X\+T\+M\+O\+D\+E\+\_\+16\+MB}(mode)~(S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+16\+MB(1, 0) $\vert$ S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+16\+MB(mode))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+E\+X\+T\+M\+O\+D\+E\+\_\+32\+MB}(mode)~(S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+32\+MB(1, 0) $\vert$ S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+32\+MB(mode))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+E\+X\+T\+M\+O\+D\+E\+\_\+64\+MB}(mode)~(S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+A\+N\+K\+\_\+64\+MB(1, 0) $\vert$ S\+D\+R\+A\+M\+\_\+\+A\+D\+D\+R\+\_\+\+R\+O\+W\+\_\+64\+MB(mode))
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+M\+O\+D\+E\+\_\+\+B\+U\+R\+S\+T\+\_\+\+L\+E\+N\+G\+TH}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 2)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+M\+O\+D\+E\+\_\+\+B\+U\+R\+S\+T\+\_\+\+I\+N\+T\+E\+R\+L\+E\+A\+VE}~B\+S\+P\+\_\+\+B\+I\+T32(3)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+M\+O\+D\+E\+\_\+\+C\+AS}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 4, 6)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+M\+O\+D\+E\+\_\+\+T\+E\+S\+T\+\_\+\+M\+O\+DE}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 7, 8)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+M\+O\+D\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+B\+U\+R\+S\+T\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+B\+IT}~B\+S\+P\+\_\+\+B\+I\+T32(9)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+E\+X\+T\+M\+O\+D\+E\+\_\+\+P\+A\+SR}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 0, 2)
\item 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+E\+X\+T\+M\+O\+D\+E\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+S\+T\+R\+E\+N\+G\+TH}(val)~B\+S\+P\+\_\+\+F\+L\+D32(val, 5, 6)
\end{DoxyCompactItemize}
\end{Indent}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries lpc32xx\+\_\+emc\+\_\+init} (const \mbox{\hyperlink{structlpc32xx__emc__dynamic__config}{lpc32xx\+\_\+emc\+\_\+dynamic\+\_\+config}} $\ast$dyn\+\_\+cfg)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+MC support A\+PI. 

