# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do deserializer_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/14.0/sandbox/deserializer_take_01 {C:/altera/14.0/sandbox/deserializer_take_01/deserializer.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module deserializer
# 
# Top level modules:
# 	deserializer
# 
vsim work.deserializer
# vsim work.deserializer 
# Loading work.deserializer
add wave -position insertpoint sim:/deserializer/*
add wave -position insertpoint  \
sim:/deserializer/clk
force -freeze sim:/deserializer/clk 1 0, 0 {50 ps} -r 100
add wave  \
sim:/deserializer/clk \
sim:/deserializer/reset \
sim:/deserializer/serial_data_in \
sim:/deserializer/parallel_data_out
vsim work.deserializer
# vsim work.deserializer 
# Loading work.deserializer
