Oh no...

Cycle: 7
MARS instruction number: 6	Instruction: add $17,$17,$1
Expected:	Register Write to Reg: 0x11 Val: 0x55555555
Got     :	Register Write to Reg: 0x01 Val: 0xAAAA0000
Incorrect write

Cycle: 8
MARS instruction number: 7	Instruction: and $8,$0,$17
Expected:	Register Write to Reg: 0x08 Val: 0x00000000
Got     :	Register Write to Reg: 0x01 Val: 0xAAAAAAAA
Incorrect write

Cycle: 10
MARS instruction number: 8	Instruction: lui $1,-21846
Expected:	Register Write to Reg: 0x01 Val: 0xAAAA0000
Got     :	Register Write to Reg: 0x01 Val: 0x55550000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


