{
	"route__net": 769,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 133,
	"route__wirelength__iter:1": 10937,
	"route__drc_errors__iter:2": 41,
	"route__wirelength__iter:2": 10805,
	"route__drc_errors__iter:3": 36,
	"route__wirelength__iter:3": 10788,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 10782,
	"route__drc_errors": 0,
	"route__wirelength": 10782,
	"route__vias": 4085,
	"route__vias__singlecut": 4085,
	"route__vias__multicut": 0,
	"design__io": 36,
	"design__die__area": 19055.3,
	"design__core__area": 14533.9,
	"design__instance__count": 972,
	"design__instance__area": 8114.03,
	"design__instance__count__stdcell": 972,
	"design__instance__area__stdcell": 8114.03,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.558282,
	"design__instance__utilization__stdcell": 0.558282,
	"design__instance__count__class:fill_cell": 88,
	"design__instance__count__class:tap_cell": 207,
	"design__instance__count__class:clock_buffer": 25,
	"design__instance__count__class:timing_repair_buffer": 127,
	"design__instance__count__class:inverter": 171,
	"design__instance__count__class:clock_inverter": 6,
	"design__instance__count__class:sequential_cell": 160,
	"design__instance__count__class:multi_input_combinational_cell": 276,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}