Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 95c6bd892c5c41c8bf797498e623df48 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_1 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_11 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L v_vscaler_v1_1_0 -L v_hscaler_v1_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_subset_converter_v1_1_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axis_data_fifo_v2_0_4 -L xlslice_v1_0_2 -L dist_mem_gen_v8_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L axi_quad_spi_v3_2_21 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Exercice2_bd_wrapper_behav xil_defaultlib.Exercice2_bd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <FCLK_CLK1> does not exist in entity <\Exercice2_bd_processing_system7_0_0\>.  Please compare the definition of block <\Exercice2_bd_processing_system7_0_0\> to its component declaration and its instantion to detect the mismatch. [C:/GitHub/TheLegendOfSherby/jeu/Atelier2.ip_user_files/bd/Exercice2_bd/sim/Exercice2_bd.vhd:121]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
