// Copyright (C) 2005-2013 Capital Microelectronics, Co., Ltd. All rights reserved.
// This file is generated by Andara version 4.3
// Date: Tue May 19 23:39:29 2015

module demo_sd_to_lcd 
(
buttonIn2,
buttonIn3,
buttonIn4,
clk_i,
clk_out_n,
clk_out_p,
display_sel,
rstn_i,
spi_miso,
spi_mosi,
spi_sck,
spi_ssn,
tx_out_n,
tx_out_p
);
input buttonIn2 ;
input buttonIn3 ;
input buttonIn4 ;
input clk_i ;
output clk_out_n ;
output clk_out_p ;
input display_sel ;
input rstn_i ;
input spi_miso ;
output spi_mosi ;
output spi_sck ;
output spi_ssn ;
output [3:0] tx_out_n ;
output [3:0] tx_out_p ;
wire buttonIn2 ;
wire buttonIn3 ;
wire buttonIn4 ;
wire clk_i ;
wire clk_out_n ;
wire clk_out_p ;
wire display_sel ;
wire rstn_i ;
wire spi_miso ;
wire spi_mosi ;
wire spi_sck ;
wire spi_ssn ;
wire [3:0] tx_out_n ;
wire [3:0] tx_out_p ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net  ;
wire \ii0762|co_net  ;
wire \u_colorgen_v_cnt__reg[9].sr_out  ;
wire \ii0714|dx_net  ;
wire sbid1_0_0_dx1_out ;
wire \ii0593|dx_net  ;
wire \ii0603|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_rc  ;
wire \ii0482|dx_net  ;
wire \u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net  ;
wire \ii0756|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net  ;
wire \ii0645|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out  ;
wire \u_colorgen_v_cnt__reg[8].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sclk_out  ;
wire \ii0534|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[28]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out  ;
wire \u_sdram_to_RGB_v_valid_r__reg[0].sh0  ;
wire [1:0] \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_dma_start_xfer__reg.lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ;
wire \ii0687|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out  ;
wire \ii0576|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sr_out  ;
wire \u_sdram_to_RGB_de_i_r__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sr_out  ;
wire \ii0465|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net  ;
wire \ii0739|dx_net  ;
wire \ii0740|dx_net  ;
wire \u_colorgen_h_cnt__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[11]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[5].mclk_out  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net  ;
wire \ii0628|dx_net  ;
wire \ii0517|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[7].sclk_out  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_rc  ;
wire \ii0782|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_rc  ;
wire \ii0671|dx_net  ;
wire \rstn_final__reg.sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sclk_out  ;
wire \ii0559|dx_net  ;
wire \ii0560|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sclk_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0  ;
wire \io_cell_spi_miso_inst|id_q_net  ;
wire \u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out  ;
wire \ii0723|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sh0  ;
wire \ii0612|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[27].sclk_out  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out  ;
wire \u_sdram_to_RGB_dma_start_xfer__reg.sclk_out  ;
wire \ii0491|dx_net  ;
wire \ii0501|dx_net  ;
wire \u_arm_u_soc|spi0_ssn_net  ;
wire \u_colorgen_v_cnt__reg[8]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sclk_out  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_rc  ;
wire \ii0654|dx_net  ;
wire [1:0] \u_sdram_to_RGB_addr_cnt__reg[2].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sh0  ;
wire \ii0543|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net  ;
wire \u_colorgen_h_cnt__reg[8].mclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[15].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[10].mclk_out  ;
wire \ii0696|dx_net  ;
wire \ii0706|dx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[0]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out  ;
wire \ii0585|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out  ;
wire \u_sdram_to_RGB_text__reg[9].sh0  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[3]_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[17].sclk_out  ;
wire \ii0474|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[17].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[23]|qx_net  ;
wire \ii0748|dx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[6]_net  ;
wire \u_pll_pll_u0|locked_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].mclk_out  ;
wire \ii0637|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[9]_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net  ;
wire \ii0526|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[27].sh0  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sh0  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_rc  ;
wire \ii0679|dx_net  ;
wire \ii0680|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_rc  ;
wire \ii0568|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[31].sh0  ;
wire \u_sdram_to_RGB_v_valid_r__reg[1].sr_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sh0  ;
wire [1:0] \u_sdram_to_RGB_addr_cnt__reg[5].lbuf_rc  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net  ;
wire \ii0732|dx_net  ;
wire \ii0621|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf_rc  ;
wire \ii0499|dx_net  ;
wire \ii0509|dx_net  ;
wire \ii0510|dx_net  ;
wire \u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ;
wire [1:0] \u_colorgen_h_cnt__reg[9].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net  ;
wire \ii0663|dx_net  ;
wire \u_colorgen_v_cnt__reg[9].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sr_out  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[8].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sclk_out  ;
wire \u_sdram_to_RGB_addr_cnt__reg[10]|qx_net  ;
wire \ii0552|dx_net  ;
wire \u_colorgen_v_cnt__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out  ;
wire [17:0] \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf_rc  ;
wire \ii0763|co_net  ;
wire \ii0715|dx_net  ;
wire \u_pll_pll_u0|clkout1_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net  ;
wire \ii0594|dx_net  ;
wire \ii0604|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[12]_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf_rc  ;
wire \ii0483|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_addr_cnt__reg[8].lbuf_rc  ;
wire \u_sdram_to_RGB_dma_addr__reg[31].sr_out  ;
wire [1:0] \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_rc  ;
wire \ii0757|dx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[15]_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net  ;
wire \ii0646|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sr_out  ;
wire \u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf_rc  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[18]_net  ;
wire \ii0535|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out  ;
wire \u_sdram_to_RGB_addr_cnt__reg[8].sclk_out  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[2].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[22]_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[17]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net  ;
wire \ii0688|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[5]|qx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[25]_net  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[20].lbuf_rc  ;
wire \ii0577|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net  ;
wire \u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[8].sh0  ;
wire \ii0466|dx_net  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[28]_net  ;
wire [1:0] \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sr_out  ;
wire \ii0741|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out  ;
wire \u_sdram_to_RGB_v_valid_r__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[28].sclk_out  ;
wire \ii0629|dx_net  ;
wire \ii0630|dx_net  ;
wire \u_sdram_to_RGB_other_1_beat_valid__reg|qx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_rc  ;
wire \io_cell_buttonIn2_inst|id_q_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net  ;
wire \u_sdram_to_RGB_buffer_rd_sel__reg|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net  ;
wire \ii0518|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0  ;
wire \u_sdram_to_RGB_de_o__reg.sclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_rc  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net  ;
wire \ii0672|dx_net  ;
wire sbid1_0_0_p8_in_b ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out  ;
wire \ii0561|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_display_before_bmp__reg.sclk_out  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  ;
wire \u_colorgen_h_cnt__reg[9].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net  ;
wire sbid1_0_0_dx3_out ;
wire \ii0724|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_rc  ;
wire \io_cell_clk_i_inst|id_q_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  ;
wire \ii0613|dx_net  ;
wire \u_sdram_to_RGB_v_valid_r__reg[0].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net  ;
wire \ii0492|dx_net  ;
wire \ii0502|dx_net  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[23].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0  ;
wire \ii0655|dx_net  ;
wire \u_sdram_to_RGB_display_period_align__reg.mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net  ;
wire \ii0544|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[29]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[30]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sh0  ;
wire \ii0697|dx_net  ;
wire \ii0707|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sh0  ;
wire \ii0586|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[10].sh0  ;
wire \ii0475|dx_net  ;
wire \u_colorgen_h_cnt__reg[2].sclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net  ;
wire \ii0749|dx_net  ;
wire \ii0750|dx_net  ;
wire \u_colorgen_h_cnt__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[12]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf_rc  ;
wire \ii0638|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].mclk_out  ;
wire \ii0527|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out  ;
wire \u_sdram_to_RGB_de_o__reg|qx_net  ;
wire \u_sdram_to_RGB_de_o__reg.sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out  ;
wire \ii0681|dx_net  ;
wire \ii0569|dx_net  ;
wire \ii0570|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net  ;
wire \u_sdram_to_RGB_buffer_wr_sel__reg|qx_net  ;
wire \ii0458|dx_net  ;
wire \u_sdram_to_RGB_de_i_start_pulse__reg.sh0  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out  ;
wire \ii0733|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0  ;
wire \ii0622|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[15].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0  ;
wire \ii0511|dx_net  ;
wire \u_colorgen_v_cnt__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[7].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net  ;
wire \ii0664|dx_net  ;
wire \rstn_final__reg.mclk_out  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.mclk_out  ;
wire \ii0553|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net  ;
wire \ii0764|co_net  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out  ;
wire [17:0] \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1  ;
wire \ii0716|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_rc  ;
wire \u_sdram_to_RGB_addr_cnt__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[30].lbuf_rc  ;
wire \ii0595|dx_net  ;
wire \ii0605|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[27].mclk_out  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out  ;
wire \u_sdram_to_RGB_dma_start_xfer__reg.mclk_out  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net  ;
wire \ii0484|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[5].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[24]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[30].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[20].sr_out  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net  ;
wire \ii0647|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net  ;
wire \ii0536|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net  ;
wire \ii0689|dx_net  ;
wire \ii0690|dx_net  ;
wire \ii0700|dx_net  ;
wire \u_colorgen_h_cnt__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net  ;
wire \ii0578|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[17].mclk_out  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net  ;
wire \ii0467|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0  ;
wire \ii0742|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[1].sh0  ;
wire \u_sdram_to_RGB_v_valid_r__reg[1].sclk_out  ;
wire \ii0631|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[20].sclk_out  ;
wire \ii0519|dx_net  ;
wire \ii0520|dx_net  ;
wire \u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out  ;
wire \u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out  ;
wire \u_sdram_to_RGB_addr_cnt__reg[7].sh0  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net  ;
wire \ii0673|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sclk_out  ;
wire \ii0562|dx_net  ;
wire [1:0] \u_colorgen_v_cnt__reg[7].lbuf_rc  ;
wire \u_lvds_pll_u0|clkout0_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out  ;
wire \u_arm_u_soc|gpio_0_out_o[1]_net  ;
wire \u_colorgen_v_cnt__reg[7].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf_rc  ;
wire \u_colorgen_v_cnt__reg[4]|qx_net  ;
wire \GND_0_inst|Y_net  ;
wire \ii0725|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net  ;
wire \ii0614|dx_net  ;
wire \u_arm_u_soc|spi0_mosi_net  ;
wire \ii0493|dx_net  ;
wire \ii0503|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net  ;
wire \ii0656|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out  ;
wire \u_sdram_to_RGB_addr_cnt__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].mclk_out  ;
wire \ii0545|dx_net  ;
wire \rstn_final__reg.sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[18]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out  ;
wire \ii0698|dx_net  ;
wire \ii0708|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net  ;
wire [1:0] \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf_rc  ;
wire \u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out  ;
wire \ii0587|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out  ;
wire \ii0476|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sh0  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sr_out  ;
wire \ii0751|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_rc  ;
wire \u_sdram_to_RGB_v_valid_r__reg[1]|qx_net  ;
wire \ii0639|dx_net  ;
wire \ii0640|dx_net  ;
wire \u_sdram_to_RGB_v_valid_r__reg[1].sh0  ;
wire \u_sdram_to_RGB_text__reg[7]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net  ;
wire \ii0528|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out  ;
wire \u_sdram_to_RGB_addr_cnt__reg[8].mclk_out  ;
wire \VCC_0_inst|Y_net  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net  ;
wire \ii0682|dx_net  ;
wire \ii0571|dx_net  ;
wire \u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  ;
wire \ii0459|dx_net  ;
wire \ii0460|dx_net  ;
wire [1:0] \u_colorgen_h_cnt__reg[2].lbuf_rc  ;
wire \io_cell_buttonIn3_inst|id_q_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net  ;
wire \ii0734|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[28].mclk_out  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  ;
wire \ii0623|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net  ;
wire \ii0512|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_de_o__reg.mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out  ;
wire \ii0776|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[31].sclk_out  ;
wire \u_sdram_to_RGB_de_i_start_pulse__reg.sr_out  ;
wire \ii0665|dx_net  ;
wire sbid1_0_0_c_in ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out  ;
wire \ii0554|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_addr_cnt__reg[1].lbuf_rc  ;
wire \u_sdram_to_RGB_dma_addr__reg[31]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[1].sclk_out  ;
wire \u_sdram_to_RGB_display_before_bmp__reg.mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  ;
wire \ii0717|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sr_out  ;
wire \ii0596|dx_net  ;
wire \ii0606|dx_net  ;
wire \u_sdram_to_RGB_v_valid_r__reg[0].mclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_rc  ;
wire \ii0485|dx_net  ;
wire \u_colorgen_h_cnt__reg[2].sh0  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sh0  ;
wire \u_colorgen_h_cnt__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[13]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[12].lbuf_rc  ;
wire [1:0] \u_colorgen_h_cnt__reg[5].lbuf_rc  ;
wire sbid1_0_0_p4_out_b ;
wire sbid1_0_0_dx0_out ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net  ;
wire \ii0648|dx_net  ;
wire \u_colorgen_h_cnt__reg[5].sh0  ;
wire \u_sdram_to_RGB_dma_addr__reg[12].sh0  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out  ;
wire \u_colorgen_h_cnt__reg[2].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sh0  ;
wire \ii0537|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].mclk_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[1]_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ;
wire \u_colorgen_h_cnt__reg[8].sh0  ;
wire \u_sdram_to_RGB_dma_addr__reg[15].sh0  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sr_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[4]_net  ;
wire \ii0691|dx_net  ;
wire \ii0701|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_rc  ;
wire \ii0579|dx_net  ;
wire \ii0580|dx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[7]_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf_rc  ;
wire sbid1_0_0_c_skip4_in ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net  ;
wire \ii0468|dx_net  ;
wire \u_colorgen_h_cnt__reg[2].mclk_out  ;
wire \u_colorgen_h_cnt__reg[10]|qx_net  ;
wire \ii0743|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[0].sh0  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_rc  ;
wire \ii0632|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[28].sh0  ;
wire \ii0521|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net  ;
wire \u_colorgen_h_valid__reg|qx_net  ;
wire \ii0674|dx_net  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[15].lbuf_rc  ;
wire [1:0] \u_colorgen_h_cnt__reg[8].lbuf_rc  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0  ;
wire \ii0563|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[3].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net  ;
wire \ii0726|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sr_out  ;
wire \ii0615|dx_net  ;
wire \io_cell_display_sel_inst|id_q_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net  ;
wire \ii0504|dx_net  ;
wire \ii0494|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[25]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[9].sh0  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out  ;
wire [1:0] \u_sdram_to_RGB_addr_cnt__reg[7].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out  ;
wire \ii0657|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net  ;
wire sbid1_0_0_p8_out_b ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ;
wire \ii0546|dx_net  ;
wire [17:0] \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[10]_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[13]_net  ;
wire \u_colorgen_h_cnt__reg[1]|qx_net  ;
wire \ii0710|dx_net  ;
wire \ii0709|dx_net  ;
wire \ii0699|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net  ;
wire \ii0588|dx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[16]_net  ;
wire [1:0] \u_sdram_to_RGB_de_o__reg.lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_display_before_bmp__reg.lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_text__reg[9].sr_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ;
wire \ii0477|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[20]_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[19]_net  ;
wire \ii0752|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[30].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0  ;
wire \ii0641|dx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[23]_net  ;
wire \ii0530|dx_net  ;
wire \ii0529|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[6].sh0  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[26]_net  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net  ;
wire \ii0683|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf_rc  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[30]_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[29]_net  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ;
wire \ii0572|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[2].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out  ;
wire \ii0461|dx_net  ;
wire \u_colorgen_v_cnt__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sh0  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0  ;
wire \ii0735|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ;
wire \u_sdram_to_RGB_v_valid_r__reg[1].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0  ;
wire \u_sdram_to_RGB_dma_addr__reg[20].mclk_out  ;
wire \ii0624|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf_rc  ;
wire \ii0513|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out  ;
wire \ii0777|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out  ;
wire \ii0666|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sh0  ;
wire \u_sdram_to_RGB_addr_cnt__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out  ;
wire \ii0555|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[1].sr_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[20]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[19]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[7]|qx_net  ;
wire \ii0718|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sh0  ;
wire \u_sdram_to_RGB_dma_addr__reg[15].sr_out  ;
wire \u_colorgen_h_cnt__reg[8].sr_out  ;
wire \ii0607|dx_net  ;
wire \ii0597|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0  ;
wire \u_sdram_to_RGB_display_before_bmp__reg.sr_out  ;
wire \ii0486|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out  ;
wire \u_sdram_to_RGB_display_period_align__reg.sh0  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[12].sclk_out  ;
wire \u_pll_pll_u0|clkout0_net  ;
wire \u_colorgen_h_cnt__reg[5].sclk_out  ;
wire \ii0650|dx_net  ;
wire \ii0649|dx_net  ;
wire \u_sdram_to_RGB_text__reg[8]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net  ;
wire \ii0538|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net  ;
wire \ii0702|dx_net  ;
wire \ii0692|dx_net  ;
wire sbid1_0_1_c_skip8_in ;
wire \u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out  ;
wire \ii0581|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_addr_cnt__reg[10].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  ;
wire \ii0470|dx_net  ;
wire \ii0469|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net  ;
wire \ii0744|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sh0  ;
wire \ii0633|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_rc  ;
wire \ii0522|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_display_period_align__reg.lbuf_rc  ;
wire \u_colorgen_v_cnt__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[10].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[8].sh0  ;
wire \ii0675|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[13].sh0  ;
wire sbid1_0_0_c_skip8_in ;
wire \ii0564|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[27].sr_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out  ;
wire \u_colorgen_v_valid__reg|qx_net  ;
wire \ii0727|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net  ;
wire \rstn_final__reg|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out  ;
wire \ii0616|dx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_rc  ;
wire \u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[28].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out  ;
wire \ii0505|dx_net  ;
wire \ii0495|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[31].mclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[14]|qx_net  ;
wire \u_colorgen_h_cnt__reg[7]|qx_net  ;
wire sbid1_0_0_dx2_out ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net  ;
wire [17:0] \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1  ;
wire \u_sdram_to_RGB_dma_addr__reg[2]|qx_net  ;
wire \ii0658|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net  ;
wire \ii0547|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ;
wire [17:0] \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1  ;
wire \u_sdram_to_RGB_addr_cnt__reg[1].mclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[8].sclk_out  ;
wire [1:0] \u_sdram_to_RGB_v_valid_r__reg[1].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_rc  ;
wire \ii0758|co_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out  ;
wire \ii0711|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[3].sclk_out  ;
wire \ii0600|dx_net  ;
wire \ii0590|dx_net  ;
wire \ii0589|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net  ;
wire \ii0478|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ;
wire \ii0753|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  ;
wire \ii0642|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net  ;
wire \ii0531|dx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[23].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net  ;
wire \u_colorgen_v_cnt__reg[7].sr_out  ;
wire \ii0684|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out  ;
wire \ii0573|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[2].sh0  ;
wire \u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net  ;
wire \ii0736|dx_net  ;
wire [1:0] \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf_rc  ;
wire \u_sdram_to_RGB_addr_cnt__reg[5].sh0  ;
wire \ii0625|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ;
wire \u_sdram_to_RGB_addr_cnt__reg[8].sh0  ;
wire \u_sdram_to_RGB_addr_cnt__reg[7].sr_out  ;
wire \ii0514|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[26]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net  ;
wire \ii0778|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net  ;
wire \u_colorgen_v_cnt__reg[8].sh0  ;
wire \ii0667|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net  ;
wire \ii0556|dx_net  ;
wire \u_sdram_to_RGB_display_period_align__reg.sr_out  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sh0  ;
wire \u_colorgen_h_cnt__reg[2]|qx_net  ;
wire \ii0720|dx_net  ;
wire \ii0719|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net  ;
wire \ii0608|dx_net  ;
wire \ii0598|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net  ;
wire \ii0487|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out  ;
wire [1:0] \u_colorgen_v_cnt__reg[9].lbuf_rc  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out  ;
wire sbid1_0_0_r4_out_b ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out  ;
wire \ii0651|dx_net  ;
wire \ii0540|dx_net  ;
wire \ii0539|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sr_out  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0  ;
wire \ii0703|dx_net  ;
wire \ii0693|dx_net  ;
wire [1:0] \rstn_final__reg.lbuf_rc  ;
wire \ii0582|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ;
wire \ii0471|dx_net  ;
wire \u_colorgen_v_cnt__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sclk_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ;
wire \ii0745|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net  ;
wire \ii0634|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sh0  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sclk_out  ;
wire \u_colorgen_v_cnt__reg[7].sclk_out  ;
wire \ii0523|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net  ;
wire \ii0676|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ;
wire \ii0565|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[2].mclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[2].sr_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[21]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[8]|qx_net  ;
wire \ii0728|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ;
wire \u_colorgen_h_cnt__reg[9].sr_out  ;
wire \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net  ;
wire \ii0617|dx_net  ;
wire \ii0506|dx_net  ;
wire \ii0496|dx_net  ;
wire \u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net  ;
wire sbid1_0_1_c_in ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0  ;
wire \ii0660|dx_net  ;
wire \ii0659|dx_net  ;
wire \u_sdram_to_RGB_text__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out  ;
wire \ii0548|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net  ;
wire \ii0760|co_net  ;
wire \ii0759|co_net  ;
wire \ii0712|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out  ;
wire \ii0601|dx_net  ;
wire \ii0591|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out  ;
wire \ii0480|dx_net  ;
wire \ii0479|dx_net  ;
wire \u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sh0  ;
wire \ii0754|dx_net  ;
wire [1:0] \u_sdram_to_RGB_addr_cnt__reg[3].lbuf_rc  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[2]_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net  ;
wire \u_colorgen_h_cnt__reg[9].sh0  ;
wire \u_sdram_to_RGB_dma_addr__reg[12].mclk_out  ;
wire \u_colorgen_h_cnt__reg[5].mclk_out  ;
wire \ii0643|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf_rc  ;
wire \u_sdram_to_RGB_text__reg[9].sclk_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[5]_net  ;
wire \ii0532|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[20].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out  ;
wire \u_colorgen_v_cnt__reg[1]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf_rc  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[8]_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[23].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0  ;
wire \ii0685|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net  ;
wire \ii0574|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[1].sh0  ;
wire \ii0463|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[30].sh0  ;
wire \u_sdram_to_RGB_dma_addr__reg[28].sr_out  ;
wire \ii0737|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out  ;
wire \ii0626|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0  ;
wire \ii0515|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf_rc  ;
wire \u_sdram_to_RGB_dma_addr__reg[15]|qx_net  ;
wire \u_colorgen_h_cnt__reg[8]|qx_net  ;
wire \ii0780|dx_net  ;
wire \ii0779|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[3]|qx_net  ;
wire \ii0668|dx_net  ;
wire \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net  ;
wire \ii0557|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[7].sh0  ;
wire \ii0721|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_rc  ;
wire \ii0610|dx_net  ;
wire \ii0609|dx_net  ;
wire \ii0599|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net  ;
wire [17:0] \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf_rc  ;
wire \ii0488|dx_net  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[17].lbuf_rc  ;
wire \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net  ;
wire [17:0] \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[11]_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net  ;
wire \ii0652|dx_net  ;
wire \u_colorgen_v_cnt__reg[8].sclk_out  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[14]_net  ;
wire \ii0541|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[8].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[17]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ;
wire \u_colorgen_v_cnt__reg[8].sr_out  ;
wire \ii0704|dx_net  ;
wire \ii0694|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[3].mclk_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[21]_net  ;
wire \ii0583|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_rc  ;
wire \ii0472|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[24]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_display_before_bmp__reg.sh0  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ;
wire \ii0746|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[5].sclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf_rc  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[27]_net  ;
wire \ii0635|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[8].sr_out  ;
wire \ii0524|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[27]|qx_net  ;
wire \u_arm_u_soc|fp0_m_ahb_rdata[31]_net  ;
wire \io_cell_rstn_i_inst|id_q_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[23].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[23].sr_out  ;
wire \ii0677|dx_net  ;
wire sbid1_0_0_p4_in_b ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net  ;
wire \ii0566|dx_net  ;
wire \u_sdram_to_RGB_de_i_r__reg[0]|qx_net  ;
wire \ii0455|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ;
wire sbid1_0_0_c4_in ;
wire \ii0760|s_net  ;
wire \ii0759|s_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sh0  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[10]|qx_net  ;
wire \u_colorgen_h_cnt__reg[3]|qx_net  ;
wire \ii0730|dx_net  ;
wire \ii0729|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net  ;
wire \ii0618|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ;
wire \ii0507|dx_net  ;
wire \ii0497|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sh0  ;
wire \ii0761|s_net  ;
wire \ii0661|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[8].sr_out  ;
wire \u_arm_u_soc|fp0_m_ahb_resp_net  ;
wire \ii0549|dx_net  ;
wire \ii0550|dx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0  ;
wire \u_colorgen_h_cnt__reg[8].sclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[15].sclk_out  ;
wire sbid1_0_0_r4_in_b ;
wire \ii0761|co_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[10].sclk_out  ;
wire \ii0713|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out  ;
wire \ii0592|dx_net  ;
wire \ii0602|dx_net  ;
wire \ii0762|s_net  ;
wire \ii0481|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out  ;
wire sbid1_0_1_mux_alt_cin ;
wire \u_colorgen_v_cnt__reg[7]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[10].sr_out  ;
wire \ii0755|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sclk_out  ;
wire \ii0644|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sh0  ;
wire \ii0533|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net  ;
wire \ii0763|s_net  ;
wire \u_arm_u_soc|fp0_m_ahb_ready_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net  ;
wire \ii0686|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[7]|qx_net  ;
wire \ii0575|dx_net  ;
wire \ii0464|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[3].sr_out  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0  ;
wire \u_sdram_to_RGB_dma_start_xfer__reg.sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[22]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].mclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf_rc  ;
wire \ii0738|dx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[9]|qx_net  ;
wire \ii0764|s_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[17].sr_out  ;
wire \ii0627|dx_net  ;
wire \u_sdram_to_RGB_display_period_align__reg|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[10].mclk_out  ;
wire \rstn_final__reg.sh0  ;
wire \u_colorgen_v_cnt__reg[7].mclk_out  ;
wire \u_lvds_pll_u0|clkout1_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net  ;
wire \ii0516|dx_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf_rc  ;
wire \u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[27].lbuf_rc  ;
wire \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out  ;
wire \ii0781|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net  ;
wire \ii0669|dx_net  ;
wire \ii0670|dx_net  ;
wire \u_colorgen_v_cnt__reg[9].sclk_out  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net  ;
wire \ii0558|dx_net  ;
wire \u_sdram_to_RGB_v_valid_r__reg[0].sr_out  ;
wire \ii0765|s_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net  ;
wire [1:0] \u_sdram_to_RGB_v_valid_r__reg[0].lbuf_rc  ;
wire \ii0722|dx_net  ;
wire \u_arm_u_soc|spi0_sck_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf_rc  ;
wire \ii0611|dx_net  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out  ;
wire \u_sdram_to_RGB_dma_start_xfer__reg.sr_out  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net  ;
wire \ii0489|dx_net  ;
wire \ii0490|dx_net  ;
wire \ii0500|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net  ;
wire [17:0] \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1  ;
wire \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  ;
wire \ii0653|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sr_out  ;
wire \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out  ;
wire \ii0542|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net  ;
wire \u_colorgen_v_cnt__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_rc  ;
wire [1:0] \u_sdram_to_RGB_dma_addr__reg[31].lbuf_rc  ;
wire \ii0695|dx_net  ;
wire \ii0705|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net  ;
wire \ii0584|dx_net  ;
wire \u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net  ;
wire \ii0473|dx_net  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[30].sr_out  ;
wire \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net  ;
wire \ii0747|dx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net  ;
wire \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net  ;
wire [1:0] \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf_rc  ;
wire \ii0636|dx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out  ;
wire \ii0525|dx_net  ;
wire \u_sdram_to_RGB_text__reg[9].mclk_out  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[16]|qx_net  ;
wire \u_colorgen_h_cnt__reg[9]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0  ;
wire \u_arm_dll_u0|clkout0_net  ;
wire \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net  ;
wire \u_sdram_to_RGB_dma_addr__reg[4]|qx_net  ;
wire \u_sdram_to_RGB_addr_cnt__reg[3].sh0  ;
wire \ii0678|dx_net  ;
wire \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out  ;
wire \u_sdram_to_RGB_dma_addr__reg[12].sr_out  ;
wire \u_colorgen_h_cnt__reg[5].sr_out  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net  ;
wire \ii0567|dx_net  ;
wire \u_colorgen_h_cnt__reg[9].sclk_out  ;
wire \ii0456|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sr_out  ;
wire \u_sdram_to_RGB_de_o__reg.sr_out  ;
wire \ii0731|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ;
wire [1:0] \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf_rc  ;
wire \u_arm_u_soc|gpio_0_out_o[0]_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].mclk_out  ;
wire \u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out  ;
wire \ii0620|dx_net  ;
wire \ii0619|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net  ;
wire \ii0508|dx_net  ;
wire \ii0498|dx_net  ;
wire \u_colorgen_v_cnt__reg[9].sh0  ;
wire [1:0] \u_sdram_to_RGB_text__reg[9].lbuf_rc  ;
wire \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ;
wire \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out  ;
wire \ii0662|dx_net  ;
wire \u_sdram_to_RGB_display_period_align__reg.sclk_out  ;
wire [1:0] \u_colorgen_v_cnt__reg[8].lbuf_rc  ;
wire \ii0551|dx_net  ;
wire \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net  ;
wire \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  ;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out  ),
	. di ( \ii0552|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[1]  (
	. a_sr ( \u_colorgen_h_cnt__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[1] .preset = 0;
CONST  C35R14_ble0_const (
	. out ( )
);
 defparam C35R14_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ),
	. di ( \ii0580|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_bmp_fig_cnt__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out  ),
	. di ( \ii0525|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out  ),
	. shift ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out  ),
	. di ( \ii0567|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[5] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0603|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc166 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc167 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[15].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc168 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out  ),
	. di ( \ii0554|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[5] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ),
	. di ( \ii0581|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[3] .preset = 0;
CONST  C29R14_ble0_const (
	. out ( )
);
 defparam C29R14_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_bmp_fig_cnt__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out  ),
	. di ( \ii0527|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out  ),
	. shift ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3] .preset = 0;
REGS  u_sdram_to_RGB_dma_start_xfer__reg (
	. a_sr ( \u_sdram_to_RGB_dma_start_xfer__reg.sr_out  ),
	. di ( \u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_start_xfer__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_start_xfer__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_start_xfer__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_dma_start_xfer__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_dma_start_xfer__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_dma_start_xfer__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_dma_start_xfer__reg.preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out  ),
	. di ( \ii0568|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6] .preset = 0;
REGS  u_colorgen_h_valid__reg (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out  ),
	. di ( \ii0480|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_valid__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_colorgen_h_valid__reg.use_reg_fdbk = "false";
 defparam u_colorgen_h_valid__reg.shift_direct = "up";
 defparam u_colorgen_h_valid__reg.ignore_shift = "true";
 defparam u_colorgen_h_valid__reg.preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out  ),
	. di ( \ii0555|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ),
	. di ( \ii0582|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[4] .preset = 0;
CONST  C29R15_ble1_const (
	. out ( )
);
 defparam C29R15_ble1_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out  ),
	. di ( \ii0570|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[7] .preset = 0;
LBUF  \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc169 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf .is_en_used = "false";
CONST  C35R15_ble0_const (
	. out ( )
);
 defparam C35R15_ble0_const.sel = 0;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out  ),
	. di ( \ii0557|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ),
	. di ( \ii0583|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[5] .preset = 0;
LBUF  \u_sdram_to_RGB_v_valid_r__reg[1].lbuf  (
	. a_sr ( \u_sdram_to_RGB_v_valid_r__reg[1].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_v_valid_r__reg[1].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_v_valid_r__reg[1].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_v_valid_r__reg[1].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_v_valid_r__reg[1].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc170 ,
		/* sh [0] */ \u_sdram_to_RGB_v_valid_r__reg[1].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out  ),
	. di ( \ii0571|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8] .preset = 0;
LBUF  \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc171 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[13].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf .is_en_used = "false";
CONST  C35R16_ble1_const (
	. out ( )
);
 defparam C35R16_ble1_const.sel = 0;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out  ),
	. di ( \ii0558|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_rd__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[5] .preset = 0;
CONST  C29R15_ble0_const (
	. out ( )
);
 defparam C29R15_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ),
	. di ( \ii0584|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out  ),
	. di ( \ii0560|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9] .preset = 0;
LBUF  \u_sdram_to_RGB_v_valid_r__reg[0].lbuf  (
	. a_sr ( \u_sdram_to_RGB_v_valid_r__reg[0].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_v_valid_r__reg[0].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_v_valid_r__reg[0].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_v_valid_r__reg[0].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_v_valid_r__reg[0].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc172 ,
		/* sh [0] */ \u_sdram_to_RGB_v_valid_r__reg[0].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ),
	. di ( \ii0585|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[7] .preset = 0;
M7S_IO_PCISG  dedicated_io_cell_u318_inst (
	. PAD ( ),
	. clk ( ),
	. clk_en ( ),
	. id ( ),
	. od ( ),
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
 defparam dedicated_io_cell_u318_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u318_inst.ns_lv_fastestn = 0;
 defparam dedicated_io_cell_u318_inst.ns_lv_cfg = 0;
 defparam dedicated_io_cell_u318_inst.cfg_oen_rstn_en = 0;
 defparam dedicated_io_cell_u318_inst.cfg_fclk_en = 0;
 defparam dedicated_io_cell_u318_inst.cfg_fclk_gate_sel = 0;
 defparam dedicated_io_cell_u318_inst.in_del = 0;
 defparam dedicated_io_cell_u318_inst.cfg_fclk_inv = 0;
 defparam dedicated_io_cell_u318_inst.vpci_en = 0;
 defparam dedicated_io_cell_u318_inst.out_del = 0;
 defparam dedicated_io_cell_u318_inst.cfg_oen_setn_en = 0;
 defparam dedicated_io_cell_u318_inst.cfg_oen_sel = 0;
 defparam dedicated_io_cell_u318_inst.cfg_id_rstn_en = 0;
 defparam dedicated_io_cell_u318_inst.cfg_setn_inv = 0;
 defparam dedicated_io_cell_u318_inst.cfg_oen_inv = 0;
 defparam dedicated_io_cell_u318_inst.rx_dig_en_cfg = 1;
 defparam dedicated_io_cell_u318_inst.cfg_id_sel = 0;
 defparam dedicated_io_cell_u318_inst.cfg_id_setn_en = 0;
 defparam dedicated_io_cell_u318_inst.cfg_userio_en = 0;
 defparam dedicated_io_cell_u318_inst.cfg_rstn_inv = 0;
 defparam dedicated_io_cell_u318_inst.cfg_od_rstn_en = 0;
 defparam dedicated_io_cell_u318_inst.optional_function = "UART2_RXD_I";
 defparam dedicated_io_cell_u318_inst.ndr_cfg = 0;
 defparam dedicated_io_cell_u318_inst.keep_cfg = 0;
 defparam dedicated_io_cell_u318_inst.pdr_cfg = 0;
 defparam dedicated_io_cell_u318_inst.cfg_od_setn_en = 0;
 defparam dedicated_io_cell_u318_inst.cfg_od_sel = 0;
 defparam dedicated_io_cell_u318_inst.cfg_od_inv = 0;
CONST  C35R16_ble0_const (
	. out ( )
);
 defparam C35R16_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[7] .preset = 0;
CONST  C35R18_ble3_const (
	. out ( )
);
 defparam C35R18_ble3_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[8].sr_out  ),
	. di ( \ii0586|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[8].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_r__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8] .preset = 0;
CONST  C29R16_ble0_const (
	. out ( )
);
 defparam C29R16_ble0_const.sel = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out  ),
	. di ( \ii0720|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[8] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ),
	. di ( \ii0587|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[9] .preset = 0;
LBUF  \rstn_final__reg.lbuf  (
	. a_sr ( \rstn_final__reg.sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \rstn_final__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \rstn_final__reg.lbuf_rc [1],
		/* rc [0] */ \rstn_final__reg.lbuf_rc [0]
	} ),
	. sclk ( \rstn_final__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc173 ,
		/* sh [0] */ \rstn_final__reg.sh0 
	} ),
	. sr ( \ii0458|dx_net  )
);
 defparam \rstn_final__reg.lbuf .is_le_has_clk = "true";
 defparam \rstn_final__reg.lbuf .le_sync_mode = "false";
 defparam \rstn_final__reg.lbuf .is_le_en_not_inv = "true";
 defparam \rstn_final__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \rstn_final__reg.lbuf .is_le_sr_inv = "true";
 defparam \rstn_final__reg.lbuf .le_lat_mode = "false";
 defparam \rstn_final__reg.lbuf .le_sh0_always_en = "false";
 defparam \rstn_final__reg.lbuf .le_sh1_always_en = "false";
 defparam \rstn_final__reg.lbuf .is_le_clk_inv = "false";
 defparam \rstn_final__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \rstn_final__reg.lbuf .is_en_used = "false";
CONST  C29R18_ble3_const (
	. out ( )
);
 defparam C29R18_ble3_const.sel = 1;
M7S_IO_LVDS  io_cell_spi_sck_inst (
	. PAD0 ( spi_mosi ),
	. PAD1 ( spi_sck ),
	. align_rstn ( ),
	. alignwd ( ),
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. io_reg_clk ( ),
	. od_d_0 ( {
		/* od_d_0 [3] (nc) */ nc174 ,
		/* od_d_0 [2] (nc) */ nc175 ,
		/* od_d_0 [1] (nc) */ nc176 ,
		/* od_d_0 [0] */ \u_arm_u_soc|spi0_mosi_net 
	} ),
	. od_d_1 ( {
		/* od_d_1 [3] (nc) */ nc177 ,
		/* od_d_1 [2] (nc) */ nc178 ,
		/* od_d_1 [1] (nc) */ nc179 ,
		/* od_d_1 [0] */ \u_arm_u_soc|spi0_sck_net 
	} ),
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam io_cell_spi_sck_inst.cfg_userio_en_1 = 1;
 defparam io_cell_spi_sck_inst.cfg_eclk90_gate_sel_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_sclk_out_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_eclk90_gate_sel_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_sclk_out_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_sclk_gate_sel_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_sclk_gate_sel_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_oen_setn_en_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_setn_inv_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_oen_setn_en_1 = 0;
 defparam io_cell_spi_sck_inst.lvds_tx_en_cfg = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_txd3_inv_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_setn_inv_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_txd3_inv_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_id_sel_0 = 1'b0;
 defparam io_cell_spi_sck_inst.td_cfg = 4'h0;
 defparam io_cell_spi_sck_inst.cfg_id_sel_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_eclk90_en_0 = 1'b0;
 defparam io_cell_spi_sck_inst.term_diff_en_cfg = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_eclk90_en_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_gear_mode7 = 1;
 defparam io_cell_spi_sck_inst.cfg_rstn_inv_0 = 0;
 defparam io_cell_spi_sck_inst.ndr_cfg_0 = 8;
 defparam io_cell_spi_sck_inst.cfg_rstn_inv_1 = 0;
 defparam io_cell_spi_sck_inst.ndr_cfg_1 = 8;
 defparam io_cell_spi_sck_inst.pdr_cfg_0 = 8;
 defparam io_cell_spi_sck_inst.cfg_od_setn_en_0 = 0;
 defparam io_cell_spi_sck_inst.pdr_cfg_1 = 8;
 defparam io_cell_spi_sck_inst.cfg_gear_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_od_setn_en_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_gear_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_eclk_en_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_eclk_en_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_eclk_gate_sel_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_fclk_en_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_eclk_gate_sel_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_fclk_en_1 = 0;
 defparam io_cell_spi_sck_inst.in_del_0 = 0;
 defparam io_cell_spi_sck_inst.out_del_0 = 0;
 defparam io_cell_spi_sck_inst.in_del_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_id_rstn_en_0 = 0;
 defparam io_cell_spi_sck_inst.out_del_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_txd2_inv_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_id_rstn_en_1 = 0;
 defparam io_cell_spi_sck_inst.rx_dig_en_cfg_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_txd2_inv_1 = 1'b0;
 defparam io_cell_spi_sck_inst.rx_dig_en_cfg_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_nc = 4'h0;
 defparam io_cell_spi_sck_inst.keep_cfg_0 = 2'h0;
 defparam io_cell_spi_sck_inst.cfg_slave_en_0 = 1'b0;
 defparam io_cell_spi_sck_inst.keep_cfg_1 = 2'h0;
 defparam io_cell_spi_sck_inst.cfg_slave_en_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_od_sel_0 = 2;
 defparam io_cell_spi_sck_inst.cfg_od_sel_1 = 2;
 defparam io_cell_spi_sck_inst.cfg_sclk_en_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_sclk_en_1 = 1'b0;
 defparam io_cell_spi_sck_inst.ns_lv_fastestn_0 = 1'b0;
 defparam io_cell_spi_sck_inst.ns_lv_cfg_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_oen_rstn_en_0 = 0;
 defparam io_cell_spi_sck_inst.ns_lv_fastestn_1 = 1'b0;
 defparam io_cell_spi_sck_inst.ns_lv_cfg_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_oen_rstn_en_1 = 0;
 defparam io_cell_spi_sck_inst.optional_function = "";
 defparam io_cell_spi_sck_inst.cfg_txd1_inv_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_txd1_inv_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_sclk_inv_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_sclk_inv_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_od_rstn_en_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_od_rstn_en_1 = 0;
 defparam io_cell_spi_sck_inst.rx_lvds_en_cfg = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_clkout_sel_0 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_d_en_0 = 1;
 defparam io_cell_spi_sck_inst.cfg_clkout_sel_1 = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_d_en_1 = 1;
 defparam io_cell_spi_sck_inst.cfg_algn_rsn_sel = 1'b0;
 defparam io_cell_spi_sck_inst.cfg_gear_mode48 = 1'b0;
 defparam io_cell_spi_sck_inst.cml_tx_en_cfg = 1'b0;
 defparam io_cell_spi_sck_inst.ldr_cfg = 4'h0;
 defparam io_cell_spi_sck_inst.cfg_txd0_inv_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_txd0_inv_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_oen_sel_0 = 1;
 defparam io_cell_spi_sck_inst.cfg_oen_inv_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_oen_sel_1 = 1;
 defparam io_cell_spi_sck_inst.cfg_oen_inv_1 = 0;
 defparam io_cell_spi_sck_inst.cfg_id_setn_en_0 = 0;
 defparam io_cell_spi_sck_inst.cfg_userio_en_0 = 1;
 defparam io_cell_spi_sck_inst.cfg_id_setn_en_1 = 0;
LBUF  \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[8].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc180 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[8].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out  ),
	. di ( \ii0721|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9] .preset = 0;
CONST  C35R17_ble0_const (
	. out ( )
);
 defparam C35R17_ble0_const.sel = 1;
LBUF  \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_de_i_start_pulse__reg.sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_de_i_start_pulse__reg.sh0 ,
		/* sh [0] (nc) */ nc181 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_i_start_pulse__reg.lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0 ,
		/* sh [0] (nc) */ nc182 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc183 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[10].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out  ),
	. di ( \ii0723|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] .preset = 0;
CONST  C29R18_ble2_const (
	. out ( )
);
 defparam C29R18_ble2_const.sel = 1;
CONST  C35R18_ble1_const (
	. out ( )
);
 defparam C35R18_ble1_const.sel = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out  ),
	. di ( \ii0725|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] .preset = 0;
GND  GND_0_inst (
	. Y ( \GND_0_inst|Y_net  )
);
LBUF  \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_emb_addr_rd__reg[9].sh0 ,
		/* sh [0] (nc) */ nc184 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sh0 ,
		/* sh [0] (nc) */ nc185 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf .is_en_used = "false";
VCC  VCC_0_inst (
	. Y ( \VCC_0_inst|Y_net  )
);
CONST  C39R10_ble0_const (
	. out ( )
);
 defparam C39R10_ble0_const.sel = 1;
M7S_IO_DDR  dedicated_io_cell_u275_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u275_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u275_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u275_inst.seri_ref = 0;
 defparam dedicated_io_cell_u275_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u275_inst.vref_sel = 0;
 defparam dedicated_io_cell_u275_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u275_inst.para_ref = 0;
 defparam dedicated_io_cell_u275_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u275_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u275_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u275_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u275_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u275_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u275_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u275_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u275_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u275_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u275_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u275_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u275_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u275_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u275_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u275_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u275_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u275_inst.vref_en = 0;
 defparam dedicated_io_cell_u275_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u275_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u275_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u275_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u275_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u275_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u275_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u275_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u275_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u275_inst.manual_en = 0;
 defparam dedicated_io_cell_u275_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u275_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u275_inst.optional_function = "ODT,CSN";
 defparam dedicated_io_cell_u275_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u275_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u275_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u275_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u275_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u275_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u275_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out  ),
	. di ( \ii0726|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] .preset = 0;
CFG_CARRY_SKIP_IN  sbid1_0_1_csi_logic (
	. c4_in ( \ii0761|co_net  ),
	. c_in ( sbid1_0_1_c_in ),
	. c_skip4_in ( sbid1_0_0_c_in ),
	. c_skip8_in ( sbid1_0_1_c_skip8_in ),
	. mux_alt_cin ( sbid1_0_1_mux_alt_cin ),
	. p4_in_b ( sbid1_0_0_p4_out_b ),
	. p8_in_b ( sbid1_0_0_p8_out_b ),
	. r4_in_b ( sbid1_0_0_r4_out_b )
);
 defparam sbid1_0_1_csi_logic.le_skip_en = "true";
 defparam sbid1_0_1_csi_logic.is_le_cin_inv = "false";
 defparam sbid1_0_1_csi_logic.is_le_cin_below = "true";
LBUF  \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc186 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf .is_en_used = "false";
CONST  C29R19_ble2_const (
	. out ( )
);
 defparam C29R19_ble2_const.sel = 1;
LBUF  \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc187 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_addr_rd__reg[8].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ),
	. di ( \ii0727|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ),
	. di ( \ii0728|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] .preset = 0;
CARRY_SKIP_OUT  sbid1_0_0_cso_logic (
	. p0b ( sbid1_0_0_dx0_out ),
	. p1b ( sbid1_0_0_dx1_out ),
	. p2b ( sbid1_0_0_dx2_out ),
	. p3b ( sbid1_0_0_dx3_out ),
	. p4_in_b ( sbid1_0_0_p4_in_b ),
	. p4_out_b ( sbid1_0_0_p4_out_b ),
	. p8_out_b ( sbid1_0_0_p8_out_b ),
	. r4_out_b ( sbid1_0_0_r4_out_b )
);
 defparam sbid1_0_0_cso_logic.le_skip_en = "false";
 defparam sbid1_0_0_cso_logic.is_le_cin_below = "false";
CONST  C39R11_ble0_const (
	. out ( )
);
 defparam C39R11_ble0_const.sel = 1;
LBUF  \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc188 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_addr_rd__reg[7].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ),
	. di ( \ii0729|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u255_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u255_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u255_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u255_inst.seri_ref = 0;
 defparam dedicated_io_cell_u255_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u255_inst.vref_sel = 0;
 defparam dedicated_io_cell_u255_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u255_inst.para_ref = 0;
 defparam dedicated_io_cell_u255_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u255_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u255_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u255_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u255_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u255_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u255_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u255_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u255_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u255_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u255_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u255_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u255_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u255_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u255_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u255_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u255_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u255_inst.vref_en = 0;
 defparam dedicated_io_cell_u255_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u255_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u255_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u255_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u255_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u255_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u255_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u255_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u255_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u255_inst.manual_en = 0;
 defparam dedicated_io_cell_u255_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u255_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u255_inst.optional_function = "RASN,CASN";
 defparam dedicated_io_cell_u255_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u255_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u255_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u255_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u255_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u255_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u255_inst.cfg_id_setn_en_1 = 0;
CONST  C39R12_ble1_const (
	. out ( )
);
 defparam C39R12_ble1_const.sel = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ),
	. di ( \ii0730|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] .preset = 0;
CONST  C29R19_ble0_const (
	. out ( )
);
 defparam C29R19_ble0_const.sel = 1;
M7S_IO_DDR  dedicated_io_cell_u245_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u245_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u245_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u245_inst.seri_ref = 0;
 defparam dedicated_io_cell_u245_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u245_inst.vref_sel = 0;
 defparam dedicated_io_cell_u245_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u245_inst.para_ref = 0;
 defparam dedicated_io_cell_u245_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u245_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u245_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u245_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u245_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u245_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u245_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u245_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u245_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u245_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u245_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u245_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u245_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u245_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u245_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u245_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u245_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u245_inst.vref_en = 0;
 defparam dedicated_io_cell_u245_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u245_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u245_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u245_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u245_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u245_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u245_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u245_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u245_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u245_inst.manual_en = 0;
 defparam dedicated_io_cell_u245_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u245_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u245_inst.optional_function = "A8,A11";
 defparam dedicated_io_cell_u245_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u245_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u245_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u245_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u245_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u245_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u245_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ),
	. di ( \ii0731|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] .preset = 0;
CONST  C45R13_ble1_const (
	. out ( )
);
 defparam C45R13_ble1_const.sel = 0;
CONST  C39R12_ble0_const (
	. out ( )
);
 defparam C39R12_ble0_const.sel = 0;
LBUF  \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf  (
	. a_sr ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0523|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0 ,
		/* sh [0] (nc) */ nc189 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_dma_start_xfer__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_start_xfer__reg.sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_start_xfer__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_start_xfer__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_start_xfer__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_start_xfer__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc190 ,
		/* sh [0] */ \u_sdram_to_RGB_dma_start_xfer__reg.sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_start_xfer__reg.lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out  ),
	. di ( \ii0732|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] .preset = 0;
M7S_EMB18K  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new (
	. c1r1_aa ( {
		/* c1r1_aa [11] */ \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net ,
		/* c1r1_aa [10] */ \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net ,
		/* c1r1_aa [9] */ \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net ,
		/* c1r1_aa [8] */ \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net ,
		/* c1r1_aa [7] */ \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net ,
		/* c1r1_aa [6] */ \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net ,
		/* c1r1_aa [5] */ \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net ,
		/* c1r1_aa [4] */ \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net ,
		/* c1r1_aa [3] */ \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net ,
		/* c1r1_aa [2] */ \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net ,
		/* c1r1_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_ab ( {
		/* c1r1_ab [11] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net ,
		/* c1r1_ab [10] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net ,
		/* c1r1_ab [9] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net ,
		/* c1r1_ab [8] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net ,
		/* c1r1_ab [7] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net ,
		/* c1r1_ab [6] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net ,
		/* c1r1_ab [5] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net ,
		/* c1r1_ab [4] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net ,
		/* c1r1_ab [3] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net ,
		/* c1r1_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_cea ( \ii0455|dx_net  ),
	. c1r1_ceb ( \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net  ),
	. c1r1_clka ( \u_lvds_pll_u0|clkout0_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|clkout1_net  ),
	. c1r1_da ( {
		/* c1r1_da [17] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [17],
		/* c1r1_da [16] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [16],
		/* c1r1_da [15] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [15],
		/* c1r1_da [14] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [14],
		/* c1r1_da [13] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [13],
		/* c1r1_da [12] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [12],
		/* c1r1_da [11] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [11],
		/* c1r1_da [10] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [10],
		/* c1r1_da [9] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [9],
		/* c1r1_da [8] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [8],
		/* c1r1_da [7] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [7],
		/* c1r1_da [6] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [6],
		/* c1r1_da [5] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [5],
		/* c1r1_da [4] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [4],
		/* c1r1_da [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [3],
		/* c1r1_da [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [2],
		/* c1r1_da [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [1],
		/* c1r1_da [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [0]
	} ),
	. c1r1_db ( {
		/* c1r1_db [17] */ \GND_0_inst|Y_net ,
		/* c1r1_db [16] */ \GND_0_inst|Y_net ,
		/* c1r1_db [15] */ \u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net ,
		/* c1r1_db [14] */ \u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net ,
		/* c1r1_db [13] */ \u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net ,
		/* c1r1_db [12] */ \u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net ,
		/* c1r1_db [11] */ \u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net ,
		/* c1r1_db [10] */ \u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net ,
		/* c1r1_db [9] */ \u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net ,
		/* c1r1_db [8] */ \u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net ,
		/* c1r1_db [7] */ \u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net ,
		/* c1r1_db [6] */ \u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net ,
		/* c1r1_db [5] */ \u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net ,
		/* c1r1_db [4] */ \u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net ,
		/* c1r1_db [3] */ \u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net ,
		/* c1r1_db [2] */ \u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net ,
		/* c1r1_db [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net ,
		/* c1r1_db [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net 
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc191 ,
		/* c1r1_q [16] (nc) */ nc192 ,
		/* c1r1_q [15] (nc) */ nc193 ,
		/* c1r1_q [14] (nc) */ nc194 ,
		/* c1r1_q [13] (nc) */ nc195 ,
		/* c1r1_q [12] (nc) */ nc196 ,
		/* c1r1_q [11] (nc) */ nc197 ,
		/* c1r1_q [10] (nc) */ nc198 ,
		/* c1r1_q [9] (nc) */ nc199 ,
		/* c1r1_q [8] (nc) */ nc200 ,
		/* c1r1_q [7] (nc) */ nc201 ,
		/* c1r1_q [6] (nc) */ nc202 ,
		/* c1r1_q [5] (nc) */ nc203 ,
		/* c1r1_q [4] (nc) */ nc204 ,
		/* c1r1_q [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net ,
		/* c1r1_q [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net ,
		/* c1r1_q [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net ,
		/* c1r1_q [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net 
	} ),
	. c1r1_rstna ( \VCC_0_inst|Y_net  ),
	. c1r1_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r1_wea ( \GND_0_inst|Y_net  ),
	. c1r1_web ( \VCC_0_inst|Y_net  ),
	. c1r2_aa ( {
		/* c1r2_aa [11] */ \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net ,
		/* c1r2_aa [10] */ \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net ,
		/* c1r2_aa [9] */ \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net ,
		/* c1r2_aa [8] */ \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net ,
		/* c1r2_aa [7] */ \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net ,
		/* c1r2_aa [6] */ \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net ,
		/* c1r2_aa [5] */ \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net ,
		/* c1r2_aa [4] */ \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net ,
		/* c1r2_aa [3] */ \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net ,
		/* c1r2_aa [2] */ \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net ,
		/* c1r2_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_ab ( {
		/* c1r2_ab [11] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net ,
		/* c1r2_ab [10] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net ,
		/* c1r2_ab [9] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net ,
		/* c1r2_ab [8] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net ,
		/* c1r2_ab [7] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net ,
		/* c1r2_ab [6] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net ,
		/* c1r2_ab [5] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net ,
		/* c1r2_ab [4] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net ,
		/* c1r2_ab [3] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net ,
		/* c1r2_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_cea ( \ii0456|dx_net  ),
	. c1r2_ceb ( \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net  ),
	. c1r2_clka ( \u_lvds_pll_u0|clkout0_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|clkout1_net  ),
	. c1r2_da ( {
		/* c1r2_da [17] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [17],
		/* c1r2_da [16] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [16],
		/* c1r2_da [15] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [15],
		/* c1r2_da [14] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [14],
		/* c1r2_da [13] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [13],
		/* c1r2_da [12] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [12],
		/* c1r2_da [11] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [11],
		/* c1r2_da [10] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [10],
		/* c1r2_da [9] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [9],
		/* c1r2_da [8] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [8],
		/* c1r2_da [7] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [7],
		/* c1r2_da [6] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [6],
		/* c1r2_da [5] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [5],
		/* c1r2_da [4] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [4],
		/* c1r2_da [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [3],
		/* c1r2_da [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [2],
		/* c1r2_da [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [1],
		/* c1r2_da [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [0]
	} ),
	. c1r2_db ( {
		/* c1r2_db [17] */ \GND_0_inst|Y_net ,
		/* c1r2_db [16] */ \GND_0_inst|Y_net ,
		/* c1r2_db [15] */ \u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net ,
		/* c1r2_db [14] */ \u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net ,
		/* c1r2_db [13] */ \u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net ,
		/* c1r2_db [12] */ \u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net ,
		/* c1r2_db [11] */ \u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net ,
		/* c1r2_db [10] */ \u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net ,
		/* c1r2_db [9] */ \u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net ,
		/* c1r2_db [8] */ \u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net ,
		/* c1r2_db [7] */ \u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net ,
		/* c1r2_db [6] */ \u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net ,
		/* c1r2_db [5] */ \u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net ,
		/* c1r2_db [4] */ \u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net ,
		/* c1r2_db [3] */ \u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net ,
		/* c1r2_db [2] */ \u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net ,
		/* c1r2_db [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net ,
		/* c1r2_db [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net 
	} ),
	. c1r2_q ( {
		/* c1r2_q [17] (nc) */ nc205 ,
		/* c1r2_q [16] (nc) */ nc206 ,
		/* c1r2_q [15] (nc) */ nc207 ,
		/* c1r2_q [14] (nc) */ nc208 ,
		/* c1r2_q [13] (nc) */ nc209 ,
		/* c1r2_q [12] (nc) */ nc210 ,
		/* c1r2_q [11] (nc) */ nc211 ,
		/* c1r2_q [10] (nc) */ nc212 ,
		/* c1r2_q [9] (nc) */ nc213 ,
		/* c1r2_q [8] (nc) */ nc214 ,
		/* c1r2_q [7] (nc) */ nc215 ,
		/* c1r2_q [6] (nc) */ nc216 ,
		/* c1r2_q [5] (nc) */ nc217 ,
		/* c1r2_q [4] (nc) */ nc218 ,
		/* c1r2_q [3] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net ,
		/* c1r2_q [2] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net ,
		/* c1r2_q [1] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net ,
		/* c1r2_q [0] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net 
	} ),
	. c1r2_rstna ( \VCC_0_inst|Y_net  ),
	. c1r2_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( \GND_0_inst|Y_net  ),
	. c1r2_web ( \VCC_0_inst|Y_net  ),
	. c1r3_aa ( {
		/* c1r3_aa [11] */ \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net ,
		/* c1r3_aa [10] */ \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net ,
		/* c1r3_aa [9] */ \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net ,
		/* c1r3_aa [8] */ \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net ,
		/* c1r3_aa [7] */ \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net ,
		/* c1r3_aa [6] */ \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net ,
		/* c1r3_aa [5] */ \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net ,
		/* c1r3_aa [4] */ \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net ,
		/* c1r3_aa [3] */ \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net ,
		/* c1r3_aa [2] */ \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net ,
		/* c1r3_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_ab ( {
		/* c1r3_ab [11] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net ,
		/* c1r3_ab [10] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net ,
		/* c1r3_ab [9] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net ,
		/* c1r3_ab [8] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net ,
		/* c1r3_ab [7] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net ,
		/* c1r3_ab [6] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net ,
		/* c1r3_ab [5] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net ,
		/* c1r3_ab [4] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net ,
		/* c1r3_ab [3] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net ,
		/* c1r3_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_cea ( \ii0456|dx_net  ),
	. c1r3_ceb ( \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net  ),
	. c1r3_clka ( \u_lvds_pll_u0|clkout0_net  ),
	. c1r3_clkb ( \u_pll_pll_u0|clkout1_net  ),
	. c1r3_da ( {
		/* c1r3_da [17] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [17],
		/* c1r3_da [16] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [16],
		/* c1r3_da [15] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [15],
		/* c1r3_da [14] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [14],
		/* c1r3_da [13] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [13],
		/* c1r3_da [12] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [12],
		/* c1r3_da [11] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [11],
		/* c1r3_da [10] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [10],
		/* c1r3_da [9] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [9],
		/* c1r3_da [8] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [8],
		/* c1r3_da [7] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [7],
		/* c1r3_da [6] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [6],
		/* c1r3_da [5] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [5],
		/* c1r3_da [4] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [4],
		/* c1r3_da [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [3],
		/* c1r3_da [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [2],
		/* c1r3_da [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [1],
		/* c1r3_da [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [0]
	} ),
	. c1r3_db ( {
		/* c1r3_db [17] */ \GND_0_inst|Y_net ,
		/* c1r3_db [16] */ \GND_0_inst|Y_net ,
		/* c1r3_db [15] */ \u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net ,
		/* c1r3_db [14] */ \u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net ,
		/* c1r3_db [13] */ \u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net ,
		/* c1r3_db [12] */ \u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net ,
		/* c1r3_db [11] */ \u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net ,
		/* c1r3_db [10] */ \u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net ,
		/* c1r3_db [9] */ \u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net ,
		/* c1r3_db [8] */ \u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net ,
		/* c1r3_db [7] */ \u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net ,
		/* c1r3_db [6] */ \u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net ,
		/* c1r3_db [5] */ \u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net ,
		/* c1r3_db [4] */ \u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net ,
		/* c1r3_db [3] */ \u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net ,
		/* c1r3_db [2] */ \u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net ,
		/* c1r3_db [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net ,
		/* c1r3_db [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net 
	} ),
	. c1r3_q ( {
		/* c1r3_q [17] (nc) */ nc219 ,
		/* c1r3_q [16] (nc) */ nc220 ,
		/* c1r3_q [15] (nc) */ nc221 ,
		/* c1r3_q [14] (nc) */ nc222 ,
		/* c1r3_q [13] (nc) */ nc223 ,
		/* c1r3_q [12] (nc) */ nc224 ,
		/* c1r3_q [11] (nc) */ nc225 ,
		/* c1r3_q [10] (nc) */ nc226 ,
		/* c1r3_q [9] (nc) */ nc227 ,
		/* c1r3_q [8] (nc) */ nc228 ,
		/* c1r3_q [7] (nc) */ nc229 ,
		/* c1r3_q [6] (nc) */ nc230 ,
		/* c1r3_q [5] (nc) */ nc231 ,
		/* c1r3_q [4] (nc) */ nc232 ,
		/* c1r3_q [3] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net ,
		/* c1r3_q [2] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net ,
		/* c1r3_q [1] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net ,
		/* c1r3_q [0] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net 
	} ),
	. c1r3_rstna ( \VCC_0_inst|Y_net  ),
	. c1r3_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r3_wea ( \GND_0_inst|Y_net  ),
	. c1r3_web ( \VCC_0_inst|Y_net  ),
	. c1r4_aa ( {
		/* c1r4_aa [11] */ \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net ,
		/* c1r4_aa [10] */ \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net ,
		/* c1r4_aa [9] */ \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net ,
		/* c1r4_aa [8] */ \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net ,
		/* c1r4_aa [7] */ \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net ,
		/* c1r4_aa [6] */ \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net ,
		/* c1r4_aa [5] */ \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net ,
		/* c1r4_aa [4] */ \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net ,
		/* c1r4_aa [3] */ \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net ,
		/* c1r4_aa [2] */ \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net ,
		/* c1r4_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_ab ( {
		/* c1r4_ab [11] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net ,
		/* c1r4_ab [10] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net ,
		/* c1r4_ab [9] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net ,
		/* c1r4_ab [8] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net ,
		/* c1r4_ab [7] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net ,
		/* c1r4_ab [6] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net ,
		/* c1r4_ab [5] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net ,
		/* c1r4_ab [4] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net ,
		/* c1r4_ab [3] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net ,
		/* c1r4_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_cea ( \ii0456|dx_net  ),
	. c1r4_ceb ( \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net  ),
	. c1r4_clka ( \u_lvds_pll_u0|clkout0_net  ),
	. c1r4_clkb ( \u_pll_pll_u0|clkout1_net  ),
	. c1r4_da ( {
		/* c1r4_da [17] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [17],
		/* c1r4_da [16] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [16],
		/* c1r4_da [15] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [15],
		/* c1r4_da [14] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [14],
		/* c1r4_da [13] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [13],
		/* c1r4_da [12] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [12],
		/* c1r4_da [11] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [11],
		/* c1r4_da [10] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [10],
		/* c1r4_da [9] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [9],
		/* c1r4_da [8] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [8],
		/* c1r4_da [7] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [7],
		/* c1r4_da [6] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [6],
		/* c1r4_da [5] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [5],
		/* c1r4_da [4] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [4],
		/* c1r4_da [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [3],
		/* c1r4_da [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [2],
		/* c1r4_da [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [1],
		/* c1r4_da [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [0]
	} ),
	. c1r4_db ( {
		/* c1r4_db [17] */ \GND_0_inst|Y_net ,
		/* c1r4_db [16] */ \GND_0_inst|Y_net ,
		/* c1r4_db [15] */ \u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net ,
		/* c1r4_db [14] */ \u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net ,
		/* c1r4_db [13] */ \u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net ,
		/* c1r4_db [12] */ \u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net ,
		/* c1r4_db [11] */ \u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net ,
		/* c1r4_db [10] */ \u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net ,
		/* c1r4_db [9] */ \u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net ,
		/* c1r4_db [8] */ \u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net ,
		/* c1r4_db [7] */ \u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net ,
		/* c1r4_db [6] */ \u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net ,
		/* c1r4_db [5] */ \u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net ,
		/* c1r4_db [4] */ \u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net ,
		/* c1r4_db [3] */ \u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net ,
		/* c1r4_db [2] */ \u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net ,
		/* c1r4_db [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net ,
		/* c1r4_db [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net 
	} ),
	. c1r4_q ( {
		/* c1r4_q [17] (nc) */ nc233 ,
		/* c1r4_q [16] (nc) */ nc234 ,
		/* c1r4_q [15] (nc) */ nc235 ,
		/* c1r4_q [14] (nc) */ nc236 ,
		/* c1r4_q [13] (nc) */ nc237 ,
		/* c1r4_q [12] (nc) */ nc238 ,
		/* c1r4_q [11] (nc) */ nc239 ,
		/* c1r4_q [10] (nc) */ nc240 ,
		/* c1r4_q [9] (nc) */ nc241 ,
		/* c1r4_q [8] (nc) */ nc242 ,
		/* c1r4_q [7] (nc) */ nc243 ,
		/* c1r4_q [6] (nc) */ nc244 ,
		/* c1r4_q [5] (nc) */ nc245 ,
		/* c1r4_q [4] (nc) */ nc246 ,
		/* c1r4_q [3] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net ,
		/* c1r4_q [2] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net ,
		/* c1r4_q [1] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net ,
		/* c1r4_q [0] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net 
	} ),
	. c1r4_rstna ( \VCC_0_inst|Y_net  ),
	. c1r4_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r4_wea ( \GND_0_inst|Y_net  ),
	. c1r4_web ( \VCC_0_inst|Y_net  ),
	. cea ( ),
	. ceb ( ),
	. fifo_clr ( ),
	. haa ( )
,
	. hab ( )
,
	. overflow ( ),
	. rd_ack ( ),
	. rd_ha ( )
,
	. rd_la ( )
,
	. rd_req_n ( ),
	. rempty ( ),
	. rempty_almost ( ),
	. underflow ( ),
	. wea ( ),
	. web ( ),
	. wfull ( ),
	. wfull_almost ( ),
	. wr_ack ( ),
	. wr_req_n ( )
);
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_modeb_sel = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_portb_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.r_width = 5'h0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_porta_prog = 240;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_portb_data_width = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_reset_value_a = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_reset_value_b = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_init_file = "";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_porta_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_portb_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.width_ext_mode = 1'b0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_portb_data_width = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_modeb_sel = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_porta_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_modea_sel = 12;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_portb_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_porta_prog = 240;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_portb_prog = 15;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_reset_value_a = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_portb_data_width = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_reset_value_b = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_porta_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_init_file = "";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_portb_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_porta_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.fifo_en = 1'b0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_portb_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_modeb_sel = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_modea_sel = 12;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.async_en = 1'b0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_porta_data_width = 4;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_portb_prog = 15;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_operation_mode = "simple_dual_port";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_reset_value_a = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_reset_value_b = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_porta_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_portb_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_init_file = "";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.depth_ext_mode = 1'b0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_porta_data_width = 4;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_operation_mode = "simple_dual_port";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_porta_prog = 240;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_portb_prog = 15;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_modea_sel = 12;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.dedicated_cfg = 16'hffff;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.af_level = 15'h0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_modeb_sel = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_porta_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_portb_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_operation_mode = "simple_dual_port";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_reset_value_a = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_reset_value_b = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_porta_data_width = 4;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.w_width = 5'h0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_porta_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_operation_mode = "simple_dual_port";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_porta_prog = 240;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_portb_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_init_file = "";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_portb_data_width = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_portb_prog = 15;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_porta_data_width = 4;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.ae_level = 15'h0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_modea_sel = 12;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_porta_wr_mode = 1;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out  ),
	. di ( \ii0652|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u235_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u235_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u235_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u235_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u235_inst.seri_ref = 0;
 defparam dedicated_io_cell_u235_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.vref_sel = 0;
 defparam dedicated_io_cell_u235_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u235_inst.para_ref = 0;
 defparam dedicated_io_cell_u235_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u235_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u235_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u235_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u235_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u235_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u235_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u235_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u235_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u235_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u235_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u235_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u235_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u235_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u235_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u235_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u235_inst.vref_en = 0;
 defparam dedicated_io_cell_u235_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u235_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u235_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u235_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u235_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u235_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u235_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u235_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u235_inst.manual_en = 0;
 defparam dedicated_io_cell_u235_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u235_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u235_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u235_inst.optional_function = "DQ3,DQ5";
 defparam dedicated_io_cell_u235_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u235_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u235_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u235_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u235_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u235_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u235_inst.cfg_id_setn_en_1 = 0;
LBUF  \u_sdram_to_RGB_de_o__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_de_o__reg.sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_de_o__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_de_o__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_de_o__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_de_o__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc247 ,
		/* sh [0] */ \u_sdram_to_RGB_de_o__reg.sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_o__reg.lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf  (
	. a_sr ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0523|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc248 ,
		/* sh [0] */ \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ),
	. di ( \ii0734|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out  ),
	. di ( \ii0733|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out  ),
	. di ( \ii0680|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out  ),
	. di ( \ii0660|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out  ),
	. di ( \ii0735|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] .preset = 0;
CONST  C39R13_ble0_const (
	. out ( )
);
 defparam C39R13_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out  ),
	. di ( \ii0687|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sr_out  ),
	. di ( \ii0662|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] .preset = 0;
REGS  u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sr_out  ),
	. di ( \ii0647|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out  ),
	. di ( \ii0736|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] .preset = 0;
CONST  C39R14_ble1_const (
	. out ( )
);
 defparam C39R14_ble1_const.sel = 0;
LBUF  \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_emb_addr_rd__reg[3].sh0 ,
		/* sh [0] (nc) */ nc249 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out  ),
	. di ( \ii0688|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out  ),
	. di ( \ii0664|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u215_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u215_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u215_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u215_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u215_inst.seri_ref = 0;
 defparam dedicated_io_cell_u215_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.vref_sel = 0;
 defparam dedicated_io_cell_u215_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u215_inst.para_ref = 0;
 defparam dedicated_io_cell_u215_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u215_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u215_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u215_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u215_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u215_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u215_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u215_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u215_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u215_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u215_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u215_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u215_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u215_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u215_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u215_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u215_inst.vref_en = 0;
 defparam dedicated_io_cell_u215_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u215_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u215_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u215_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u215_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u215_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u215_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u215_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u215_inst.manual_en = 0;
 defparam dedicated_io_cell_u215_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u215_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u215_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u215_inst.optional_function = "DQ9,DM1";
 defparam dedicated_io_cell_u215_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u215_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u215_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u215_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u215_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u215_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u215_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out  ),
	. di ( \ii0737|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out  ),
	. di ( \ii0690|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out  ),
	. di ( \ii0666|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] .preset = 0;
M7S_IO_LVDS  io_cell_buttonIn4_inst (
	. PAD0 ( buttonIn4 ),
	. PAD1 ( display_sel ),
	. align_rstn ( ),
	. alignwd ( ),
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( {
		/* id_q_1 [3] (nc) */ nc250 ,
		/* id_q_1 [2] (nc) */ nc251 ,
		/* id_q_1 [1] (nc) */ nc252 ,
		/* id_q_1 [0] */ \io_cell_display_sel_inst|id_q_net 
	} ),
	. io_reg_clk ( ),
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam io_cell_buttonIn4_inst.cfg_userio_en_1 = 1;
 defparam io_cell_buttonIn4_inst.cfg_eclk90_gate_sel_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_sclk_out_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_eclk90_gate_sel_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_sclk_out_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_sclk_gate_sel_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_sclk_gate_sel_1 = 0;
 defparam io_cell_buttonIn4_inst.cfg_oen_setn_en_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_setn_inv_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_oen_setn_en_1 = 0;
 defparam io_cell_buttonIn4_inst.lvds_tx_en_cfg = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_txd3_inv_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_setn_inv_1 = 0;
 defparam io_cell_buttonIn4_inst.cfg_txd3_inv_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_id_sel_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.td_cfg = 4'h0;
 defparam io_cell_buttonIn4_inst.cfg_id_sel_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_eclk90_en_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.term_diff_en_cfg = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_eclk90_en_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_gear_mode7 = 1;
 defparam io_cell_buttonIn4_inst.cfg_rstn_inv_0 = 0;
 defparam io_cell_buttonIn4_inst.ndr_cfg_0 = 4'h0;
 defparam io_cell_buttonIn4_inst.cfg_rstn_inv_1 = 0;
 defparam io_cell_buttonIn4_inst.ndr_cfg_1 = 4'h0;
 defparam io_cell_buttonIn4_inst.pdr_cfg_0 = 4'h0;
 defparam io_cell_buttonIn4_inst.cfg_od_setn_en_0 = 0;
 defparam io_cell_buttonIn4_inst.pdr_cfg_1 = 4'h0;
 defparam io_cell_buttonIn4_inst.cfg_gear_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_od_setn_en_1 = 0;
 defparam io_cell_buttonIn4_inst.cfg_gear_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_eclk_en_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_eclk_en_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_eclk_gate_sel_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_fclk_en_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_eclk_gate_sel_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_fclk_en_1 = 0;
 defparam io_cell_buttonIn4_inst.in_del_0 = 0;
 defparam io_cell_buttonIn4_inst.out_del_0 = 0;
 defparam io_cell_buttonIn4_inst.in_del_1 = 0;
 defparam io_cell_buttonIn4_inst.cfg_id_rstn_en_0 = 0;
 defparam io_cell_buttonIn4_inst.out_del_1 = 0;
 defparam io_cell_buttonIn4_inst.cfg_txd2_inv_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_id_rstn_en_1 = 0;
 defparam io_cell_buttonIn4_inst.rx_dig_en_cfg_0 = 1;
 defparam io_cell_buttonIn4_inst.cfg_txd2_inv_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.rx_dig_en_cfg_1 = 1;
 defparam io_cell_buttonIn4_inst.cfg_nc = 4'h0;
 defparam io_cell_buttonIn4_inst.keep_cfg_0 = 2'h0;
 defparam io_cell_buttonIn4_inst.cfg_slave_en_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.keep_cfg_1 = 2'h0;
 defparam io_cell_buttonIn4_inst.cfg_slave_en_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_od_sel_0 = 2'h0;
 defparam io_cell_buttonIn4_inst.cfg_od_sel_1 = 2'h0;
 defparam io_cell_buttonIn4_inst.cfg_sclk_en_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_sclk_en_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.ns_lv_fastestn_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.ns_lv_cfg_0 = 2'h0;
 defparam io_cell_buttonIn4_inst.cfg_oen_rstn_en_0 = 0;
 defparam io_cell_buttonIn4_inst.ns_lv_fastestn_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.ns_lv_cfg_1 = 2'h0;
 defparam io_cell_buttonIn4_inst.cfg_oen_rstn_en_1 = 0;
 defparam io_cell_buttonIn4_inst.optional_function = "";
 defparam io_cell_buttonIn4_inst.cfg_txd1_inv_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_txd1_inv_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_sclk_inv_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_sclk_inv_1 = 0;
 defparam io_cell_buttonIn4_inst.cfg_od_rstn_en_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_od_rstn_en_1 = 0;
 defparam io_cell_buttonIn4_inst.rx_lvds_en_cfg = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_clkout_sel_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_d_en_0 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_clkout_sel_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_d_en_1 = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_algn_rsn_sel = 1'b0;
 defparam io_cell_buttonIn4_inst.cfg_gear_mode48 = 1'b0;
 defparam io_cell_buttonIn4_inst.cml_tx_en_cfg = 1'b0;
 defparam io_cell_buttonIn4_inst.ldr_cfg = 4'h0;
 defparam io_cell_buttonIn4_inst.cfg_txd0_inv_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_txd0_inv_1 = 0;
 defparam io_cell_buttonIn4_inst.cfg_oen_sel_0 = 2'h0;
 defparam io_cell_buttonIn4_inst.cfg_oen_inv_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_oen_sel_1 = 2'h0;
 defparam io_cell_buttonIn4_inst.cfg_oen_inv_1 = 0;
 defparam io_cell_buttonIn4_inst.cfg_id_setn_en_0 = 0;
 defparam io_cell_buttonIn4_inst.cfg_userio_en_0 = 1;
 defparam io_cell_buttonIn4_inst.cfg_id_setn_en_1 = 0;
CONST  C39R14_ble0_const (
	. out ( )
);
 defparam C39R14_ble0_const.sel = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ),
	. di ( \ii0738|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sr_out  ),
	. di ( \ii0692|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out  ),
	. di ( \ii0669|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] .preset = 0;
CONST  C39R15_ble1_const (
	. out ( )
);
 defparam C39R15_ble1_const.sel = 1;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out  ),
	. di ( \ii0739|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out  ),
	. di ( \ii0694|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sr_out  ),
	. di ( \ii0671|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] .preset = 0;
CFG_CARRY_SKIP_IN  sbid1_0_0_csi_logic (
	. c4_in ( sbid1_0_0_c4_in ),
	. c_in ( sbid1_0_0_c_in ),
	. c_skip4_in ( sbid1_0_0_c_skip4_in ),
	. c_skip8_in ( sbid1_0_0_c_skip8_in ),
	. mux_alt_cin ( \GND_0_inst|Y_net  ),
	. p4_in_b ( sbid1_0_0_p4_in_b ),
	. p8_in_b ( sbid1_0_0_p8_in_b ),
	. r4_in_b ( sbid1_0_0_r4_in_b )
);
 defparam sbid1_0_0_csi_logic.le_skip_en = "false";
 defparam sbid1_0_0_csi_logic.is_le_cin_inv = "false";
 defparam sbid1_0_0_csi_logic.is_le_cin_below = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out  ),
	. di ( \ii0740|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out  ),
	. di ( \ii0696|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out  ),
	. di ( \ii0673|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] .preset = 0;
CONST  C39R15_ble0_const (
	. out ( )
);
 defparam C39R15_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out  ),
	. di ( \ii0741|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] .preset = 0;
LBUF  \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc253 ,
		/* sh [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out  ),
	. di ( \ii0698|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out  ),
	. di ( \ii0675|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out  ),
	. di ( \ii0742|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out  ),
	. di ( \ii0700|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out  ),
	. di ( \ii0677|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0724|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc254 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0 ,
		/* sh [0] (nc) */ nc255 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out  ),
	. di ( \ii0745|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out  ),
	. di ( \ii0743|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] .preset = 0;
M7S_IO_PCISG  io_cell_clk_i_inst (
	. PAD ( clk_i ),
	. clk ( ),
	. clk_en ( ),
	. id ( \io_cell_clk_i_inst|id_q_net  ),
	. od ( ),
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
 defparam io_cell_clk_i_inst.cfg_nc = 4'h0;
 defparam io_cell_clk_i_inst.ns_lv_fastestn = 1'b0;
 defparam io_cell_clk_i_inst.ns_lv_cfg = 2'h0;
 defparam io_cell_clk_i_inst.cfg_oen_rstn_en = 0;
 defparam io_cell_clk_i_inst.cfg_fclk_en = 0;
 defparam io_cell_clk_i_inst.cfg_fclk_gate_sel = 0;
 defparam io_cell_clk_i_inst.in_del = 0;
 defparam io_cell_clk_i_inst.cfg_fclk_inv = 0;
 defparam io_cell_clk_i_inst.vpci_en = 1'b0;
 defparam io_cell_clk_i_inst.out_del = 0;
 defparam io_cell_clk_i_inst.cfg_oen_setn_en = 0;
 defparam io_cell_clk_i_inst.cfg_oen_sel = 2'h0;
 defparam io_cell_clk_i_inst.cfg_id_rstn_en = 0;
 defparam io_cell_clk_i_inst.cfg_setn_inv = 0;
 defparam io_cell_clk_i_inst.cfg_oen_inv = 0;
 defparam io_cell_clk_i_inst.rx_dig_en_cfg = 1;
 defparam io_cell_clk_i_inst.cfg_id_sel = 1'b0;
 defparam io_cell_clk_i_inst.cfg_id_setn_en = 0;
 defparam io_cell_clk_i_inst.cfg_userio_en = 1;
 defparam io_cell_clk_i_inst.cfg_rstn_inv = 0;
 defparam io_cell_clk_i_inst.cfg_od_rstn_en = 0;
 defparam io_cell_clk_i_inst.optional_function = "";
 defparam io_cell_clk_i_inst.ndr_cfg = 4'h0;
 defparam io_cell_clk_i_inst.keep_cfg = 2'h0;
 defparam io_cell_clk_i_inst.pdr_cfg = 4'h0;
 defparam io_cell_clk_i_inst.cfg_od_setn_en = 0;
 defparam io_cell_clk_i_inst.cfg_od_sel = 2'h0;
 defparam io_cell_clk_i_inst.cfg_od_inv = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out  ),
	. di ( \ii0682|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out  ),
	. di ( \ii0679|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out  ),
	. di ( \ii0746|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0724|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc256 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out  ),
	. di ( \ii0685|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0 ,
		/* sh [0] (nc) */ nc257 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf .is_en_used = "false";
CONST  C39R17_ble1_const (
	. out ( )
);
 defparam C39R17_ble1_const.sel = 0;
REGS  u_sdram_to_RGB_ahm_rdata_push_wr1__reg (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out  ),
	. di ( \ii0520|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_ahm_rdata_push_wr1__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_ahm_rdata_push_wr1__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_ahm_rdata_push_wr1__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_ahm_rdata_push_wr1__reg.preset = 0;
REGS  u_sdram_to_RGB_display_period_align__reg (
	. a_sr ( \u_sdram_to_RGB_display_period_align__reg.sr_out  ),
	. di ( \ii0534|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_display_period_align__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_display_period_align__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_display_period_align__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_display_period_align__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_display_period_align__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_display_period_align__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_display_period_align__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_display_period_align__reg.preset = 0;
REGS  u_sdram_to_RGB_other_1_beat_valid__reg (
	. a_sr ( \u_sdram_to_RGB_de_i_start_pulse__reg.sr_out  ),
	. di ( \ii0589|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_other_1_beat_valid__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_other_1_beat_valid__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_other_1_beat_valid__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_other_1_beat_valid__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_other_1_beat_valid__reg.preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0724|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc258 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sh0 ,
		/* sh [0] (nc) */ nc259 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0 ,
		/* sh [0] (nc) */ nc260 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc261 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_dma_addr__reg[31].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[31].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[31].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[31].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[31].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[31].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc262 ,
		/* sh [0] */ \u_sdram_to_RGB_dma_addr__reg[31].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[31].lbuf .is_en_used = "false";
CONST  C39R18_ble0_const (
	. out ( )
);
 defparam C39R18_ble0_const.sel = 1;
REGS  u_sdram_to_RGB_u_ahb_master_mx_done_r__reg (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sr_out  ),
	. di ( \ii0648|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc263 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_dma_addr__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[12].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[2] .preset = 0;
LBUF  \u_sdram_to_RGB_dma_addr__reg[30].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[30].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[30].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[30].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[30].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[30].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc264 ,
		/* sh [0] */ \u_sdram_to_RGB_dma_addr__reg[30].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[30].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_addr_cnt__reg[10].lbuf  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[10].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[10].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_addr_cnt__reg[10].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_addr_cnt__reg[10].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[10].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc265 ,
		/* sh [0] */ \u_sdram_to_RGB_addr_cnt__reg[10].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_dma_addr__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[27].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[27].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[27].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[3] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc266 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf .is_en_used = "false";
CONST  C23R19_ble2_const (
	. out ( )
);
 defparam C23R19_ble2_const.sel = 0;
LBUF  \u_sdram_to_RGB_dma_addr__reg[28].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[28].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[28].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[28].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[28].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[28].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc267 ,
		/* sh [0] */ \u_sdram_to_RGB_dma_addr__reg[28].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[28].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out  ),
	. di ( \ii0701|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[4] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sh0 ,
		/* sh [0] (nc) */ nc268 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out  ),
	. di ( \ii0702|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[27].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[27].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[27].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[5] .preset = 0;
REGS  \u_colorgen_h_cnt__reg[0]  (
	. a_sr ( \u_colorgen_h_cnt__reg[2].sr_out  ),
	. di ( \ii0461|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[0]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[0] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[0] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[0] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[0] .preset = 0;
CONST  C23R19_ble1_const (
	. out ( )
);
 defparam C23R19_ble1_const.sel = 1;
LBUF  \u_sdram_to_RGB_dma_addr__reg[27].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[27].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[27].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[27].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[27].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[27].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc269 ,
		/* sh [0] */ \u_sdram_to_RGB_dma_addr__reg[27].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[27].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out  ),
	. di ( \ii0704|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] .preset = 0;
REGS  u_sdram_to_RGB_other_1_beat_start_pulse__reg (
	. a_sr ( \u_sdram_to_RGB_de_i_start_pulse__reg.sr_out  ),
	. di ( \ii0588|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_other_1_beat_start_pulse__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_other_1_beat_start_pulse__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_other_1_beat_start_pulse__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_other_1_beat_start_pulse__reg.preset = 0;
LBUF  \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc270 ,
		/* sh [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[1].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_dma_addr__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[28].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[28].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[28].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[6] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc271 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf .is_en_used = "false";
REGS  \u_colorgen_h_cnt__reg[1]  (
	. a_sr ( \u_colorgen_h_cnt__reg[2].sr_out  ),
	. di ( \ii0468|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[1]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[1] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[1] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[1] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out  ),
	. di ( \ii0706|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] .preset = 0;
CONST  C23R19_ble0_const (
	. out ( )
);
 defparam C23R19_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_dma_addr__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[7] .preset = 0;
REGS  \u_colorgen_h_cnt__reg[2]  (
	. a_sr ( \u_colorgen_h_cnt__reg[2].sr_out  ),
	. di ( \ii0470|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[2]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[2].sclk_out  ),
	. shift ( \u_colorgen_h_cnt__reg[2].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[2] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[2] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[2] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[2] .preset = 0;
LBUF  \u_colorgen_v_cnt__reg[9].lbuf  (
	. a_sr ( \u_colorgen_v_cnt__reg[9].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( \ii0486|dx_net  ),
	. mclk_b ( \u_colorgen_v_cnt__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_colorgen_v_cnt__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_colorgen_v_cnt__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_colorgen_v_cnt__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc272 ,
		/* sh [0] */ \u_colorgen_v_cnt__reg[9].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_colorgen_v_cnt__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[9].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc273 ,
		/* sh [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[0].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out  ),
	. di ( \ii0707|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] .preset = 0;
REGS  u_colorgen_v_valid__reg (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out  ),
	. di ( \ii0501|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_valid__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_colorgen_v_valid__reg.use_reg_fdbk = "false";
 defparam u_colorgen_v_valid__reg.shift_direct = "up";
 defparam u_colorgen_v_valid__reg.ignore_shift = "true";
 defparam u_colorgen_v_valid__reg.preset = 0;
CONST  C33R12_ble0_const (
	. out ( )
);
 defparam C33R12_ble0_const.sel = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[8] .preset = 0;
REGS  \u_colorgen_h_cnt__reg[3]  (
	. a_sr ( \u_colorgen_h_cnt__reg[9].sr_out  ),
	. di ( \ii0471|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[3]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[3] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[3] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[3] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[10] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out  ),
	. di ( \ii0709|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[9] .preset = 0;
CONST  C33R13_ble1_const (
	. out ( )
);
 defparam C33R13_ble1_const.sel = 1;
REGS  \u_colorgen_h_cnt__reg[4]  (
	. a_sr ( \u_colorgen_h_cnt__reg[5].sr_out  ),
	. di ( \ii0472|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[4]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[4] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[4] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[4] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[11] .preset = 0;
LBUF  \u_colorgen_v_cnt__reg[8].lbuf  (
	. a_sr ( \u_colorgen_v_cnt__reg[8].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( \ii0486|dx_net  ),
	. mclk_b ( \u_colorgen_v_cnt__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_colorgen_v_cnt__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_colorgen_v_cnt__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_colorgen_v_cnt__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc274 ,
		/* sh [0] */ \u_colorgen_v_cnt__reg[8].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_colorgen_v_cnt__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[8].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_display_period_align__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_display_period_align__reg.sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_display_period_align__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_display_period_align__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_display_period_align__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_display_period_align__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc275 ,
		/* sh [0] */ \u_sdram_to_RGB_display_period_align__reg.sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_display_period_align__reg.lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out  ),
	. di ( \ii0711|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] .preset = 0;
REGS  \u_colorgen_h_cnt__reg[5]  (
	. a_sr ( \u_colorgen_h_cnt__reg[5].sr_out  ),
	. di ( \ii0473|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[5]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[5].sclk_out  ),
	. shift ( \u_colorgen_h_cnt__reg[5].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[5] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[5] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[5] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[5] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_addr_cnt__reg[2]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[12].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[12].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[12] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out  ),
	. di ( \ii0712|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] .preset = 0;
CONST  C33R13_ble0_const (
	. out ( )
);
 defparam C33R13_ble0_const.sel = 1;
LBUF  \u_colorgen_v_cnt__reg[7].lbuf  (
	. a_sr ( \u_colorgen_v_cnt__reg[7].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( \ii0486|dx_net  ),
	. mclk_b ( \u_colorgen_v_cnt__reg[7].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_colorgen_v_cnt__reg[7].lbuf_rc [1],
		/* rc [0] */ \u_colorgen_v_cnt__reg[7].lbuf_rc [0]
	} ),
	. sclk ( \u_colorgen_v_cnt__reg[7].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc276 ,
		/* sh [0] */ \u_colorgen_v_cnt__reg[7].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_colorgen_v_cnt__reg[7].lbuf .is_le_has_clk = "true";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .le_sync_mode = "false";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .is_le_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .is_le_sr_inv = "false";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .le_lat_mode = "false";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .le_sh0_always_en = "false";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .le_sh1_always_en = "false";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .is_le_clk_inv = "false";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_colorgen_v_cnt__reg[7].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc277 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out  ),
	. di ( \ii0713|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] .preset = 0;
REGS  \u_colorgen_h_cnt__reg[6]  (
	. a_sr ( \u_colorgen_h_cnt__reg[8].sr_out  ),
	. di ( \ii0474|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[6]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[6] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[6] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[6] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[15].sr_out  ),
	. di ( \u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[15].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[13] .preset = 0;
REGS  \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_buffer_rd_sel__reg|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_buffer_rd_sel_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_buffer_rd_sel_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_buffer_rd_sel_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_buffer_rd_sel_r__reg[0] .preset = 0;
LUT4  ii0455 (
	. dx ( \ii0455|dx_net  ),
	. f0 ( \u_sdram_to_RGB_buffer_rd_sel__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0455.config_data = "f000";
CONST  C33R14_ble1_const (
	. out ( )
);
 defparam C33R14_ble1_const.sel = 1;
LUT4  ii0456 (
	. dx ( \ii0456|dx_net  ),
	. f0 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_buffer_rd_sel__reg|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0456.config_data = "0f00";
REGS  \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out  ),
	. di ( \ii0715|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] .preset = 0;
LBUF  \u_sdram_to_RGB_dma_addr__reg[23].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[23].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[23].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[23].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[23].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[23].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_dma_addr__reg[23].sh0 ,
		/* sh [0] (nc) */ nc278 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[23].lbuf .is_en_used = "false";
LUT4  ii0458 (
	. dx ( \ii0458|dx_net  ),
	. f0 ( \u_pll_pll_u0|locked_net  ),
	. f1 ( \io_cell_rstn_i_inst|id_q_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0458.config_data = "0fff";
REGS  \u_colorgen_h_cnt__reg[7]  (
	. a_sr ( \u_colorgen_h_cnt__reg[8].sr_out  ),
	. di ( \ii0475|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[7]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[7] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[7] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[7] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[7] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[15].sr_out  ),
	. di ( \u_sdram_to_RGB_addr_cnt__reg[4]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[15].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[14] .preset = 0;
LUT4  ii0459 (
	. dx ( \ii0459|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[6]|qx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[9]|qx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[7]|qx_net  ),
	. f3 ( )
);
 defparam ii0459.config_data = "0003";
LUT4  ii0460 (
	. dx ( \ii0460|dx_net  ),
	. f0 ( \ii0459|dx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[9]|qx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[10]|qx_net  ),
	. f3 ( \u_colorgen_h_cnt__reg[8]|qx_net  )
);
 defparam ii0460.config_data = "00c8";
LUT4  ii0461 (
	. dx ( \ii0461|dx_net  ),
	. f0 ( \ii0460|dx_net  ),
	. f1 ( ),
	. f2 ( \u_colorgen_h_cnt__reg[0]|qx_net  ),
	. f3 ( )
);
 defparam ii0461.config_data = "0033";
REGS  \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_buffer_rd_sel_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_buffer_rd_sel_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_buffer_rd_sel_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_buffer_rd_sel_r__reg[1] .preset = 0;
LUT4  ii0463 (
	. dx ( \ii0463|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[2]|qx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[1]|qx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[0]|qx_net  ),
	. f3 ( )
);
 defparam ii0463.config_data = "c000";
LUT4  ii0464 (
	. dx ( \ii0464|dx_net  ),
	. f0 ( \ii0463|dx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[3]|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0464.config_data = "f000";
LUT4  ii0465 (
	. dx ( \ii0465|dx_net  ),
	. f0 ( \ii0464|dx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[5]|qx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[4]|qx_net  ),
	. f3 ( )
);
 defparam ii0465.config_data = "c000";
LUT4  ii0466 (
	. dx ( \ii0466|dx_net  ),
	. f0 ( \ii0465|dx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[6]|qx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[8]|qx_net  ),
	. f3 ( \u_colorgen_h_cnt__reg[7]|qx_net  )
);
 defparam ii0466.config_data = "8000";
REGS  \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sr_out  ),
	. di ( \ii0716|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] .preset = 0;
LUT4  ii0467 (
	. dx ( \ii0467|dx_net  ),
	. f0 ( \ii0460|dx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[9]|qx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[10]|qx_net  ),
	. f3 ( \ii0466|dx_net  )
);
 defparam ii0467.config_data = "00ec";
CONST  C27R14_ble1_const (
	. out ( )
);
 defparam C27R14_ble1_const.sel = 1;
LUT4  ii0468 (
	. dx ( \ii0468|dx_net  ),
	. f0 ( \ii0460|dx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[0]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_colorgen_h_cnt__reg[1]|qx_net  )
);
 defparam ii0468.config_data = "005a";
REGS  \u_colorgen_h_cnt__reg[8]  (
	. a_sr ( \u_colorgen_h_cnt__reg[8].sr_out  ),
	. di ( \ii0477|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[8]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[8].sclk_out  ),
	. shift ( \u_colorgen_h_cnt__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[8] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[8] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[8] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[8] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[15]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[15].sr_out  ),
	. di ( \u_sdram_to_RGB_addr_cnt__reg[5]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[15]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[15].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[15].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[15] .preset = 0;
LUT4  ii0469 (
	. dx ( \ii0469|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[0]|qx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[1]|qx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[2]|qx_net  ),
	. f3 ( )
);
 defparam ii0469.config_data = "0333";
LUT4  ii0470 (
	. dx ( \ii0470|dx_net  ),
	. f0 ( \ii0469|dx_net  ),
	. f1 ( ),
	. f2 ( \ii0460|dx_net  ),
	. f3 ( \ii0463|dx_net  )
);
 defparam ii0470.config_data = "0011";
LUT4  ii0471 (
	. dx ( \ii0471|dx_net  ),
	. f0 ( \ii0463|dx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[3]|qx_net  ),
	. f2 ( \ii0460|dx_net  ),
	. f3 ( )
);
 defparam ii0471.config_data = "0330";
LUT4  ii0472 (
	. dx ( \ii0472|dx_net  ),
	. f0 ( ),
	. f1 ( \ii0464|dx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[4]|qx_net  ),
	. f3 ( \ii0460|dx_net  )
);
 defparam ii0472.config_data = "1414";
CONST  C33R14_ble0_const (
	. out ( )
);
 defparam C33R14_ble0_const.sel = 0;
LUT4  ii0473 (
	. dx ( \ii0473|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[5]|qx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[4]|qx_net  ),
	. f2 ( \ii0460|dx_net  ),
	. f3 ( \ii0464|dx_net  )
);
 defparam ii0473.config_data = "1320";
LUT4  ii0474 (
	. dx ( \ii0474|dx_net  ),
	. f0 ( \ii0465|dx_net  ),
	. f1 ( \ii0460|dx_net  ),
	. f2 ( ),
	. f3 ( \u_colorgen_h_cnt__reg[6]|qx_net  )
);
 defparam ii0474.config_data = "050a";
LUT4  ii0475 (
	. dx ( \ii0475|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[6]|qx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[7]|qx_net  ),
	. f2 ( \ii0460|dx_net  ),
	. f3 ( \ii0465|dx_net  )
);
 defparam ii0475.config_data = "1230";
REGS  \u_colorgen_v_cnt__reg[0]  (
	. a_sr ( \u_colorgen_v_cnt__reg[8].sr_out  ),
	. di ( \ii0485|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[0]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[0] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[0] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[0] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[0] .preset = 0;
LUT4  ii0476 (
	. dx ( \ii0476|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[7]|qx_net  ),
	. f1 ( \ii0465|dx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[6]|qx_net  ),
	. f3 ( \u_colorgen_h_cnt__reg[8]|qx_net  )
);
 defparam ii0476.config_data = "6aaa";
LUT4  ii0477 (
	. dx ( \ii0477|dx_net  ),
	. f0 ( \ii0460|dx_net  ),
	. f1 ( \ii0476|dx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0477.config_data = "00f0";
LUT4  ii0478 (
	. dx ( \ii0478|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[9]|qx_net  ),
	. f1 ( \ii0466|dx_net  ),
	. f2 ( ),
	. f3 ( \ii0460|dx_net  )
);
 defparam ii0478.config_data = "0550";
REGS  \u_colorgen_h_cnt__reg[9]  (
	. a_sr ( \u_colorgen_h_cnt__reg[9].sr_out  ),
	. di ( \ii0478|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[9]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[9].sclk_out  ),
	. shift ( \u_colorgen_h_cnt__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[9] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[9] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[9] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[9] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[16]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[23].sr_out  ),
	. di ( \ii0535|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[16]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[16] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[16] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[16] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[16] .preset = 0;
LUT4  ii0479 (
	. dx ( \ii0479|dx_net  ),
	. f0 ( \ii0459|dx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[5]|qx_net  ),
	. f2 ( \u_colorgen_h_cnt__reg[4]|qx_net  ),
	. f3 ( \ii0469|dx_net  )
);
 defparam ii0479.config_data = "0200";
LUT4  ii0480 (
	. dx ( \ii0480|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[10]|qx_net  ),
	. f1 ( \u_colorgen_h_cnt__reg[3]|qx_net  ),
	. f2 ( \ii0479|dx_net  ),
	. f3 ( \u_colorgen_h_cnt__reg[8]|qx_net  )
);
 defparam ii0480.config_data = "04fb";
LUT4  ii0481 (
	. dx ( \ii0481|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[3]|qx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[4]|qx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[6]|qx_net  ),
	. f3 ( \u_colorgen_v_cnt__reg[7]|qx_net  )
);
 defparam ii0481.config_data = "0001";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0 ,
		/* sh [0] (nc) */ nc279 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf .is_en_used = "true";
LUT4  ii0482 (
	. dx ( \ii0482|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[9]|qx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[8]|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0482.config_data = "f000";
LUT4  ii0483 (
	. dx ( \ii0483|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[5]|qx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[7]|qx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[6]|qx_net  ),
	. f3 ( \ii0482|dx_net  )
);
 defparam ii0483.config_data = "aaa8";
LUT4  ii0484 (
	. dx ( \ii0484|dx_net  ),
	. f0 ( \ii0481|dx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[2]|qx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[1]|qx_net  ),
	. f3 ( \ii0483|dx_net  )
);
 defparam ii0484.config_data = "80aa";
LUT4  ii0485 (
	. dx ( \ii0485|dx_net  ),
	. f0 ( ),
	. f1 ( \ii0484|dx_net  ),
	. f2 ( ),
	. f3 ( \u_colorgen_v_cnt__reg[0]|qx_net  )
);
 defparam ii0485.config_data = "0505";
REGS  \u_colorgen_v_cnt__reg[1]  (
	. a_sr ( \u_colorgen_v_cnt__reg[8].sr_out  ),
	. di ( \ii0487|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[1]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[1] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[1] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[1] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[1] .preset = 0;
M7S_IO_LVDS  u_lvds_u_lvds_tx_0 (
	. PAD0 ( tx_out_p[0] ),
	. PAD1 ( tx_out_n[0] ),
	. align_rstn ( \rstn_final__reg|qx_net  ),
	. alignwd ( ),
	. clk_0 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_1 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( \u_lvds_pll_u0|clkout1_net  ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. io_reg_clk ( ),
	. od_d_0 ( {
		/* od_d_0 [3] */ \u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net ,
		/* od_d_0 [2] */ \u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net ,
		/* od_d_0 [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net ,
		/* od_d_0 [0] */ \GND_0_inst|Y_net 
	} ),
	. od_d_1 ( {
		/* od_d_1 [3] */ \GND_0_inst|Y_net ,
		/* od_d_1 [2] */ \GND_0_inst|Y_net ,
		/* od_d_1 [1] */ \GND_0_inst|Y_net ,
		/* od_d_1 [0] */ \GND_0_inst|Y_net 
	} ),
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam u_lvds_u_lvds_tx_0.cfg_userio_en_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_eclk90_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_sclk_out_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_eclk90_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_sclk_out_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_sclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_sclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_oen_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_setn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_oen_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_0.lvds_tx_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_txd3_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_setn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_txd3_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_id_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_0.td_cfg = 8;
 defparam u_lvds_u_lvds_tx_0.cfg_id_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_eclk90_en_0 = 1;
 defparam u_lvds_u_lvds_tx_0.term_diff_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_eclk90_en_1 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_gear_mode7 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_rstn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_0.ndr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_rstn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_0.ndr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_0.pdr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_od_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.pdr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_gear_0 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_od_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_gear_1 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_eclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_eclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_eclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_fclk_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_eclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_fclk_en_1 = 0;
 defparam u_lvds_u_lvds_tx_0.in_del_0 = 0;
 defparam u_lvds_u_lvds_tx_0.out_del_0 = 0;
 defparam u_lvds_u_lvds_tx_0.in_del_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_id_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.out_del_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_txd2_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_id_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_0.rx_dig_en_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_txd2_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_0.rx_dig_en_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_nc = 0;
 defparam u_lvds_u_lvds_tx_0.keep_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_slave_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.keep_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_slave_en_1 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_od_sel_0 = 3;
 defparam u_lvds_u_lvds_tx_0.cfg_od_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_sclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_sclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_0.ns_lv_fastestn_0 = 0;
 defparam u_lvds_u_lvds_tx_0.ns_lv_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_oen_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.ns_lv_fastestn_1 = 0;
 defparam u_lvds_u_lvds_tx_0.ns_lv_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_oen_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_0.optional_function = "";
 defparam u_lvds_u_lvds_tx_0.cfg_txd1_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_txd1_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_sclk_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_sclk_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_od_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_od_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_0.rx_lvds_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_clkout_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_d_en_0 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_clkout_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_d_en_1 = 1;
 defparam u_lvds_u_lvds_tx_0.cfg_algn_rsn_sel = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_gear_mode48 = 0;
 defparam u_lvds_u_lvds_tx_0.cml_tx_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_0.ldr_cfg = 15;
 defparam u_lvds_u_lvds_tx_0.cfg_txd0_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_txd0_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_oen_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_oen_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_oen_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_oen_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_id_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_userio_en_0 = 0;
 defparam u_lvds_u_lvds_tx_0.cfg_id_setn_en_1 = 0;
LUT4  ii0486 (
	. dx ( \ii0486|dx_net  ),
	. f0 ( \u_colorgen_h_cnt__reg[10]|qx_net  ),
	. f1 ( \ii0459|dx_net  ),
	. f2 ( \ii0465|dx_net  ),
	. f3 ( \u_colorgen_h_cnt__reg[8]|qx_net  )
);
 defparam ii0486.config_data = "8000";
M7S_IO_LVDS  u_lvds_u_lvds_tx_1 (
	. PAD0 ( tx_out_p[1] ),
	. PAD1 ( tx_out_n[1] ),
	. align_rstn ( \rstn_final__reg|qx_net  ),
	. alignwd ( ),
	. clk_0 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_1 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( \u_lvds_pll_u0|clkout1_net  ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. io_reg_clk ( ),
	. od_d_0 ( {
		/* od_d_0 [3] */ \u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net ,
		/* od_d_0 [2] */ \u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net ,
		/* od_d_0 [1] */ \GND_0_inst|Y_net ,
		/* od_d_0 [0] */ \GND_0_inst|Y_net 
	} ),
	. od_d_1 ( {
		/* od_d_1 [3] */ \GND_0_inst|Y_net ,
		/* od_d_1 [2] */ \GND_0_inst|Y_net ,
		/* od_d_1 [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net ,
		/* od_d_1 [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net 
	} ),
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam u_lvds_u_lvds_tx_1.cfg_userio_en_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_eclk90_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_sclk_out_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_eclk90_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_sclk_out_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_sclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_sclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_oen_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_setn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_oen_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_1.lvds_tx_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_txd3_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_setn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_txd3_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_id_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_1.td_cfg = 8;
 defparam u_lvds_u_lvds_tx_1.cfg_id_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_eclk90_en_0 = 1;
 defparam u_lvds_u_lvds_tx_1.term_diff_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_eclk90_en_1 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_gear_mode7 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_rstn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_1.ndr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_rstn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_1.ndr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_1.pdr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_od_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.pdr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_gear_0 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_od_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_gear_1 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_eclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_eclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_eclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_fclk_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_eclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_fclk_en_1 = 0;
 defparam u_lvds_u_lvds_tx_1.in_del_0 = 0;
 defparam u_lvds_u_lvds_tx_1.out_del_0 = 0;
 defparam u_lvds_u_lvds_tx_1.in_del_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_id_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.out_del_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_txd2_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_id_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_1.rx_dig_en_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_txd2_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_1.rx_dig_en_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_nc = 0;
 defparam u_lvds_u_lvds_tx_1.keep_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_slave_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.keep_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_slave_en_1 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_od_sel_0 = 3;
 defparam u_lvds_u_lvds_tx_1.cfg_od_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_sclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_sclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_1.ns_lv_fastestn_0 = 0;
 defparam u_lvds_u_lvds_tx_1.ns_lv_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_oen_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.ns_lv_fastestn_1 = 0;
 defparam u_lvds_u_lvds_tx_1.ns_lv_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_oen_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_1.optional_function = "";
 defparam u_lvds_u_lvds_tx_1.cfg_txd1_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_txd1_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_sclk_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_sclk_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_od_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_od_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_1.rx_lvds_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_clkout_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_d_en_0 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_clkout_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_d_en_1 = 1;
 defparam u_lvds_u_lvds_tx_1.cfg_algn_rsn_sel = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_gear_mode48 = 0;
 defparam u_lvds_u_lvds_tx_1.cml_tx_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_1.ldr_cfg = 15;
 defparam u_lvds_u_lvds_tx_1.cfg_txd0_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_txd0_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_oen_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_oen_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_oen_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_oen_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_id_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_userio_en_0 = 0;
 defparam u_lvds_u_lvds_tx_1.cfg_id_setn_en_1 = 0;
LUT4  ii0487 (
	. dx ( \ii0487|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[0]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_colorgen_v_cnt__reg[1]|qx_net  ),
	. f3 ( \ii0484|dx_net  )
);
 defparam ii0487.config_data = "1144";
M7S_IO_LVDS  u_lvds_u_lvds_tx_2 (
	. PAD0 ( tx_out_p[2] ),
	. PAD1 ( tx_out_n[2] ),
	. align_rstn ( \rstn_final__reg|qx_net  ),
	. alignwd ( ),
	. clk_0 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_1 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( \u_lvds_pll_u0|clkout1_net  ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. io_reg_clk ( ),
	. od_d_0 ( {
		/* od_d_0 [3] */ \u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net ,
		/* od_d_0 [2] */ \GND_0_inst|Y_net ,
		/* od_d_0 [1] */ \GND_0_inst|Y_net ,
		/* od_d_0 [0] */ \u_sdram_to_RGB_de_o__reg|qx_net 
	} ),
	. od_d_1 ( {
		/* od_d_1 [3] */ \GND_0_inst|Y_net ,
		/* od_d_1 [2] */ \GND_0_inst|Y_net ,
		/* od_d_1 [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net ,
		/* od_d_1 [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net 
	} ),
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam u_lvds_u_lvds_tx_2.cfg_userio_en_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_eclk90_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_sclk_out_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_eclk90_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_sclk_out_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_sclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_sclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_oen_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_setn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_oen_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_2.lvds_tx_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_txd3_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_setn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_txd3_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_id_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_2.td_cfg = 8;
 defparam u_lvds_u_lvds_tx_2.cfg_id_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_eclk90_en_0 = 1;
 defparam u_lvds_u_lvds_tx_2.term_diff_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_eclk90_en_1 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_gear_mode7 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_rstn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_2.ndr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_rstn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_2.ndr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_2.pdr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_od_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.pdr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_gear_0 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_od_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_gear_1 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_eclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_eclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_eclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_fclk_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_eclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_fclk_en_1 = 0;
 defparam u_lvds_u_lvds_tx_2.in_del_0 = 0;
 defparam u_lvds_u_lvds_tx_2.out_del_0 = 0;
 defparam u_lvds_u_lvds_tx_2.in_del_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_id_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.out_del_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_txd2_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_id_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_2.rx_dig_en_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_txd2_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_2.rx_dig_en_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_nc = 0;
 defparam u_lvds_u_lvds_tx_2.keep_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_slave_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.keep_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_slave_en_1 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_od_sel_0 = 3;
 defparam u_lvds_u_lvds_tx_2.cfg_od_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_sclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_sclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_2.ns_lv_fastestn_0 = 0;
 defparam u_lvds_u_lvds_tx_2.ns_lv_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_oen_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.ns_lv_fastestn_1 = 0;
 defparam u_lvds_u_lvds_tx_2.ns_lv_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_oen_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_2.optional_function = "";
 defparam u_lvds_u_lvds_tx_2.cfg_txd1_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_txd1_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_sclk_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_sclk_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_od_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_od_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_2.rx_lvds_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_clkout_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_d_en_0 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_clkout_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_d_en_1 = 1;
 defparam u_lvds_u_lvds_tx_2.cfg_algn_rsn_sel = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_gear_mode48 = 0;
 defparam u_lvds_u_lvds_tx_2.cml_tx_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_2.ldr_cfg = 15;
 defparam u_lvds_u_lvds_tx_2.cfg_txd0_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_txd0_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_oen_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_oen_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_oen_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_oen_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_id_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_userio_en_0 = 0;
 defparam u_lvds_u_lvds_tx_2.cfg_id_setn_en_1 = 0;
LUT4  ii0488 (
	. dx ( \ii0488|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[0]|qx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[2]|qx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[1]|qx_net  ),
	. f3 ( \ii0484|dx_net  )
);
 defparam ii0488.config_data = "1450";
M7S_IO_LVDS  u_lvds_u_lvds_tx_3 (
	. PAD0 ( tx_out_p[3] ),
	. PAD1 ( tx_out_n[3] ),
	. align_rstn ( \rstn_final__reg|qx_net  ),
	. alignwd ( ),
	. clk_0 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_1 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( \u_lvds_pll_u0|clkout1_net  ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. io_reg_clk ( ),
	. od_d_0 ( {
		/* od_d_0 [3] */ \u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net ,
		/* od_d_0 [2] */ \u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net ,
		/* od_d_0 [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net ,
		/* od_d_0 [0] */ \GND_0_inst|Y_net 
	} ),
	. od_d_1 ( {
		/* od_d_1 [3] */ \GND_0_inst|Y_net ,
		/* od_d_1 [2] */ \u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net ,
		/* od_d_1 [1] */ \u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net ,
		/* od_d_1 [0] */ \u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net 
	} ),
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam u_lvds_u_lvds_tx_3.cfg_userio_en_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_eclk90_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_sclk_out_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_eclk90_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_sclk_out_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_sclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_sclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_oen_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_setn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_oen_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_3.lvds_tx_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_txd3_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_setn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_txd3_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_id_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_3.td_cfg = 8;
 defparam u_lvds_u_lvds_tx_3.cfg_id_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_eclk90_en_0 = 1;
 defparam u_lvds_u_lvds_tx_3.term_diff_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_eclk90_en_1 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_gear_mode7 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_rstn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_3.ndr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_rstn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_3.ndr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_3.pdr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_od_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.pdr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_gear_0 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_od_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_gear_1 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_eclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_eclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_eclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_fclk_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_eclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_fclk_en_1 = 0;
 defparam u_lvds_u_lvds_tx_3.in_del_0 = 0;
 defparam u_lvds_u_lvds_tx_3.out_del_0 = 0;
 defparam u_lvds_u_lvds_tx_3.in_del_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_id_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.out_del_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_txd2_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_id_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_3.rx_dig_en_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_txd2_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_3.rx_dig_en_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_nc = 0;
 defparam u_lvds_u_lvds_tx_3.keep_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_slave_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.keep_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_slave_en_1 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_od_sel_0 = 3;
 defparam u_lvds_u_lvds_tx_3.cfg_od_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_sclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_sclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_3.ns_lv_fastestn_0 = 0;
 defparam u_lvds_u_lvds_tx_3.ns_lv_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_oen_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.ns_lv_fastestn_1 = 0;
 defparam u_lvds_u_lvds_tx_3.ns_lv_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_oen_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_3.optional_function = "";
 defparam u_lvds_u_lvds_tx_3.cfg_txd1_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_txd1_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_sclk_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_sclk_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_od_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_od_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_3.rx_lvds_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_clkout_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_d_en_0 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_clkout_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_d_en_1 = 1;
 defparam u_lvds_u_lvds_tx_3.cfg_algn_rsn_sel = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_gear_mode48 = 0;
 defparam u_lvds_u_lvds_tx_3.cml_tx_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_3.ldr_cfg = 15;
 defparam u_lvds_u_lvds_tx_3.cfg_txd0_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_txd0_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_oen_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_oen_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_oen_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_oen_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_id_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_userio_en_0 = 0;
 defparam u_lvds_u_lvds_tx_3.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[17]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[17].sr_out  ),
	. di ( \ii0536|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[17].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[17]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[17].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[17].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[17] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[17] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[17] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[17] .preset = 0;
LUT4  ii0489 (
	. dx ( \ii0489|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[1]|qx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[2]|qx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[0]|qx_net  ),
	. f3 ( \u_colorgen_v_cnt__reg[3]|qx_net  )
);
 defparam ii0489.config_data = "6aaa";
LUT4  ii0490 (
	. dx ( \ii0490|dx_net  ),
	. f0 ( \ii0489|dx_net  ),
	. f1 ( \ii0484|dx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0490.config_data = "0f00";
LUT4  ii0500 (
	. dx ( \ii0500|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[5]|qx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[2]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_colorgen_v_cnt__reg[1]|qx_net  )
);
 defparam ii0500.config_data = "0005";
LUT4  ii0491 (
	. dx ( \ii0491|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[0]|qx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[2]|qx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[3]|qx_net  ),
	. f3 ( \u_colorgen_v_cnt__reg[1]|qx_net  )
);
 defparam ii0491.config_data = "8000";
LUT4  ii0501 (
	. dx ( \ii0501|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[8]|qx_net  ),
	. f1 ( \ii0500|dx_net  ),
	. f2 ( \ii0481|dx_net  ),
	. f3 ( \u_colorgen_v_cnt__reg[9]|qx_net  )
);
 defparam ii0501.config_data = "d5bf";
LUT4  ii0492 (
	. dx ( \ii0492|dx_net  ),
	. f0 ( \ii0484|dx_net  ),
	. f1 ( \ii0491|dx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[4]|qx_net  ),
	. f3 ( )
);
 defparam ii0492.config_data = "003c";
LUT4  ii0502 (
	. dx ( \ii0502|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0502.config_data = "00ff";
LUT4  ii0493 (
	. dx ( \ii0493|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[4]|qx_net  ),
	. f1 ( \ii0491|dx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[5]|qx_net  ),
	. f3 ( \ii0484|dx_net  )
);
 defparam ii0493.config_data = "1444";
LUT4  ii0503 (
	. dx ( \ii0503|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_addr_cnt__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  )
);
 defparam ii0503.config_data = "8000";
REGS  u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out  ),
	. di ( \ii0646|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg.preset = 0;
LUT4  ii0494 (
	. dx ( \ii0494|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[5]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_colorgen_v_cnt__reg[4]|qx_net  ),
	. f3 ( \ii0491|dx_net  )
);
 defparam ii0494.config_data = "8800";
LUT4  ii0504 (
	. dx ( \ii0504|dx_net  ),
	. f0 ( \ii0503|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_addr_cnt__reg[5]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[4]|qx_net  )
);
 defparam ii0504.config_data = "8800";
LUT4  ii0495 (
	. dx ( \ii0495|dx_net  ),
	. f0 ( \ii0494|dx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[6]|qx_net  ),
	. f2 ( ),
	. f3 ( \ii0484|dx_net  )
);
 defparam ii0495.config_data = "0550";
LUT4  ii0505 (
	. dx ( \ii0505|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[6]|qx_net  ),
	. f1 ( \ii0504|dx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[7]|qx_net  )
);
 defparam ii0505.config_data = "a000";
REGS  \u_colorgen_v_cnt__reg[2]  (
	. a_sr ( \u_colorgen_v_cnt__reg[8].sr_out  ),
	. di ( \ii0488|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[2]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[2] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[2] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[2] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[2] .preset = 0;
LUT4  ii0496 (
	. dx ( \ii0496|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[6]|qx_net  ),
	. f1 ( \ii0484|dx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[7]|qx_net  ),
	. f3 ( \ii0494|dx_net  )
);
 defparam ii0496.config_data = "060c";
LUT4  ii0506 (
	. dx ( \ii0506|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_addr_cnt__reg[9]|qx_net  ),
	. f2 ( \ii0505|dx_net  ),
	. f3 ( )
);
 defparam ii0506.config_data = "c0c0";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[10]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] .preset = 0;
LUT4  ii0497 (
	. dx ( \ii0497|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[6]|qx_net  ),
	. f1 ( \u_colorgen_v_cnt__reg[7]|qx_net  ),
	. f2 ( \ii0494|dx_net  ),
	. f3 ( )
);
 defparam ii0497.config_data = "c000";
LUT4  ii0507 (
	. dx ( \ii0507|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[10]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_text__reg[7]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_text__reg[9]|qx_net  )
);
 defparam ii0507.config_data = "8241";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc280 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc281 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf .is_en_used = "true";
LUT4  ii0498 (
	. dx ( \ii0498|dx_net  ),
	. f0 ( ),
	. f1 ( \u_colorgen_v_cnt__reg[8]|qx_net  ),
	. f2 ( \ii0497|dx_net  ),
	. f3 ( \ii0484|dx_net  )
);
 defparam ii0498.config_data = "1414";
LUT4  ii0508 (
	. dx ( \ii0508|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[9]|qx_net  ),
	. f1 ( \ii0505|dx_net  ),
	. f2 ( \u_sdram_to_RGB_text__reg[8]|qx_net  ),
	. f3 ( \ii0507|dx_net  )
);
 defparam ii0508.config_data = "8020";
REGS  \u_sdram_to_RGB_dma_addr__reg[18]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[23].sr_out  ),
	. di ( \ii0537|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[18]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[18] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[18] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[18] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[18] .preset = 0;
LUT4  ii0499 (
	. dx ( \ii0499|dx_net  ),
	. f0 ( \u_colorgen_v_cnt__reg[8]|qx_net  ),
	. f1 ( \ii0497|dx_net  ),
	. f2 ( \u_colorgen_v_cnt__reg[9]|qx_net  ),
	. f3 ( \ii0484|dx_net  )
);
 defparam ii0499.config_data = "5444";
LUT4  ii0509 (
	. dx ( \ii0509|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  ),
	. f1 ( \ii0508|dx_net  ),
	. f2 ( \ii0506|dx_net  ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[10]|qx_net  )
);
 defparam ii0509.config_data = "060a";
LUT4  ii0510 (
	. dx ( \ii0510|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0510.config_data = "0ff0";
LBUF  \u_sdram_to_RGB_addr_cnt__reg[8].lbuf  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[8].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_addr_cnt__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_addr_cnt__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc282 ,
		/* sh [0] */ \u_sdram_to_RGB_addr_cnt__reg[8].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8].lbuf .is_en_used = "true";
CONST  C33R15_ble0_const (
	. out ( )
);
 defparam C33R15_ble0_const.sel = 1;
LUT4  ii0511 (
	. dx ( \ii0511|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_addr_cnt__reg[2]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  )
);
 defparam ii0511.config_data = "5af0";
LUT4  ii0512 (
	. dx ( \ii0512|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[2]|qx_net  )
);
 defparam ii0512.config_data = "78f0";
LUT4  ii0513 (
	. dx ( \ii0513|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_addr_cnt__reg[4]|qx_net  ),
	. f2 ( \ii0503|dx_net  ),
	. f3 ( )
);
 defparam ii0513.config_data = "3c3c";
LBUF  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0724|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc283 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf .is_en_used = "true";
LUT4  ii0514 (
	. dx ( \ii0514|dx_net  ),
	. f0 ( \ii0503|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_addr_cnt__reg[5]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[4]|qx_net  )
);
 defparam ii0514.config_data = "66cc";
LUT4  ii0515 (
	. dx ( \ii0515|dx_net  ),
	. f0 ( \ii0504|dx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[6]|qx_net  )
);
 defparam ii0515.config_data = "55aa";
REGS  \u_colorgen_v_cnt__reg[3]  (
	. a_sr ( \u_colorgen_v_cnt__reg[8].sr_out  ),
	. di ( \ii0490|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[3]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[3] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[3] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[3] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[3] .preset = 0;
CONST  C33R17_ble3_const (
	. out ( )
);
 defparam C33R17_ble3_const.sel = 1;
LUT4  ii0516 (
	. dx ( \ii0516|dx_net  ),
	. f0 ( \ii0504|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_addr_cnt__reg[7]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_addr_cnt__reg[6]|qx_net  )
);
 defparam ii0516.config_data = "66cc";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[11]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] .preset = 0;
LUT4  ii0517 (
	. dx ( \ii0517|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  ),
	. f1 ( \ii0505|dx_net  ),
	. f2 ( \ii0508|dx_net  ),
	. f3 ( )
);
 defparam ii0517.config_data = "0330";
LBUF  \u_sdram_to_RGB_dma_addr__reg[20].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[20].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[20].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[20].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[20].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[20].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc284 ,
		/* sh [0] */ \u_sdram_to_RGB_dma_addr__reg[20].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[20].lbuf .is_en_used = "false";
M7S_IO_DDR  dedicated_io_cell_u271_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u271_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u271_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u271_inst.seri_ref = 0;
 defparam dedicated_io_cell_u271_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u271_inst.vref_sel = 0;
 defparam dedicated_io_cell_u271_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u271_inst.para_ref = 0;
 defparam dedicated_io_cell_u271_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u271_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u271_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u271_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u271_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u271_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u271_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u271_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u271_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u271_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u271_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u271_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u271_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u271_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u271_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u271_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u271_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u271_inst.vref_en = 0;
 defparam dedicated_io_cell_u271_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u271_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u271_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u271_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u271_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u271_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u271_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u271_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u271_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u271_inst.manual_en = 0;
 defparam dedicated_io_cell_u271_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u271_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u271_inst.optional_function = "BA0,BA2";
 defparam dedicated_io_cell_u271_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u271_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u271_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u271_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u271_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u271_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u271_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0518 (
	. dx ( \ii0518|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[9]|qx_net  ),
	. f1 ( \ii0508|dx_net  ),
	. f2 ( \u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  ),
	. f3 ( \ii0505|dx_net  )
);
 defparam ii0518.config_data = "0708";
REGS  \u_sdram_to_RGB_dma_addr__reg[19]  (
	. a_sr ( \u_sdram_to_RGB_v_valid_r__reg[1].sr_out  ),
	. di ( \ii0538|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_v_valid_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[19]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_v_valid_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[19] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[19] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[19] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[19] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[20]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[20].sr_out  ),
	. di ( \ii0539|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[20].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[20]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[20].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[20].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[20] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[20] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[20] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[20] .preset = 0;
LUT4  ii0519 (
	. dx ( \ii0519|dx_net  ),
	. f0 ( \u_sdram_to_RGB_buffer_wr_sel__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_display_period_align__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0519.config_data = "00c0";
LUT4  ii0520 (
	. dx ( \ii0520|dx_net  ),
	. f0 ( \u_sdram_to_RGB_buffer_wr_sel__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_display_period_align__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0520.config_data = "c000";
LUT4  ii0521 (
	. dx ( \ii0521|dx_net  ),
	. f0 ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ),
	. f1 ( ),
	. f2 ( \u_arm_u_soc|gpio_0_out_o[1]_net  ),
	. f3 ( )
);
 defparam ii0521.config_data = "00cc";
LUT4  ii0522 (
	. dx ( \ii0522|dx_net  ),
	. f0 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  )
);
 defparam ii0522.config_data = "0055";
LUT4  ii0523 (
	. dx ( \ii0523|dx_net  ),
	. f0 ( \u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net  )
);
 defparam ii0523.config_data = "f5f0";
M7S_IO_DDR  dedicated_io_cell_u267_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u267_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u267_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u267_inst.seri_ref = 0;
 defparam dedicated_io_cell_u267_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u267_inst.vref_sel = 0;
 defparam dedicated_io_cell_u267_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u267_inst.para_ref = 0;
 defparam dedicated_io_cell_u267_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u267_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u267_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u267_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u267_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u267_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u267_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u267_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u267_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u267_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u267_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u267_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u267_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u267_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u267_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u267_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u267_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u267_inst.vref_en = 0;
 defparam dedicated_io_cell_u267_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u267_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u267_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u267_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u267_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u267_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u267_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u267_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u267_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u267_inst.manual_en = 0;
 defparam dedicated_io_cell_u267_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u267_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u267_inst.optional_function = "A7,A5";
 defparam dedicated_io_cell_u267_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u267_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u267_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u267_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u267_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u267_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u267_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0524 (
	. dx ( \ii0524|dx_net  ),
	. f0 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  ),
	. f3 ( )
);
 defparam ii0524.config_data = "030c";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc285 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc286 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf .is_en_used = "true";
LUT4  ii0525 (
	. dx ( \ii0525|dx_net  ),
	. f0 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net  )
);
 defparam ii0525.config_data = "060c";
REGS  \u_colorgen_v_cnt__reg[4]  (
	. a_sr ( \u_colorgen_v_cnt__reg[7].sr_out  ),
	. di ( \ii0492|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[4]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[4] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[4] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[4] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[4] .preset = 0;
LUT4  ii0526 (
	. dx ( \ii0526|dx_net  ),
	. f0 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  )
);
 defparam ii0526.config_data = "9333";
LBUF  \u_sdram_to_RGB_addr_cnt__reg[7].lbuf  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[7].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[7].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_addr_cnt__reg[7].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_addr_cnt__reg[7].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[7].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc287 ,
		/* sh [0] */ \u_sdram_to_RGB_addr_cnt__reg[7].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[12]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] .preset = 0;
LUT4  ii0527 (
	. dx ( \ii0527|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ),
	. f2 ( \ii0526|dx_net  ),
	. f3 ( )
);
 defparam ii0527.config_data = "0303";
LUT4  ii0528 (
	. dx ( \ii0528|dx_net  ),
	. f0 ( \u_sdram_to_RGB_buffer_rd_sel__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0528.config_data = "cf30";
REGS  \u_sdram_to_RGB_dma_addr__reg[21]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[23].sr_out  ),
	. di ( \ii0540|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[21]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[21] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[21] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[21] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[21] .preset = 0;
LUT4  ii0529 (
	. dx ( \ii0529|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_buffer_wr_sel__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0529.config_data = "3c3c";
LUT4  ii0530 (
	. dx ( \ii0530|dx_net  ),
	. f0 ( \u_colorgen_h_valid__reg|qx_net  ),
	. f1 ( \u_colorgen_v_valid__reg|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0530.config_data = "f000";
LUT4  ii0531 (
	. dx ( \ii0531|dx_net  ),
	. f0 ( \u_sdram_to_RGB_de_i_r__reg[0]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_de_i_r__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0531.config_data = "3300";
LUT4  ii0532 (
	. dx ( \ii0532|dx_net  ),
	. f0 ( \u_sdram_to_RGB_v_valid_r__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_v_valid_r__reg[0]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ),
	. f3 ( \u_arm_u_soc|gpio_0_out_o[0]_net  )
);
 defparam ii0532.config_data = "ccac";
CONST  C33R17_ble2_const (
	. out ( )
);
 defparam C33R17_ble2_const.sel = 1;
LUT4  ii0533 (
	. dx ( \ii0533|dx_net  ),
	. f0 ( \u_sdram_to_RGB_v_valid_r__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_v_valid_r__reg[1]|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0533.config_data = "00f0";
LUT4  ii0534 (
	. dx ( \ii0534|dx_net  ),
	. f0 ( \u_sdram_to_RGB_display_period_align__reg|qx_net  ),
	. f1 ( \ii0533|dx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0534.config_data = "fff0";
M7S_IO_DDR  dedicated_io_cell_u261_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u261_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u261_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u261_inst.seri_ref = 0;
 defparam dedicated_io_cell_u261_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u261_inst.vref_sel = 0;
 defparam dedicated_io_cell_u261_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u261_inst.para_ref = 0;
 defparam dedicated_io_cell_u261_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u261_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u261_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u261_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u261_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u261_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u261_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u261_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u261_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u261_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u261_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u261_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u261_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u261_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u261_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u261_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u261_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u261_inst.vref_en = 0;
 defparam dedicated_io_cell_u261_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u261_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u261_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u261_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u261_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u261_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u261_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u261_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u261_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u261_inst.manual_en = 0;
 defparam dedicated_io_cell_u261_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u261_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u261_inst.optional_function = "A9,A13";
 defparam dedicated_io_cell_u261_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u261_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u261_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u261_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u261_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u261_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u261_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0535 (
	. dx ( \ii0535|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_addr_cnt__reg[6]|qx_net  ),
	. f2 ( \io_cell_display_sel_inst|id_q_net  ),
	. f3 ( )
);
 defparam ii0535.config_data = "c0c0";
REGS  \u_colorgen_v_cnt__reg[5]  (
	. a_sr ( \u_colorgen_v_cnt__reg[7].sr_out  ),
	. di ( \ii0493|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[5]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[5] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[5] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[5] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[5] .preset = 0;
LUT4  ii0536 (
	. dx ( \ii0536|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[7]|qx_net  ),
	. f1 ( \io_cell_display_sel_inst|id_q_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0536.config_data = "f000";
REGS  u_sdram_to_RGB_de_i_start_pulse__reg (
	. a_sr ( \u_sdram_to_RGB_de_i_start_pulse__reg.sr_out  ),
	. di ( \ii0531|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_de_i_start_pulse__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_de_i_start_pulse__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_de_i_start_pulse__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_de_i_start_pulse__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_de_i_start_pulse__reg.preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[13]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] .preset = 0;
LUT4  ii0537 (
	. dx ( \ii0537|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  ),
	. f1 ( \io_cell_display_sel_inst|id_q_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0537.config_data = "f000";
LUT4  ii0538 (
	. dx ( \ii0538|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[9]|qx_net  ),
	. f1 ( \io_cell_display_sel_inst|id_q_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0538.config_data = "f000";
REGS  \u_sdram_to_RGB_dma_addr__reg[22]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[23].sr_out  ),
	. di ( \ii0541|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[22]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[22] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[22] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[22] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[22] .preset = 0;
LUT4  ii0539 (
	. dx ( \ii0539|dx_net  ),
	. f0 ( \u_sdram_to_RGB_addr_cnt__reg[10]|qx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \io_cell_display_sel_inst|id_q_net  )
);
 defparam ii0539.config_data = "aa00";
LUT4  ii0540 (
	. dx ( \ii0540|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  ),
	. f2 ( \io_cell_display_sel_inst|id_q_net  ),
	. f3 ( )
);
 defparam ii0540.config_data = "c0c0";
LUT4  ii0541 (
	. dx ( \ii0541|dx_net  ),
	. f0 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net  ),
	. f1 ( ),
	. f2 ( \io_cell_display_sel_inst|id_q_net  ),
	. f3 ( )
);
 defparam ii0541.config_data = "cc00";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sh0 ,
		/* sh [0] (nc) */ nc288 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf .is_en_used = "true";
LUT4  ii0542 (
	. dx ( \ii0542|dx_net  ),
	. f0 ( \io_cell_display_sel_inst|id_q_net  ),
	. f1 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0542.config_data = "f000";
LUT4  ii0543 (
	. dx ( \ii0543|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net  ),
	. f2 ( \io_cell_display_sel_inst|id_q_net  ),
	. f3 ( )
);
 defparam ii0543.config_data = "c0c0";
CONST  C33R18_ble3_const (
	. out ( )
);
 defparam C33R18_ble3_const.sel = 1;
LUT4  ii0544 (
	. dx ( \ii0544|dx_net  ),
	. f0 ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ),
	. f1 ( ),
	. f2 ( \io_cell_display_sel_inst|id_q_net  ),
	. f3 ( )
);
 defparam ii0544.config_data = "cc00";
LUT4  ii0545 (
	. dx ( \ii0545|dx_net  ),
	. f0 ( \u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_display_period_align__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0545.config_data = "f0c0";
REGS  \u_colorgen_v_cnt__reg[6]  (
	. a_sr ( \u_colorgen_v_cnt__reg[7].sr_out  ),
	. di ( \ii0495|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[6]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[6] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[6] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[6] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[6] .preset = 0;
LUT4  ii0546 (
	. dx ( \ii0546|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  )
);
 defparam ii0546.config_data = "0a0a";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[14]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] .preset = 0;
LUT4  ii0547 (
	. dx ( \ii0547|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0547.config_data = "30c0";
LUT4  ii0548 (
	. dx ( \ii0548|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  )
);
 defparam ii0548.config_data = "28a0";
REGS  \u_sdram_to_RGB_dma_addr__reg[23]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[23].sr_out  ),
	. di ( \ii0542|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[23]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[23].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[23].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[23] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[23] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[23] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[23] .preset = 0;
LUT4  ii0549 (
	. dx ( \ii0549|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net  ),
	. f3 ( )
);
 defparam ii0549.config_data = "c000";
LUT4  ii0550 (
	. dx ( \ii0550|dx_net  ),
	. f0 ( \ii0549|dx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0550.config_data = "0cc0";
LUT4  ii0551 (
	. dx ( \ii0551|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net  ),
	. f2 ( \ii0549|dx_net  ),
	. f3 ( )
);
 defparam ii0551.config_data = "c0c0";
LBUF  \u_sdram_to_RGB_dma_addr__reg[17].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[17].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[17].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[17].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[17].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[17].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc289 ,
		/* sh [0] */ \u_sdram_to_RGB_dma_addr__reg[17].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[17].lbuf .is_en_used = "false";
M7S_IO_DDR  dedicated_io_cell_u251_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u251_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u251_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u251_inst.seri_ref = 0;
 defparam dedicated_io_cell_u251_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u251_inst.vref_sel = 0;
 defparam dedicated_io_cell_u251_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u251_inst.para_ref = 0;
 defparam dedicated_io_cell_u251_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u251_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u251_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u251_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u251_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u251_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u251_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u251_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u251_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u251_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u251_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u251_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u251_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u251_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u251_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u251_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u251_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u251_inst.vref_en = 0;
 defparam dedicated_io_cell_u251_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u251_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u251_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u251_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u251_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u251_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u251_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u251_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u251_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u251_inst.manual_en = 0;
 defparam dedicated_io_cell_u251_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u251_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u251_inst.optional_function = "A12,A10";
 defparam dedicated_io_cell_u251_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u251_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u251_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u251_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u251_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u251_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u251_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0552 (
	. dx ( \ii0552|dx_net  ),
	. f0 ( \ii0551|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net  )
);
 defparam ii0552.config_data = "4488";
LUT4  ii0553 (
	. dx ( \ii0553|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \ii0551|dx_net  )
);
 defparam ii0553.config_data = "aa00";
LUT4  ii0554 (
	. dx ( \ii0554|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net  ),
	. f1 ( \ii0553|dx_net  ),
	. f2 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0554.config_data = "0cc0";
REGS  \u_sdram_to_RGB_de_i_r_sclk__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. di ( \ii0530|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[0] .preset = 0;
LUT4  ii0555 (
	. dx ( \ii0555|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net  ),
	. f1 ( \ii0553|dx_net  ),
	. f2 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net  )
);
 defparam ii0555.config_data = "4888";
REGS  \u_colorgen_v_cnt__reg[7]  (
	. a_sr ( \u_colorgen_v_cnt__reg[7].sr_out  ),
	. di ( \ii0496|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[7]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[7].sclk_out  ),
	. shift ( \u_colorgen_v_cnt__reg[7].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[7] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[7] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[7] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[7] .preset = 0;
CONST  C37R10_ble2_const (
	. out ( )
);
 defparam C37R10_ble2_const.sel = 0;
LUT4  ii0556 (
	. dx ( \ii0556|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net  ),
	. f1 ( \ii0551|dx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net  )
);
 defparam ii0556.config_data = "8000";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[15]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u247_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u247_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u247_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u247_inst.seri_ref = 0;
 defparam dedicated_io_cell_u247_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u247_inst.vref_sel = 0;
 defparam dedicated_io_cell_u247_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u247_inst.para_ref = 0;
 defparam dedicated_io_cell_u247_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u247_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u247_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u247_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u247_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u247_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u247_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u247_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u247_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u247_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u247_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u247_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u247_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u247_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u247_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u247_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u247_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u247_inst.vref_en = 0;
 defparam dedicated_io_cell_u247_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u247_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u247_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u247_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u247_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u247_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u247_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u247_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u247_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u247_inst.manual_en = 0;
 defparam dedicated_io_cell_u247_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u247_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u247_inst.optional_function = "A14,A1";
 defparam dedicated_io_cell_u247_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u247_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u247_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u247_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u247_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u247_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u247_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0557 (
	. dx ( \ii0557|dx_net  ),
	. f0 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f1 ( \ii0556|dx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net  ),
	. f3 ( )
);
 defparam ii0557.config_data = "3c00";
LUT4  ii0558 (
	. dx ( \ii0558|dx_net  ),
	. f0 ( \ii0556|dx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  )
);
 defparam ii0558.config_data = "28a0";
REGS  \u_sdram_to_RGB_dma_addr__reg[24]  (
	. a_sr ( \u_sdram_to_RGB_v_valid_r__reg[0].sr_out  ),
	. di ( \ii0543|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_v_valid_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[24]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_v_valid_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[24] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[24] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[24] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[24] .preset = 0;
LUT4  ii0559 (
	. dx ( \ii0559|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net  ),
	. f1 ( \ii0556|dx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net  )
);
 defparam ii0559.config_data = "a000";
LUT4  ii0560 (
	. dx ( \ii0560|dx_net  ),
	. f0 ( \ii0559|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net  )
);
 defparam ii0560.config_data = "4488";
LBUF  \u_sdram_to_RGB_addr_cnt__reg[5].lbuf  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[5].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[5].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_addr_cnt__reg[5].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_addr_cnt__reg[5].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[5].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_addr_cnt__reg[5].sh0 ,
		/* sh [0] (nc) */ nc290 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5].lbuf .is_en_used = "true";
LUT4  ii0561 (
	. dx ( \ii0561|dx_net  ),
	. f0 ( ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  ),
	. f3 ( )
);
 defparam ii0561.config_data = "3333";
LUT4  ii0562 (
	. dx ( \ii0562|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0562.config_data = "33cc";
LUT4  ii0563 (
	. dx ( \ii0563|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  ),
	. f3 ( )
);
 defparam ii0563.config_data = "3fc0";
LUT4  ii0564 (
	. dx ( \ii0564|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net  )
);
 defparam ii0564.config_data = "6aaa";
REGS  \u_sdram_to_RGB_de_i_r_sclk__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[1] .preset = 0;
LUT4  ii0565 (
	. dx ( \ii0565|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net  )
);
 defparam ii0565.config_data = "8000";
REGS  \u_colorgen_v_cnt__reg[8]  (
	. a_sr ( \u_colorgen_v_cnt__reg[8].sr_out  ),
	. di ( \ii0498|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[8]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[8].sclk_out  ),
	. shift ( \u_colorgen_v_cnt__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[8] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[8] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[8] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[8] .preset = 0;
LUT4  ii0566 (
	. dx ( \ii0566|dx_net  ),
	. f0 ( ),
	. f1 ( \ii0565|dx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  ),
	. f3 ( )
);
 defparam ii0566.config_data = "3c3c";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[16]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] .preset = 0;
LUT4  ii0567 (
	. dx ( \ii0567|dx_net  ),
	. f0 ( \ii0565|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  )
);
 defparam ii0567.config_data = "66cc";
LBUF  \u_colorgen_h_cnt__reg[9].lbuf  (
	. a_sr ( \u_colorgen_h_cnt__reg[9].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_colorgen_h_cnt__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_colorgen_h_cnt__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_colorgen_h_cnt__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_colorgen_h_cnt__reg[9].sh0 ,
		/* sh [0] (nc) */ nc291 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_colorgen_h_cnt__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[9].lbuf .is_en_used = "false";
LUT4  ii0568 (
	. dx ( \ii0568|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net  ),
	. f1 ( \ii0565|dx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  )
);
 defparam ii0568.config_data = "6ccc";
REGS  \u_sdram_to_RGB_dma_addr__reg[25]  (
	. a_sr ( \u_sdram_to_RGB_v_valid_r__reg[1].sr_out  ),
	. di ( \ii0544|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_v_valid_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[25]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_v_valid_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[25] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[25] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[25] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[25] .preset = 0;
LUT4  ii0569 (
	. dx ( \ii0569|dx_net  ),
	. f0 ( \ii0565|dx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  )
);
 defparam ii0569.config_data = "8000";
LUT4  ii0570 (
	. dx ( \ii0570|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net  ),
	. f1 ( ),
	. f2 ( \ii0569|dx_net  ),
	. f3 ( )
);
 defparam ii0570.config_data = "33cc";
LBUF  \u_sdram_to_RGB_text__reg[9].lbuf  (
	. a_sr ( \u_sdram_to_RGB_text__reg[9].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_text__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_text__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_text__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_text__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc292 ,
		/* sh [0] */ \u_sdram_to_RGB_text__reg[9].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_text__reg[9].lbuf .is_en_used = "false";
LUT4  ii0571 (
	. dx ( \ii0571|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net  ),
	. f2 ( \ii0569|dx_net  ),
	. f3 ( )
);
 defparam ii0571.config_data = "3cf0";
REGS  \u_sdram_to_RGB_bmp_fig_chg__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[12].sr_out  ),
	. di ( \ii0521|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[0] .preset = 0;
LUT4  ii0572 (
	. dx ( \ii0572|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  )
);
 defparam ii0572.config_data = "f5a0";
LUT4  ii0573 (
	. dx ( \ii0573|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net  )
);
 defparam ii0573.config_data = "bb88";
M7S_IO_DDR  dedicated_io_cell_u237_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u237_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u237_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u237_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u237_inst.seri_ref = 0;
 defparam dedicated_io_cell_u237_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u237_inst.vref_sel = 0;
 defparam dedicated_io_cell_u237_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u237_inst.para_ref = 0;
 defparam dedicated_io_cell_u237_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u237_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u237_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u237_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u237_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u237_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u237_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u237_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u237_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u237_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u237_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u237_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u237_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u237_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u237_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u237_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u237_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u237_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u237_inst.vref_en = 0;
 defparam dedicated_io_cell_u237_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u237_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u237_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u237_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u237_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u237_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u237_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u237_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u237_inst.manual_en = 0;
 defparam dedicated_io_cell_u237_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u237_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u237_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u237_inst.optional_function = "DQ4,CKE";
 defparam dedicated_io_cell_u237_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u237_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u237_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u237_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u237_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u237_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u237_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u237_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0574 (
	. dx ( \ii0574|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  )
);
 defparam ii0574.config_data = "dd88";
REGS  \u_sdram_to_RGB_de_i_r_sclk__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[2] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc293 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf .is_en_used = "true";
LUT4  ii0575 (
	. dx ( \ii0575|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  )
);
 defparam ii0575.config_data = "fa50";
REGS  \u_colorgen_v_cnt__reg[9]  (
	. a_sr ( \u_colorgen_v_cnt__reg[9].sr_out  ),
	. di ( \ii0499|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_v_cnt__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_v_cnt__reg[9]|qx_net  ),
	. sclk ( \u_colorgen_v_cnt__reg[9].sclk_out  ),
	. shift ( \u_colorgen_v_cnt__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_v_cnt__reg[9] .use_reg_fdbk = "false";
 defparam \u_colorgen_v_cnt__reg[9] .shift_direct = "up";
 defparam \u_colorgen_v_cnt__reg[9] .ignore_shift = "true";
 defparam \u_colorgen_v_cnt__reg[9] .preset = 0;
LUT4  ii0576 (
	. dx ( \ii0576|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  )
);
 defparam ii0576.config_data = "dd88";
REGS  u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out  ),
	. di ( \ii0651|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[17]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] .preset = 0;
LUT4  ii0577 (
	. dx ( \ii0577|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0577.config_data = "fc30";
LUT4  ii0578 (
	. dx ( \ii0578|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net  ),
	. f3 ( )
);
 defparam ii0578.config_data = "fc0c";
REGS  \u_sdram_to_RGB_dma_addr__reg[26]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[27].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[27].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[26]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[27].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[26] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[26] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[26] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[26] .preset = 0;
LUT4  ii0579 (
	. dx ( \ii0579|dx_net  ),
	. f0 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0579.config_data = "ccf0";
LUT4  ii0580 (
	. dx ( \ii0580|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0580.config_data = "f3c0";
LUT4  ii0581 (
	. dx ( \ii0581|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net  )
);
 defparam ii0581.config_data = "ee22";
REGS  \u_sdram_to_RGB_bmp_fig_chg__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out  ),
	. shift ( \u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1] .preset = 0;
LUT4  ii0582 (
	. dx ( \ii0582|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0582.config_data = "fc30";
LUT4  ii0583 (
	. dx ( \ii0583|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0583.config_data = "fc30";
CONST  C37R11_ble2_const (
	. out ( )
);
 defparam C37R11_ble2_const.sel = 0;
LUT4  ii0584 (
	. dx ( \ii0584|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net  ),
	. f3 ( )
);
 defparam ii0584.config_data = "fc0c";
LBUF  \u_colorgen_h_cnt__reg[8].lbuf  (
	. a_sr ( \u_colorgen_h_cnt__reg[8].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_colorgen_h_cnt__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_colorgen_h_cnt__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_colorgen_h_cnt__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_colorgen_h_cnt__reg[8].sh0 ,
		/* sh [0] (nc) */ nc294 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_colorgen_h_cnt__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[8].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_de_i_r_sclk__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out  ),
	. di ( \u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out  ),
	. shift ( \u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3] .preset = 0;
LBUF  \u_sdram_to_RGB_dma_addr__reg[15].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[15].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[15].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[15].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[15].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[15].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_dma_addr__reg[15].sh0 ,
		/* sh [0] (nc) */ nc295 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[15].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out  ),
	. di ( \ii0744|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u231_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u231_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u231_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u231_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u231_inst.seri_ref = 0;
 defparam dedicated_io_cell_u231_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.vref_sel = 0;
 defparam dedicated_io_cell_u231_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u231_inst.para_ref = 0;
 defparam dedicated_io_cell_u231_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u231_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u231_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u231_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u231_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u231_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u231_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u231_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u231_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u231_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u231_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u231_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u231_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u231_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u231_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u231_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u231_inst.vref_en = 0;
 defparam dedicated_io_cell_u231_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u231_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u231_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u231_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u231_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u231_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u231_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u231_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u231_inst.manual_en = 0;
 defparam dedicated_io_cell_u231_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u231_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u231_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u231_inst.optional_function = "DQ8,DQ1";
 defparam dedicated_io_cell_u231_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u231_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u231_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u231_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u231_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u231_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u231_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0585 (
	. dx ( \ii0585|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net  )
);
 defparam ii0585.config_data = "bb88";
LUT4  ii0586 (
	. dx ( \ii0586|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0586.config_data = "f3c0";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[18]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] .preset = 0;
LUT4  ii0587 (
	. dx ( \ii0587|dx_net  ),
	. f0 ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net  )
);
 defparam ii0587.config_data = "ee22";
LUT4  ii0588 (
	. dx ( \ii0588|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_other_1_beat_valid__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0588.config_data = "cc00";
REGS  \u_sdram_to_RGB_dma_addr__reg[27]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[27].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[27].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[27]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[27].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[27].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[27] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[27] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[27] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[27] .preset = 0;
LUT4  ii0589 (
	. dx ( \ii0589|dx_net  ),
	. f0 ( \u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_other_1_beat_valid__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0589.config_data = "ff0c";
LUT4  ii0590 (
	. dx ( \ii0590|dx_net  ),
	. f0 ( \u_sdram_to_RGB_text__reg[7]|qx_net  ),
	. f1 ( \io_cell_buttonIn2_inst|id_q_net  ),
	. f2 ( \io_cell_buttonIn3_inst|id_q_net  ),
	. f3 ( \ii0533|dx_net  )
);
 defparam ii0590.config_data = "f520";
LUT4  ii0600 (
	. dx ( \ii0600|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( \ii0599|dx_net  ),
	. f3 ( )
);
 defparam ii0600.config_data = "cccf";
M7S_IO_VREF  dedicated_io_cell_u227_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u227_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u227_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_sclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u227_inst.seri_ref = 0;
 defparam dedicated_io_cell_u227_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_ddr_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.vref_sel = 0;
 defparam dedicated_io_cell_u227_inst.cfg_id_sel_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u227_inst.para_ref = 0;
 defparam dedicated_io_cell_u227_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u227_inst.ndr_cfg_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u227_inst.pdr_cfg_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u227_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u227_inst.tpd_cfg_0 = 0;
 defparam dedicated_io_cell_u227_inst.tpu_cfg_0 = 0;
 defparam dedicated_io_cell_u227_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u227_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u227_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u227_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u227_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u227_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u227_inst.vref_en = 1;
 defparam dedicated_io_cell_u227_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u227_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u227_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u227_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u227_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_od_sel_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u227_inst.cfg_sclk_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u227_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u227_inst.manual_en = 0;
 defparam dedicated_io_cell_u227_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u227_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u227_inst.optional_function = "VREF0,DQ12";
 defparam dedicated_io_cell_u227_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_d_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u227_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u227_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_oen_sel_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u227_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u227_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_userio_en_0 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u227_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0591 (
	. dx ( \ii0591|dx_net  ),
	. f0 ( \io_cell_buttonIn2_inst|id_q_net  ),
	. f1 ( \ii0533|dx_net  ),
	. f2 ( \u_sdram_to_RGB_text__reg[8]|qx_net  ),
	. f3 ( \io_cell_buttonIn3_inst|id_q_net  )
);
 defparam ii0591.config_data = "8cfc";
LUT4  ii0601 (
	. dx ( \ii0601|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  ),
	. f2 ( \u_arm_u_soc|fp0_m_ahb_ready_net  ),
	. f3 ( )
);
 defparam ii0601.config_data = "0c00";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc296 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf .is_en_used = "true";
LUT4  ii0592 (
	. dx ( \ii0592|dx_net  ),
	. f0 ( \io_cell_buttonIn3_inst|id_q_net  ),
	. f1 ( \ii0533|dx_net  ),
	. f2 ( \io_cell_buttonIn2_inst|id_q_net  ),
	. f3 ( \u_sdram_to_RGB_text__reg[9]|qx_net  )
);
 defparam ii0592.config_data = "8aca";
LUT4  ii0602 (
	. dx ( \ii0602|dx_net  ),
	. f0 ( \u_arm_u_soc|fp0_m_ahb_resp_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f3 ( )
);
 defparam ii0602.config_data = "cc00";
LUT4  ii0593 (
	. dx ( \ii0593|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f3 ( \u_arm_u_soc|fp0_m_ahb_ready_net  )
);
 defparam ii0593.config_data = "0200";
LUT4  ii0603 (
	. dx ( \ii0603|dx_net  ),
	. f0 ( \ii0601|dx_net  ),
	. f1 ( \ii0602|dx_net  ),
	. f2 ( ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0603.config_data = "afaa";
LBUF  \u_sdram_to_RGB_addr_cnt__reg[3].lbuf  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[3].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[3].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_addr_cnt__reg[3].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_addr_cnt__reg[3].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[3].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc297 ,
		/* sh [0] */ \u_sdram_to_RGB_addr_cnt__reg[3].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3].lbuf .is_en_used = "true";
CONST  C33R18_ble0_const (
	. out ( )
);
 defparam C33R18_ble0_const.sel = 0;
LUT4  ii0594 (
	. dx ( \ii0594|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net  )
);
 defparam ii0594.config_data = "8000";
LUT4  ii0604 (
	. dx ( \ii0604|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0604.config_data = "0c03";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out  ),
	. di ( \ii0747|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] .preset = 0;
LUT4  ii0595 (
	. dx ( \ii0595|dx_net  ),
	. f0 ( ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  )
);
 defparam ii0595.config_data = "1111";
LUT4  ii0605 (
	. dx ( \ii0605|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ),
	. f2 ( ),
	. f3 ( )
);
 defparam ii0605.config_data = "000f";
LUT4  ii0596 (
	. dx ( \ii0596|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net  ),
	. f2 ( \ii0595|dx_net  ),
	. f3 ( \ii0594|dx_net  )
);
 defparam ii0596.config_data = "2000";
LUT4  ii0606 (
	. dx ( \ii0606|dx_net  ),
	. f0 ( \ii0597|dx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \ii0605|dx_net  )
);
 defparam ii0606.config_data = "aa00";
LBUF  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0724|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sh0 ,
		/* sh [0] (nc) */ nc298 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[20]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[19]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] .preset = 0;
LUT4  ii0597 (
	. dx ( \ii0597|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net  )
);
 defparam ii0597.config_data = "0001";
LUT4  ii0607 (
	. dx ( \ii0607|dx_net  ),
	. f0 ( \ii0594|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net  ),
	. f3 ( \ii0595|dx_net  )
);
 defparam ii0607.config_data = "c400";
LBUF  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0646|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc299 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf .is_en_used = "true";
LUT4  ii0598 (
	. dx ( \ii0598|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ),
	. f3 ( \ii0597|dx_net  )
);
 defparam ii0598.config_data = "0222";
LUT4  ii0608 (
	. dx ( \ii0608|dx_net  ),
	. f0 ( \ii0607|dx_net  ),
	. f1 ( \ii0598|dx_net  ),
	. f2 ( \ii0606|dx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0608.config_data = "0002";
REGS  \u_sdram_to_RGB_dma_addr__reg[28]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[28].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[28].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[28]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[28].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[28].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[28] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[28] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[28] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[28] .preset = 0;
LUT4  ii0599 (
	. dx ( \ii0599|dx_net  ),
	. f0 ( \ii0593|dx_net  ),
	. f1 ( \ii0596|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net  ),
	. f3 ( \ii0598|dx_net  )
);
 defparam ii0599.config_data = "f200";
LUT4  ii0609 (
	. dx ( \ii0609|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net  )
);
 defparam ii0609.config_data = "11ee";
LUT4  ii0610 (
	. dx ( \ii0610|dx_net  ),
	. f0 ( \ii0608|dx_net  ),
	. f1 ( \ii0599|dx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \ii0609|dx_net  )
);
 defparam ii0610.config_data = "000d";
CONST  C37R11_ble1_const (
	. out ( )
);
 defparam C37R11_ble1_const.sel = 1;
LUT4  ii0611 (
	. dx ( \ii0611|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  )
);
 defparam ii0611.config_data = "8000";
REGS  \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sr_out  ),
	. di ( \ii0640|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u221_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u221_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u221_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u221_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u221_inst.seri_ref = 0;
 defparam dedicated_io_cell_u221_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.vref_sel = 0;
 defparam dedicated_io_cell_u221_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u221_inst.para_ref = 0;
 defparam dedicated_io_cell_u221_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u221_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u221_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u221_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u221_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u221_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u221_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u221_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u221_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u221_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u221_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u221_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u221_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u221_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u221_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u221_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u221_inst.vref_en = 0;
 defparam dedicated_io_cell_u221_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u221_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u221_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u221_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u221_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u221_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u221_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u221_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u221_inst.manual_en = 0;
 defparam dedicated_io_cell_u221_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u221_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u221_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u221_inst.optional_function = "DQ7,DM0";
 defparam dedicated_io_cell_u221_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u221_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u221_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u221_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u221_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u221_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u221_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0612 (
	. dx ( \ii0612|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  )
);
 defparam ii0612.config_data = "0001";
LUT4  ii0613 (
	. dx ( \ii0613|dx_net  ),
	. f0 ( \ii0597|dx_net  ),
	. f1 ( \ii0594|dx_net  ),
	. f2 ( \ii0611|dx_net  ),
	. f3 ( \ii0612|dx_net  )
);
 defparam ii0613.config_data = "8caf";
LUT4  ii0614 (
	. dx ( \ii0614|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net  )
);
 defparam ii0614.config_data = "01fe";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out  ),
	. di ( \ii0748|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] .preset = 0;
CONST  C33R19_ble1_const (
	. out ( )
);
 defparam C33R19_ble1_const.sel = 1;
LUT4  ii0615 (
	. dx ( \ii0615|dx_net  ),
	. f0 ( \ii0613|dx_net  ),
	. f1 ( \ii0614|dx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \ii0608|dx_net  )
);
 defparam ii0615.config_data = "03ab";
LUT4  ii0616 (
	. dx ( \ii0616|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net  )
);
 defparam ii0616.config_data = "0001";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[21]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] .preset = 0;
LUT4  ii0617 (
	. dx ( \ii0617|dx_net  ),
	. f0 ( \ii0593|dx_net  ),
	. f1 ( \ii0613|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net  ),
	. f3 ( \ii0616|dx_net  )
);
 defparam ii0617.config_data = "f066";
LUT4  ii0618 (
	. dx ( \ii0618|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \ii0616|dx_net  )
);
 defparam ii0618.config_data = "00aa";
REGS  \u_sdram_to_RGB_dma_addr__reg[29]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ),
	. di ( \VCC_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[29]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[29] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[29] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[29] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[29] .preset = 0;
REGS  \u_sdram_to_RGB_dma_addr__reg[30]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[30].sr_out  ),
	. di ( \io_cell_display_sel_inst|id_q_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[30]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[30].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[30].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[30] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[30] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[30] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[30] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out  ),
	. di ( \ii0649|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] .preset = 0;
LUT4  ii0619 (
	. dx ( \ii0619|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \ii0618|dx_net  )
);
 defparam ii0619.config_data = "1212";
LUT4  ii0620 (
	. dx ( \ii0620|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net  ),
	. f3 ( \ii0618|dx_net  )
);
 defparam ii0620.config_data = "0d02";
LBUF  \u_sdram_to_RGB_addr_cnt__reg[2].lbuf  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[2].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[2].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_addr_cnt__reg[2].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_addr_cnt__reg[2].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[2].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc300 ,
		/* sh [0] */ \u_sdram_to_RGB_addr_cnt__reg[2].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2].lbuf .is_en_used = "true";
LUT4  ii0621 (
	. dx ( \ii0621|dx_net  ),
	. f0 ( \ii0618|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net  )
);
 defparam ii0621.config_data = "1e0f";
REGS  \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sr_out  ),
	. di ( \ii0642|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] .preset = 0;
LUT4  ii0622 (
	. dx ( \ii0622|dx_net  ),
	. f0 ( ),
	. f1 ( \ii0621|dx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( )
);
 defparam ii0622.config_data = "0303";
LUT4  ii0623 (
	. dx ( \ii0623|dx_net  ),
	. f0 ( \ii0607|dx_net  ),
	. f1 ( \ii0606|dx_net  ),
	. f2 ( \ii0598|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net  )
);
 defparam ii0623.config_data = "f5f2";
LBUF  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0724|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc301 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf .is_en_used = "true";
LUT4  ii0624 (
	. dx ( \ii0624|dx_net  ),
	. f0 ( \ii0623|dx_net  ),
	. f1 ( \ii0613|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ),
	. f3 ( \ii0597|dx_net  )
);
 defparam ii0624.config_data = "a200";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out  ),
	. di ( \ii0749|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0646|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0 ,
		/* sh [0] (nc) */ nc302 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf .is_en_used = "true";
LBUF  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0646|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sh0 ,
		/* sh [0] (nc) */ nc303 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf .is_en_used = "true";
LUT4  ii0625 (
	. dx ( \ii0625|dx_net  ),
	. f0 ( \ii0606|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. f2 ( \ii0596|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  )
);
 defparam ii0625.config_data = "7566";
LUT4  ii0626 (
	. dx ( \ii0626|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. f2 ( \ii0606|dx_net  ),
	. f3 ( \ii0596|dx_net  )
);
 defparam ii0626.config_data = "5e1e";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[22]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] .preset = 0;
LUT4  ii0627 (
	. dx ( \ii0627|dx_net  ),
	. f0 ( \ii0626|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ),
	. f3 ( \ii0625|dx_net  )
);
 defparam ii0627.config_data = "ee00";
M7S_IO_DDR  dedicated_io_cell_u211_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u211_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u211_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u211_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u211_inst.seri_ref = 0;
 defparam dedicated_io_cell_u211_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.vref_sel = 0;
 defparam dedicated_io_cell_u211_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u211_inst.para_ref = 0;
 defparam dedicated_io_cell_u211_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u211_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u211_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u211_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u211_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u211_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u211_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u211_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u211_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u211_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u211_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u211_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u211_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u211_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u211_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u211_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u211_inst.vref_en = 0;
 defparam dedicated_io_cell_u211_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u211_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u211_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u211_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u211_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u211_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u211_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u211_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u211_inst.manual_en = 0;
 defparam dedicated_io_cell_u211_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u211_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u211_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u211_inst.optional_function = "DQ0,DQ11";
 defparam dedicated_io_cell_u211_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u211_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u211_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u211_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u211_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u211_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u211_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0628 (
	. dx ( \ii0628|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0628.config_data = "3030";
REGS  \u_sdram_to_RGB_dma_addr__reg[31]  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[31].sr_out  ),
	. di ( \GND_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[31].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_addr__reg[31]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[31].sclk_out  ),
	. shift ( \u_sdram_to_RGB_dma_addr__reg[31].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[31] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[31] .shift_direct = "up";
 defparam \u_sdram_to_RGB_dma_addr__reg[31] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[31] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sr_out  ),
	. di ( \ii0650|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] .preset = 0;
LUT4  ii0629 (
	. dx ( \ii0629|dx_net  ),
	. f0 ( \ii0628|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f2 ( \u_arm_u_soc|fp0_m_ahb_ready_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net  )
);
 defparam ii0629.config_data = "0400";
LUT4  ii0630 (
	. dx ( \ii0630|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  ),
	. f1 ( \ii0605|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. f3 ( \ii0597|dx_net  )
);
 defparam ii0630.config_data = "0020";
LUT4  ii0631 (
	. dx ( \ii0631|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net  ),
	. f1 ( \ii0630|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net  )
);
 defparam ii0631.config_data = "aaa8";
REGS  \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out  ),
	. di ( \ii0644|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] .preset = 0;
CONST  C33R19_ble0_const (
	. out ( )
);
 defparam C33R19_ble0_const.sel = 1;
LUT4  ii0632 (
	. dx ( \ii0632|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net  )
);
 defparam ii0632.config_data = "0f0a";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0603|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc304 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf .is_en_used = "true";
LUT4  ii0633 (
	. dx ( \ii0633|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f1 ( \ii0632|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  )
);
 defparam ii0633.config_data = "0010";
M7S_IO_DDR  dedicated_io_cell_u207_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u207_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u207_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u207_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u207_inst.seri_ref = 0;
 defparam dedicated_io_cell_u207_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.vref_sel = 0;
 defparam dedicated_io_cell_u207_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u207_inst.para_ref = 0;
 defparam dedicated_io_cell_u207_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u207_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u207_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u207_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u207_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u207_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u207_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u207_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u207_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u207_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u207_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u207_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u207_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u207_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u207_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u207_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u207_inst.vref_en = 0;
 defparam dedicated_io_cell_u207_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u207_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u207_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u207_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u207_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u207_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u207_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u207_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u207_inst.manual_en = 0;
 defparam dedicated_io_cell_u207_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u207_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u207_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u207_inst.optional_function = "DQ6,DQ2";
 defparam dedicated_io_cell_u207_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u207_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u207_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u207_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u207_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u207_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u207_inst.cfg_id_setn_en_1 = 0;
LUT4  ii0634 (
	. dx ( \ii0634|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f1 ( \u_arm_u_soc|fp0_m_ahb_resp_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  )
);
 defparam ii0634.config_data = "4020";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out  ),
	. di ( \ii0750|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] .preset = 0;
LUT4  ii0635 (
	. dx ( \ii0635|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net  )
);
 defparam ii0635.config_data = "0001";
LUT4  ii0636 (
	. dx ( \ii0636|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net  )
);
 defparam ii0636.config_data = "0002";
LBUF  \u_sdram_to_RGB_addr_cnt__reg[1].lbuf  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[1].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[1].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_addr_cnt__reg[1].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_addr_cnt__reg[1].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[1].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc305 ,
		/* sh [0] */ \u_sdram_to_RGB_addr_cnt__reg[1].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[23]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] .preset = 0;
LUT4  ii0637 (
	. dx ( \ii0637|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f2 ( \u_arm_u_soc|fp0_m_ahb_ready_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  )
);
 defparam ii0637.config_data = "1030";
LUT4  ii0638 (
	. dx ( \ii0638|dx_net  ),
	. f0 ( \ii0601|dx_net  ),
	. f1 ( \ii0635|dx_net  ),
	. f2 ( \ii0637|dx_net  ),
	. f3 ( \ii0636|dx_net  )
);
 defparam ii0638.config_data = "2033";
LUT4  ii0639 (
	. dx ( \ii0639|dx_net  ),
	. f0 ( \ii0634|dx_net  ),
	. f1 ( \ii0638|dx_net  ),
	. f2 ( \ii0631|dx_net  ),
	. f3 ( \ii0633|dx_net  )
);
 defparam ii0639.config_data = "00d0";
LUT4  ii0640 (
	. dx ( \ii0640|dx_net  ),
	. f0 ( \ii0639|dx_net  ),
	. f1 ( \ii0624|dx_net  ),
	. f2 ( \ii0629|dx_net  ),
	. f3 ( \ii0627|dx_net  )
);
 defparam ii0640.config_data = "4cff";
LUT4  ii0641 (
	. dx ( \ii0641|dx_net  ),
	. f0 ( \ii0636|dx_net  ),
	. f1 ( \ii0602|dx_net  ),
	. f2 ( \ii0635|dx_net  ),
	. f3 ( \u_arm_u_soc|fp0_m_ahb_ready_net  )
);
 defparam ii0641.config_data = "070f";
LUT4  ii0642 (
	. dx ( \ii0642|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f1 ( \ii0641|dx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  )
);
 defparam ii0642.config_data = "dccc";
LUT4  ii0643 (
	. dx ( \ii0643|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f1 ( \u_arm_u_soc|fp0_m_ahb_resp_net  ),
	. f2 ( \u_arm_u_soc|fp0_m_ahb_ready_net  ),
	. f3 ( )
);
 defparam ii0643.config_data = "33f3";
LUT4  ii0644 (
	. dx ( \ii0644|dx_net  ),
	. f0 ( \ii0643|dx_net  ),
	. f1 ( \ii0641|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  )
);
 defparam ii0644.config_data = "2604";
LBUF  \u_colorgen_h_cnt__reg[5].lbuf  (
	. a_sr ( \u_colorgen_h_cnt__reg[5].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[5].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_colorgen_h_cnt__reg[5].lbuf_rc [1],
		/* rc [0] */ \u_colorgen_h_cnt__reg[5].lbuf_rc [0]
	} ),
	. sclk ( \u_colorgen_h_cnt__reg[5].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_colorgen_h_cnt__reg[5].sh0 ,
		/* sh [0] (nc) */ nc306 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_colorgen_h_cnt__reg[5].lbuf .is_le_has_clk = "true";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .le_sync_mode = "false";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .is_le_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .is_le_sr_inv = "false";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .le_lat_mode = "false";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .le_sh0_always_en = "false";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .le_sh1_always_en = "false";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .is_le_clk_inv = "false";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[5].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_dma_addr__reg[12].lbuf  (
	. a_sr ( \u_sdram_to_RGB_dma_addr__reg[12].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_dma_addr__reg[12].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_dma_addr__reg[12].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_dma_addr__reg[12].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_dma_addr__reg[12].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_dma_addr__reg[12].sh0 ,
		/* sh [0] (nc) */ nc307 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_dma_addr__reg[12].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out  ),
	. di ( \ii0751|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] .preset = 0;
LUT4  ii0645 (
	. dx ( \ii0645|dx_net  ),
	. f0 ( ),
	. f1 ( \u_arm_u_soc|fp0_m_ahb_resp_net  ),
	. f2 ( \u_arm_u_soc|fp0_m_ahb_ready_net  ),
	. f3 ( )
);
 defparam ii0645.config_data = "0c0c";
LUT4  ii0646 (
	. dx ( \ii0646|dx_net  ),
	. f0 ( \ii0645|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  )
);
 defparam ii0646.config_data = "1800";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[24]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] .preset = 0;
LUT4  ii0647 (
	. dx ( \ii0647|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net  )
);
 defparam ii0647.config_data = "0100";
LUT4  ii0648 (
	. dx ( \ii0648|dx_net  ),
	. f0 ( ),
	. f1 ( \ii0628|dx_net  ),
	. f2 ( \ii0643|dx_net  ),
	. f3 ( )
);
 defparam ii0648.config_data = "3030";
LUT4  ii0649 (
	. dx ( \ii0649|dx_net  ),
	. f0 ( \ii0648|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net  ),
	. f2 ( \ii0631|dx_net  ),
	. f3 ( \ii0632|dx_net  )
);
 defparam ii0649.config_data = "2232";
LUT4  ii0650 (
	. dx ( \ii0650|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f1 ( \ii0648|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net  )
);
 defparam ii0650.config_data = "0040";
LUT4  ii0651 (
	. dx ( \ii0651|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0651.config_data = "ccc0";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0655|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc308 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf .is_en_used = "true";
LUT4  ii0652 (
	. dx ( \ii0652|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  ),
	. f2 ( ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0652.config_data = "af05";
LUT4  ii0653 (
	. dx ( \ii0653|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net  )
);
 defparam ii0653.config_data = "8000";
LUT4  ii0654 (
	. dx ( \ii0654|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net  ),
	. f2 ( \ii0653|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net  )
);
 defparam ii0654.config_data = "8000";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out  ),
	. di ( \ii0752|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] .preset = 0;
CONST  C37R12_ble0_const (
	. out ( )
);
 defparam C37R12_ble0_const.sel = 1;
LUT4  ii0655 (
	. dx ( \ii0655|dx_net  ),
	. f0 ( \ii0654|dx_net  ),
	. f1 ( \ii0603|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0655.config_data = "e0a0";
LUT4  ii0656 (
	. dx ( \ii0656|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net  )
);
 defparam ii0656.config_data = "8800";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[25]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] .preset = 0;
LUT4  ii0657 (
	. dx ( \ii0657|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net  )
);
 defparam ii0657.config_data = "a000";
LUT4  ii0658 (
	. dx ( \ii0658|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net  )
);
 defparam ii0658.config_data = "8000";
LUT4  ii0659 (
	. dx ( \ii0659|dx_net  ),
	. f0 ( \ii0657|dx_net  ),
	. f1 ( ),
	. f2 ( \ii0656|dx_net  ),
	. f3 ( \ii0658|dx_net  )
);
 defparam ii0659.config_data = "8800";
LUT4  ii0660 (
	. dx ( \ii0660|dx_net  ),
	. f0 ( \ii0659|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0660.config_data = "b1e4";
M7S_IO_LVDS  io_cell_spi_miso_inst (
	. PAD0 ( spi_miso ),
	. PAD1 ( ),
	. align_rstn ( ),
	. alignwd ( ),
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( {
		/* id_q_0 [3] (nc) */ nc309 ,
		/* id_q_0 [2] (nc) */ nc310 ,
		/* id_q_0 [1] (nc) */ nc311 ,
		/* id_q_0 [0] */ \io_cell_spi_miso_inst|id_q_net 
	} ),
	. id_q_1 ( )
,
	. io_reg_clk ( ),
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam io_cell_spi_miso_inst.cfg_userio_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_eclk90_gate_sel_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_sclk_out_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_eclk90_gate_sel_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_sclk_out_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_sclk_gate_sel_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_sclk_gate_sel_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_oen_setn_en_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_setn_inv_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_oen_setn_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.lvds_tx_en_cfg = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_txd3_inv_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_setn_inv_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_txd3_inv_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_id_sel_0 = 1'b0;
 defparam io_cell_spi_miso_inst.td_cfg = 4'h0;
 defparam io_cell_spi_miso_inst.cfg_id_sel_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_eclk90_en_0 = 1'b0;
 defparam io_cell_spi_miso_inst.term_diff_en_cfg = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_eclk90_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_gear_mode7 = 1;
 defparam io_cell_spi_miso_inst.cfg_rstn_inv_0 = 0;
 defparam io_cell_spi_miso_inst.ndr_cfg_0 = 4'h0;
 defparam io_cell_spi_miso_inst.cfg_rstn_inv_1 = 1'b0;
 defparam io_cell_spi_miso_inst.ndr_cfg_1 = 4'h0;
 defparam io_cell_spi_miso_inst.pdr_cfg_0 = 4'h0;
 defparam io_cell_spi_miso_inst.cfg_od_setn_en_0 = 0;
 defparam io_cell_spi_miso_inst.pdr_cfg_1 = 4'h0;
 defparam io_cell_spi_miso_inst.cfg_gear_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_od_setn_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_gear_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_eclk_en_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_eclk_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_eclk_gate_sel_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_fclk_en_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_eclk_gate_sel_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_fclk_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.in_del_0 = 0;
 defparam io_cell_spi_miso_inst.out_del_0 = 0;
 defparam io_cell_spi_miso_inst.in_del_1 = 4'h0;
 defparam io_cell_spi_miso_inst.cfg_id_rstn_en_0 = 0;
 defparam io_cell_spi_miso_inst.out_del_1 = 4'h0;
 defparam io_cell_spi_miso_inst.cfg_txd2_inv_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_id_rstn_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.rx_dig_en_cfg_0 = 1;
 defparam io_cell_spi_miso_inst.cfg_txd2_inv_1 = 1'b0;
 defparam io_cell_spi_miso_inst.rx_dig_en_cfg_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_nc = 4'h0;
 defparam io_cell_spi_miso_inst.keep_cfg_0 = 2'h0;
 defparam io_cell_spi_miso_inst.cfg_slave_en_0 = 1'b0;
 defparam io_cell_spi_miso_inst.keep_cfg_1 = 2'h0;
 defparam io_cell_spi_miso_inst.cfg_slave_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_od_sel_0 = 2'h0;
 defparam io_cell_spi_miso_inst.cfg_od_sel_1 = 2'h0;
 defparam io_cell_spi_miso_inst.cfg_sclk_en_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_sclk_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.ns_lv_fastestn_0 = 1'b0;
 defparam io_cell_spi_miso_inst.ns_lv_cfg_0 = 2'h0;
 defparam io_cell_spi_miso_inst.cfg_oen_rstn_en_0 = 0;
 defparam io_cell_spi_miso_inst.ns_lv_fastestn_1 = 1'b0;
 defparam io_cell_spi_miso_inst.ns_lv_cfg_1 = 2'h0;
 defparam io_cell_spi_miso_inst.cfg_oen_rstn_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.optional_function = "";
 defparam io_cell_spi_miso_inst.cfg_txd1_inv_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_txd1_inv_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_sclk_inv_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_sclk_inv_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_od_rstn_en_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_od_rstn_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.rx_lvds_en_cfg = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_clkout_sel_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_d_en_0 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_clkout_sel_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_d_en_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_algn_rsn_sel = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_gear_mode48 = 1'b0;
 defparam io_cell_spi_miso_inst.cml_tx_en_cfg = 1'b0;
 defparam io_cell_spi_miso_inst.ldr_cfg = 4'h0;
 defparam io_cell_spi_miso_inst.cfg_txd0_inv_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_txd0_inv_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_oen_sel_0 = 2'h0;
 defparam io_cell_spi_miso_inst.cfg_oen_inv_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_oen_sel_1 = 2'h0;
 defparam io_cell_spi_miso_inst.cfg_oen_inv_1 = 1'b0;
 defparam io_cell_spi_miso_inst.cfg_id_setn_en_0 = 0;
 defparam io_cell_spi_miso_inst.cfg_userio_en_0 = 1;
 defparam io_cell_spi_miso_inst.cfg_id_setn_en_1 = 1'b0;
LUT4  ii0661 (
	. dx ( \ii0661|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  ),
	. f2 ( ),
	. f3 ( \ii0659|dx_net  )
);
 defparam ii0661.config_data = "5af0";
LUT4  ii0662 (
	. dx ( \ii0662|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( ),
	. f3 ( \ii0661|dx_net  )
);
 defparam ii0662.config_data = "fa0a";
LUT4  ii0663 (
	. dx ( \ii0663|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  ),
	. f2 ( \ii0659|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net  )
);
 defparam ii0663.config_data = "6aaa";
LUT4  ii0664 (
	. dx ( \ii0664|dx_net  ),
	. f0 ( \ii0663|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0664.config_data = "dd88";
REGS  \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out  ),
	. di ( \ii0753|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] .preset = 0;
LUT4  ii0665 (
	. dx ( \ii0665|dx_net  ),
	. f0 ( \ii0659|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net  )
);
 defparam ii0665.config_data = "8000";
LBUF  \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0603|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc312 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf .is_en_used = "true";
M7S_EMB18K  u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new (
	. c1r1_aa ( {
		/* c1r1_aa [11] */ \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net ,
		/* c1r1_aa [10] */ \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net ,
		/* c1r1_aa [9] */ \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net ,
		/* c1r1_aa [8] */ \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net ,
		/* c1r1_aa [7] */ \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net ,
		/* c1r1_aa [6] */ \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net ,
		/* c1r1_aa [5] */ \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net ,
		/* c1r1_aa [4] */ \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net ,
		/* c1r1_aa [3] */ \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net ,
		/* c1r1_aa [2] */ \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net ,
		/* c1r1_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_ab ( {
		/* c1r1_ab [11] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net ,
		/* c1r1_ab [10] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net ,
		/* c1r1_ab [9] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net ,
		/* c1r1_ab [8] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net ,
		/* c1r1_ab [7] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net ,
		/* c1r1_ab [6] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net ,
		/* c1r1_ab [5] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net ,
		/* c1r1_ab [4] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net ,
		/* c1r1_ab [3] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net ,
		/* c1r1_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_cea ( \ii0455|dx_net  ),
	. c1r1_ceb ( \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net  ),
	. c1r1_clka ( \u_lvds_pll_u0|clkout0_net  ),
	. c1r1_clkb ( \u_pll_pll_u0|clkout1_net  ),
	. c1r1_da ( {
		/* c1r1_da [17] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [17],
		/* c1r1_da [16] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [16],
		/* c1r1_da [15] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [15],
		/* c1r1_da [14] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [14],
		/* c1r1_da [13] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [13],
		/* c1r1_da [12] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [12],
		/* c1r1_da [11] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [11],
		/* c1r1_da [10] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [10],
		/* c1r1_da [9] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [9],
		/* c1r1_da [8] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [8],
		/* c1r1_da [7] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [7],
		/* c1r1_da [6] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [6],
		/* c1r1_da [5] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [5],
		/* c1r1_da [4] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [4],
		/* c1r1_da [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [3],
		/* c1r1_da [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [2],
		/* c1r1_da [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [1],
		/* c1r1_da [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [0]
	} ),
	. c1r1_db ( {
		/* c1r1_db [17] */ \GND_0_inst|Y_net ,
		/* c1r1_db [16] */ \GND_0_inst|Y_net ,
		/* c1r1_db [15] */ \u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net ,
		/* c1r1_db [14] */ \u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net ,
		/* c1r1_db [13] */ \u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net ,
		/* c1r1_db [12] */ \u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net ,
		/* c1r1_db [11] */ \u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net ,
		/* c1r1_db [10] */ \u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net ,
		/* c1r1_db [9] */ \u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net ,
		/* c1r1_db [8] */ \u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net ,
		/* c1r1_db [7] */ \u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net ,
		/* c1r1_db [6] */ \u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net ,
		/* c1r1_db [5] */ \u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net ,
		/* c1r1_db [4] */ \u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net ,
		/* c1r1_db [3] */ \u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net ,
		/* c1r1_db [2] */ \u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net ,
		/* c1r1_db [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net ,
		/* c1r1_db [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net 
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc313 ,
		/* c1r1_q [16] (nc) */ nc314 ,
		/* c1r1_q [15] (nc) */ nc315 ,
		/* c1r1_q [14] (nc) */ nc316 ,
		/* c1r1_q [13] (nc) */ nc317 ,
		/* c1r1_q [12] (nc) */ nc318 ,
		/* c1r1_q [11] (nc) */ nc319 ,
		/* c1r1_q [10] (nc) */ nc320 ,
		/* c1r1_q [9] (nc) */ nc321 ,
		/* c1r1_q [8] (nc) */ nc322 ,
		/* c1r1_q [7] (nc) */ nc323 ,
		/* c1r1_q [6] (nc) */ nc324 ,
		/* c1r1_q [5] (nc) */ nc325 ,
		/* c1r1_q [4] (nc) */ nc326 ,
		/* c1r1_q [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net ,
		/* c1r1_q [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net ,
		/* c1r1_q [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net ,
		/* c1r1_q [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net 
	} ),
	. c1r1_rstna ( \VCC_0_inst|Y_net  ),
	. c1r1_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r1_wea ( \GND_0_inst|Y_net  ),
	. c1r1_web ( \VCC_0_inst|Y_net  ),
	. c1r2_aa ( {
		/* c1r2_aa [11] */ \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net ,
		/* c1r2_aa [10] */ \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net ,
		/* c1r2_aa [9] */ \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net ,
		/* c1r2_aa [8] */ \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net ,
		/* c1r2_aa [7] */ \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net ,
		/* c1r2_aa [6] */ \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net ,
		/* c1r2_aa [5] */ \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net ,
		/* c1r2_aa [4] */ \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net ,
		/* c1r2_aa [3] */ \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net ,
		/* c1r2_aa [2] */ \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net ,
		/* c1r2_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_ab ( {
		/* c1r2_ab [11] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net ,
		/* c1r2_ab [10] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net ,
		/* c1r2_ab [9] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net ,
		/* c1r2_ab [8] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net ,
		/* c1r2_ab [7] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net ,
		/* c1r2_ab [6] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net ,
		/* c1r2_ab [5] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net ,
		/* c1r2_ab [4] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net ,
		/* c1r2_ab [3] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net ,
		/* c1r2_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_cea ( \ii0455|dx_net  ),
	. c1r2_ceb ( \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net  ),
	. c1r2_clka ( \u_lvds_pll_u0|clkout0_net  ),
	. c1r2_clkb ( \u_pll_pll_u0|clkout1_net  ),
	. c1r2_da ( {
		/* c1r2_da [17] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [17],
		/* c1r2_da [16] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [16],
		/* c1r2_da [15] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [15],
		/* c1r2_da [14] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [14],
		/* c1r2_da [13] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [13],
		/* c1r2_da [12] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [12],
		/* c1r2_da [11] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [11],
		/* c1r2_da [10] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [10],
		/* c1r2_da [9] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [9],
		/* c1r2_da [8] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [8],
		/* c1r2_da [7] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [7],
		/* c1r2_da [6] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [6],
		/* c1r2_da [5] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [5],
		/* c1r2_da [4] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [4],
		/* c1r2_da [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [3],
		/* c1r2_da [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [2],
		/* c1r2_da [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [1],
		/* c1r2_da [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [0]
	} ),
	. c1r2_db ( {
		/* c1r2_db [17] */ \GND_0_inst|Y_net ,
		/* c1r2_db [16] */ \GND_0_inst|Y_net ,
		/* c1r2_db [15] */ \u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net ,
		/* c1r2_db [14] */ \u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net ,
		/* c1r2_db [13] */ \u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net ,
		/* c1r2_db [12] */ \u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net ,
		/* c1r2_db [11] */ \u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net ,
		/* c1r2_db [10] */ \u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net ,
		/* c1r2_db [9] */ \u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net ,
		/* c1r2_db [8] */ \u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net ,
		/* c1r2_db [7] */ \u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net ,
		/* c1r2_db [6] */ \u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net ,
		/* c1r2_db [5] */ \u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net ,
		/* c1r2_db [4] */ \u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net ,
		/* c1r2_db [3] */ \u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net ,
		/* c1r2_db [2] */ \u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net ,
		/* c1r2_db [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net ,
		/* c1r2_db [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net 
	} ),
	. c1r2_q ( {
		/* c1r2_q [17] (nc) */ nc327 ,
		/* c1r2_q [16] (nc) */ nc328 ,
		/* c1r2_q [15] (nc) */ nc329 ,
		/* c1r2_q [14] (nc) */ nc330 ,
		/* c1r2_q [13] (nc) */ nc331 ,
		/* c1r2_q [12] (nc) */ nc332 ,
		/* c1r2_q [11] (nc) */ nc333 ,
		/* c1r2_q [10] (nc) */ nc334 ,
		/* c1r2_q [9] (nc) */ nc335 ,
		/* c1r2_q [8] (nc) */ nc336 ,
		/* c1r2_q [7] (nc) */ nc337 ,
		/* c1r2_q [6] (nc) */ nc338 ,
		/* c1r2_q [5] (nc) */ nc339 ,
		/* c1r2_q [4] (nc) */ nc340 ,
		/* c1r2_q [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net ,
		/* c1r2_q [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net ,
		/* c1r2_q [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net ,
		/* c1r2_q [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net 
	} ),
	. c1r2_rstna ( \VCC_0_inst|Y_net  ),
	. c1r2_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r2_wea ( \GND_0_inst|Y_net  ),
	. c1r2_web ( \VCC_0_inst|Y_net  ),
	. c1r3_aa ( {
		/* c1r3_aa [11] */ \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net ,
		/* c1r3_aa [10] */ \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net ,
		/* c1r3_aa [9] */ \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net ,
		/* c1r3_aa [8] */ \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net ,
		/* c1r3_aa [7] */ \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net ,
		/* c1r3_aa [6] */ \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net ,
		/* c1r3_aa [5] */ \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net ,
		/* c1r3_aa [4] */ \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net ,
		/* c1r3_aa [3] */ \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net ,
		/* c1r3_aa [2] */ \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net ,
		/* c1r3_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_ab ( {
		/* c1r3_ab [11] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net ,
		/* c1r3_ab [10] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net ,
		/* c1r3_ab [9] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net ,
		/* c1r3_ab [8] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net ,
		/* c1r3_ab [7] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net ,
		/* c1r3_ab [6] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net ,
		/* c1r3_ab [5] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net ,
		/* c1r3_ab [4] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net ,
		/* c1r3_ab [3] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net ,
		/* c1r3_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_cea ( \ii0455|dx_net  ),
	. c1r3_ceb ( \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net  ),
	. c1r3_clka ( \u_lvds_pll_u0|clkout0_net  ),
	. c1r3_clkb ( \u_pll_pll_u0|clkout1_net  ),
	. c1r3_da ( {
		/* c1r3_da [17] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [17],
		/* c1r3_da [16] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [16],
		/* c1r3_da [15] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [15],
		/* c1r3_da [14] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [14],
		/* c1r3_da [13] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [13],
		/* c1r3_da [12] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [12],
		/* c1r3_da [11] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [11],
		/* c1r3_da [10] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [10],
		/* c1r3_da [9] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [9],
		/* c1r3_da [8] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [8],
		/* c1r3_da [7] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [7],
		/* c1r3_da [6] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [6],
		/* c1r3_da [5] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [5],
		/* c1r3_da [4] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [4],
		/* c1r3_da [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [3],
		/* c1r3_da [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [2],
		/* c1r3_da [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [1],
		/* c1r3_da [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [0]
	} ),
	. c1r3_db ( {
		/* c1r3_db [17] */ \GND_0_inst|Y_net ,
		/* c1r3_db [16] */ \GND_0_inst|Y_net ,
		/* c1r3_db [15] */ \u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net ,
		/* c1r3_db [14] */ \u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net ,
		/* c1r3_db [13] */ \u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net ,
		/* c1r3_db [12] */ \u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net ,
		/* c1r3_db [11] */ \u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net ,
		/* c1r3_db [10] */ \u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net ,
		/* c1r3_db [9] */ \u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net ,
		/* c1r3_db [8] */ \u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net ,
		/* c1r3_db [7] */ \u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net ,
		/* c1r3_db [6] */ \u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net ,
		/* c1r3_db [5] */ \u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net ,
		/* c1r3_db [4] */ \u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net ,
		/* c1r3_db [3] */ \u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net ,
		/* c1r3_db [2] */ \u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net ,
		/* c1r3_db [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net ,
		/* c1r3_db [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net 
	} ),
	. c1r3_q ( {
		/* c1r3_q [17] (nc) */ nc341 ,
		/* c1r3_q [16] (nc) */ nc342 ,
		/* c1r3_q [15] (nc) */ nc343 ,
		/* c1r3_q [14] (nc) */ nc344 ,
		/* c1r3_q [13] (nc) */ nc345 ,
		/* c1r3_q [12] (nc) */ nc346 ,
		/* c1r3_q [11] (nc) */ nc347 ,
		/* c1r3_q [10] (nc) */ nc348 ,
		/* c1r3_q [9] (nc) */ nc349 ,
		/* c1r3_q [8] (nc) */ nc350 ,
		/* c1r3_q [7] (nc) */ nc351 ,
		/* c1r3_q [6] (nc) */ nc352 ,
		/* c1r3_q [5] (nc) */ nc353 ,
		/* c1r3_q [4] (nc) */ nc354 ,
		/* c1r3_q [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net ,
		/* c1r3_q [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net ,
		/* c1r3_q [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net ,
		/* c1r3_q [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net 
	} ),
	. c1r3_rstna ( \VCC_0_inst|Y_net  ),
	. c1r3_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r3_wea ( \GND_0_inst|Y_net  ),
	. c1r3_web ( \VCC_0_inst|Y_net  ),
	. c1r4_aa ( {
		/* c1r4_aa [11] */ \u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net ,
		/* c1r4_aa [10] */ \u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net ,
		/* c1r4_aa [9] */ \u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net ,
		/* c1r4_aa [8] */ \u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net ,
		/* c1r4_aa [7] */ \u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net ,
		/* c1r4_aa [6] */ \u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net ,
		/* c1r4_aa [5] */ \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net ,
		/* c1r4_aa [4] */ \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net ,
		/* c1r4_aa [3] */ \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net ,
		/* c1r4_aa [2] */ \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net ,
		/* c1r4_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_ab ( {
		/* c1r4_ab [11] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net ,
		/* c1r4_ab [10] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net ,
		/* c1r4_ab [9] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net ,
		/* c1r4_ab [8] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net ,
		/* c1r4_ab [7] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net ,
		/* c1r4_ab [6] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net ,
		/* c1r4_ab [5] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net ,
		/* c1r4_ab [4] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net ,
		/* c1r4_ab [3] */ \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net ,
		/* c1r4_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_cea ( \ii0456|dx_net  ),
	. c1r4_ceb ( \u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net  ),
	. c1r4_clka ( \u_lvds_pll_u0|clkout0_net  ),
	. c1r4_clkb ( \u_pll_pll_u0|clkout1_net  ),
	. c1r4_da ( {
		/* c1r4_da [17] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [17],
		/* c1r4_da [16] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [16],
		/* c1r4_da [15] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [15],
		/* c1r4_da [14] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [14],
		/* c1r4_da [13] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [13],
		/* c1r4_da [12] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [12],
		/* c1r4_da [11] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [11],
		/* c1r4_da [10] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [10],
		/* c1r4_da [9] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [9],
		/* c1r4_da [8] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [8],
		/* c1r4_da [7] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [7],
		/* c1r4_da [6] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [6],
		/* c1r4_da [5] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [5],
		/* c1r4_da [4] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [4],
		/* c1r4_da [3] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [3],
		/* c1r4_da [2] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [2],
		/* c1r4_da [1] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [1],
		/* c1r4_da [0] */ \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [0]
	} ),
	. c1r4_db ( {
		/* c1r4_db [17] */ \GND_0_inst|Y_net ,
		/* c1r4_db [16] */ \GND_0_inst|Y_net ,
		/* c1r4_db [15] */ \u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net ,
		/* c1r4_db [14] */ \u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net ,
		/* c1r4_db [13] */ \u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net ,
		/* c1r4_db [12] */ \u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net ,
		/* c1r4_db [11] */ \u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net ,
		/* c1r4_db [10] */ \u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net ,
		/* c1r4_db [9] */ \u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net ,
		/* c1r4_db [8] */ \u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net ,
		/* c1r4_db [7] */ \u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net ,
		/* c1r4_db [6] */ \u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net ,
		/* c1r4_db [5] */ \u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net ,
		/* c1r4_db [4] */ \u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net ,
		/* c1r4_db [3] */ \u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net ,
		/* c1r4_db [2] */ \u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net ,
		/* c1r4_db [1] */ \u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net ,
		/* c1r4_db [0] */ \u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net 
	} ),
	. c1r4_q ( {
		/* c1r4_q [17] (nc) */ nc355 ,
		/* c1r4_q [16] (nc) */ nc356 ,
		/* c1r4_q [15] (nc) */ nc357 ,
		/* c1r4_q [14] (nc) */ nc358 ,
		/* c1r4_q [13] (nc) */ nc359 ,
		/* c1r4_q [12] (nc) */ nc360 ,
		/* c1r4_q [11] (nc) */ nc361 ,
		/* c1r4_q [10] (nc) */ nc362 ,
		/* c1r4_q [9] (nc) */ nc363 ,
		/* c1r4_q [8] (nc) */ nc364 ,
		/* c1r4_q [7] (nc) */ nc365 ,
		/* c1r4_q [6] (nc) */ nc366 ,
		/* c1r4_q [5] (nc) */ nc367 ,
		/* c1r4_q [4] (nc) */ nc368 ,
		/* c1r4_q [3] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net ,
		/* c1r4_q [2] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net ,
		/* c1r4_q [1] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net ,
		/* c1r4_q [0] */ \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net 
	} ),
	. c1r4_rstna ( \VCC_0_inst|Y_net  ),
	. c1r4_rstnb ( \VCC_0_inst|Y_net  ),
	. c1r4_wea ( \GND_0_inst|Y_net  ),
	. c1r4_web ( \VCC_0_inst|Y_net  ),
	. cea ( ),
	. ceb ( ),
	. fifo_clr ( ),
	. haa ( )
,
	. hab ( )
,
	. overflow ( ),
	. rd_ack ( ),
	. rd_ha ( )
,
	. rd_la ( )
,
	. rd_req_n ( ),
	. rempty ( ),
	. rempty_almost ( ),
	. underflow ( ),
	. wea ( ),
	. web ( ),
	. wfull ( ),
	. wfull_almost ( ),
	. wr_ack ( ),
	. wr_req_n ( )
);
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_modeb_sel = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_portb_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.r_width = 5'h0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_porta_prog = 240;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_portb_data_width = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_reset_value_a = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_reset_value_b = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_init_file = "";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_porta_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_portb_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.width_ext_mode = 1'b0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_portb_data_width = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_modeb_sel = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_porta_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_modea_sel = 12;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_portb_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_porta_prog = 240;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_portb_prog = 15;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_reset_value_a = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_portb_data_width = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_reset_value_b = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_porta_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_init_file = "";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_portb_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_porta_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.fifo_en = 1'b0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_portb_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_modeb_sel = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_modea_sel = 12;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.async_en = 1'b0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_porta_data_width = 4;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_portb_prog = 15;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_operation_mode = "simple_dual_port";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_reset_value_a = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_inst = "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_reset_value_b = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_porta_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_portb_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_init_file = "";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.depth_ext_mode = 1'b0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_porta_data_width = 4;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_operation_mode = "simple_dual_port";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_porta_prog = 240;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_portb_prog = 15;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_modea_sel = 12;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.dedicated_cfg = 16'hffff;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.af_level = 15'h0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_modeb_sel = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_porta_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_portb_wr_mode = 1;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_operation_mode = "simple_dual_port";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_reset_value_a = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_reset_value_b = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_porta_data_width = 4;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.w_width = 5'h0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_porta_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_operation_mode = "simple_dual_port";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_porta_prog = 240;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_portb_reg_out = 0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_init_file = "";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_1_portb_data_width = 8;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_portb_prog = 15;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_inst = "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3";
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_4_porta_data_width = 4;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.ae_level = 15'h0;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_2_modea_sel = 12;
 defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.emb5k_3_porta_wr_mode = 1;
LUT4  ii0666 (
	. dx ( \ii0666|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net  ),
	. f1 ( \ii0665|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0666.config_data = "8dd8";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[26]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] .preset = 0;
LUT4  ii0667 (
	. dx ( \ii0667|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  )
);
 defparam ii0667.config_data = "8000";
LUT4  ii0668 (
	. dx ( \ii0668|dx_net  ),
	. f0 ( \ii0656|dx_net  ),
	. f1 ( \ii0658|dx_net  ),
	. f2 ( \ii0667|dx_net  ),
	. f3 ( \ii0657|dx_net  )
);
 defparam ii0668.config_data = "8000";
LUT4  ii0669 (
	. dx ( \ii0669|dx_net  ),
	. f0 ( \ii0668|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net  )
);
 defparam ii0669.config_data = "8bb8";
LUT4  ii0670 (
	. dx ( \ii0670|dx_net  ),
	. f0 ( \ii0668|dx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net  )
);
 defparam ii0670.config_data = "aa00";
LUT4  ii0671 (
	. dx ( \ii0671|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net  ),
	. f2 ( \ii0670|dx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0671.config_data = "be14";
LUT4  ii0672 (
	. dx ( \ii0672|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \ii0670|dx_net  )
);
 defparam ii0672.config_data = "aa00";
LUT4  ii0673 (
	. dx ( \ii0673|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net  ),
	. f1 ( \ii0672|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0673.config_data = "8dd8";
LUT4  ii0674 (
	. dx ( \ii0674|dx_net  ),
	. f0 ( \ii0668|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net  )
);
 defparam ii0674.config_data = "8000";
LUT4  ii0675 (
	. dx ( \ii0675|dx_net  ),
	. f0 ( \ii0593|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net  ),
	. f3 ( \ii0674|dx_net  )
);
 defparam ii0675.config_data = "f066";
LUT4  ii0676 (
	. dx ( \ii0676|dx_net  ),
	. f0 ( \ii0674|dx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net  ),
	. f3 ( )
);
 defparam ii0676.config_data = "cc00";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[27]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] .preset = 0;
LUT4  ii0677 (
	. dx ( \ii0677|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net  ),
	. f1 ( \ii0676|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0677.config_data = "8dd8";
LUT4  ii0678 (
	. dx ( \ii0678|dx_net  ),
	. f0 ( ),
	. f1 ( \ii0674|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net  )
);
 defparam ii0678.config_data = "8080";
LUT4  ii0679 (
	. dx ( \ii0679|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \ii0678|dx_net  )
);
 defparam ii0679.config_data = "de12";
LUT4  ii0680 (
	. dx ( \ii0680|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net  )
);
 defparam ii0680.config_data = "c5ca";
LUT4  ii0681 (
	. dx ( \ii0681|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net  ),
	. f2 ( \ii0674|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net  )
);
 defparam ii0681.config_data = "8000";
REGS  \u_sdram_to_RGB_addr_cnt__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[2].sr_out  ),
	. di ( \ii0502|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[0] .preset = 0;
LUT4  ii0682 (
	. dx ( \ii0682|dx_net  ),
	. f0 ( \ii0681|dx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net  )
);
 defparam ii0682.config_data = "a3ac";
CONST  C37R13_ble0_const (
	. out ( )
);
 defparam C37R13_ble0_const.sel = 1;
LUT4  ii0683 (
	. dx ( \ii0683|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net  ),
	. f3 ( )
);
 defparam ii0683.config_data = "cc00";
LBUF  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc369 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sh0 ,
		/* sh [0] (nc) */ nc370 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf .is_en_used = "false";
LUT4  ii0684 (
	. dx ( \ii0684|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net  ),
	. f1 ( \ii0674|dx_net  ),
	. f2 ( \ii0683|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net  )
);
 defparam ii0684.config_data = "8000";
LUT4  ii0685 (
	. dx ( \ii0685|dx_net  ),
	. f0 ( \ii0593|dx_net  ),
	. f1 ( \ii0684|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net  )
);
 defparam ii0685.config_data = "aa3c";
LUT4  ii0686 (
	. dx ( \ii0686|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net  ),
	. f3 ( )
);
 defparam ii0686.config_data = "3cf0";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[28]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] .preset = 0;
LUT4  ii0687 (
	. dx ( \ii0687|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net  ),
	. f1 ( \ii0686|dx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( )
);
 defparam ii0687.config_data = "fc30";
LUT4  ii0688 (
	. dx ( \ii0688|dx_net  ),
	. f0 ( \ii0656|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net  )
);
 defparam ii0688.config_data = "8bb8";
LUT4  ii0689 (
	. dx ( \ii0689|dx_net  ),
	. f0 ( \ii0656|dx_net  ),
	. f1 ( ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net  )
);
 defparam ii0689.config_data = "aa00";
LUT4  ii0690 (
	. dx ( \ii0690|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net  ),
	. f3 ( \ii0689|dx_net  )
);
 defparam ii0690.config_data = "c5ca";
LUT4  ii0700 (
	. dx ( \ii0700|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( ),
	. f3 ( \ii0699|dx_net  )
);
 defparam ii0700.config_data = "fa0a";
LUT4  ii0691 (
	. dx ( \ii0691|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net  ),
	. f2 ( \ii0689|dx_net  ),
	. f3 ( )
);
 defparam ii0691.config_data = "3cf0";
LUT4  ii0701 (
	. dx ( \ii0701|dx_net  ),
	. f0 ( \ii0593|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net  ),
	. f3 ( )
);
 defparam ii0701.config_data = "f033";
REGS  \u_sdram_to_RGB_addr_cnt__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[1].sr_out  ),
	. di ( \ii0510|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[1].sclk_out  ),
	. shift ( \u_sdram_to_RGB_addr_cnt__reg[1].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[1] .preset = 1;
LUT4  ii0692 (
	. dx ( \ii0692|dx_net  ),
	. f0 ( \ii0593|dx_net  ),
	. f1 ( \ii0691|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net  ),
	. f3 ( )
);
 defparam ii0692.config_data = "ccf0";
LUT4  ii0702 (
	. dx ( \ii0702|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0702.config_data = "be14";
LUT4  ii0693 (
	. dx ( \ii0693|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net  ),
	. f1 ( \ii0656|dx_net  ),
	. f2 ( ),
	. f3 ( \ii0657|dx_net  )
);
 defparam ii0693.config_data = "5fa0";
LUT4  ii0703 (
	. dx ( \ii0703|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net  ),
	. f3 ( )
);
 defparam ii0703.config_data = "3ccc";
CONST  C37R14_ble1_const (
	. out ( )
);
 defparam C37R14_ble1_const.sel = 1;
LUT4  ii0694 (
	. dx ( \ii0694|dx_net  ),
	. f0 ( \ii0693|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( )
);
 defparam ii0694.config_data = "f3c0";
LUT4  ii0704 (
	. dx ( \ii0704|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net  ),
	. f1 ( \ii0703|dx_net  ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( )
);
 defparam ii0704.config_data = "fc30";
LBUF  \u_colorgen_h_cnt__reg[2].lbuf  (
	. a_sr ( \u_colorgen_h_cnt__reg[2].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[2].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_colorgen_h_cnt__reg[2].lbuf_rc [1],
		/* rc [0] */ \u_colorgen_h_cnt__reg[2].lbuf_rc [0]
	} ),
	. sclk ( \u_colorgen_h_cnt__reg[2].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc371 ,
		/* sh [0] */ \u_colorgen_h_cnt__reg[2].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_colorgen_h_cnt__reg[2].lbuf .is_le_has_clk = "true";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .le_sync_mode = "false";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .is_le_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .is_le_sr_inv = "false";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .le_lat_mode = "false";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .le_sh0_always_en = "false";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .le_sh1_always_en = "false";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .is_le_clk_inv = "false";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_colorgen_h_cnt__reg[2].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0757|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc372 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf .is_en_used = "true";
LUT4  ii0695 (
	. dx ( \ii0695|dx_net  ),
	. f0 ( ),
	. f1 ( \ii0657|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net  ),
	. f3 ( \ii0656|dx_net  )
);
 defparam ii0695.config_data = "8080";
LUT4  ii0705 (
	. dx ( \ii0705|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net  )
);
 defparam ii0705.config_data = "7f80";
LUT4  ii0696 (
	. dx ( \ii0696|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net  ),
	. f3 ( \ii0695|dx_net  )
);
 defparam ii0696.config_data = "c5ca";
LUT4  ii0706 (
	. dx ( \ii0706|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( ),
	. f3 ( \ii0705|dx_net  )
);
 defparam ii0706.config_data = "fa0a";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[30]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[29]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] .preset = 0;
LUT4  ii0697 (
	. dx ( \ii0697|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net  ),
	. f2 ( \ii0695|dx_net  ),
	. f3 ( )
);
 defparam ii0697.config_data = "3cf0";
LUT4  ii0707 (
	. dx ( \ii0707|dx_net  ),
	. f0 ( \ii0653|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0707.config_data = "b1e4";
LUT4  ii0698 (
	. dx ( \ii0698|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net  ),
	. f1 ( \ii0593|dx_net  ),
	. f2 ( \ii0697|dx_net  ),
	. f3 ( )
);
 defparam ii0698.config_data = "fc0c";
LUT4  ii0708 (
	. dx ( \ii0708|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net  ),
	. f1 ( ),
	. f2 ( \ii0653|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net  )
);
 defparam ii0708.config_data = "66aa";
LUT4  ii0699 (
	. dx ( \ii0699|dx_net  ),
	. f0 ( \ii0695|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net  )
);
 defparam ii0699.config_data = "6aaa";
LUT4  ii0709 (
	. dx ( \ii0709|dx_net  ),
	. f0 ( \ii0593|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net  ),
	. f2 ( \ii0708|dx_net  ),
	. f3 ( )
);
 defparam ii0709.config_data = "f0cc";
LUT4  ii0710 (
	. dx ( \ii0710|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net  ),
	. f2 ( \ii0653|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net  )
);
 defparam ii0710.config_data = "870f";
LBUF  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc373 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf .is_en_used = "false";
LBUF  \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc374 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf .is_en_used = "false";
LUT4  ii0711 (
	. dx ( \ii0711|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net  ),
	. f1 ( ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \ii0710|dx_net  )
);
 defparam ii0711.config_data = "dd11";
REGS  \u_sdram_to_RGB_addr_cnt__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[2].sr_out  ),
	. di ( \ii0511|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[2].sclk_out  ),
	. shift ( \u_sdram_to_RGB_addr_cnt__reg[2].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[2] .preset = 0;
LUT4  ii0712 (
	. dx ( \ii0712|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net  ),
	. f2 ( \ii0654|dx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0712.config_data = "be14";
LUT4  ii0713 (
	. dx ( \ii0713|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net  ),
	. f1 ( ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \ii0599|dx_net  )
);
 defparam ii0713.config_data = "5544";
REGS  \u_sdram_to_RGB_text__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_text__reg[9].sr_out  ),
	. di ( \ii0590|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_text__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_text__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_text__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_text__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_text__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_text__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_text__reg[7] .preset = 1;
LUT4  ii0714 (
	. dx ( \ii0714|dx_net  ),
	. f0 ( \ii0613|dx_net  ),
	. f1 ( \ii0608|dx_net  ),
	. f2 ( ),
	. f3 ( \ii0599|dx_net  )
);
 defparam ii0714.config_data = "00fa";
LUT4  ii0715 (
	. dx ( \ii0715|dx_net  ),
	. f0 ( \ii0714|dx_net  ),
	. f1 ( ),
	. f2 ( \ii0593|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net  )
);
 defparam ii0715.config_data = "00ee";
LUT4  ii0716 (
	. dx ( \ii0716|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net  ),
	. f1 ( ),
	. f2 ( \ii0608|dx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0716.config_data = "ddcc";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[31]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] .preset = 0;
LUT4  ii0717 (
	. dx ( \ii0717|dx_net  ),
	. f0 ( \ii0601|dx_net  ),
	. f1 ( \u_arm_u_soc|fp0_m_ahb_resp_net  ),
	. f2 ( \ii0642|dx_net  ),
	. f3 ( )
);
 defparam ii0717.config_data = "3330";
LBUF  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0646|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc375 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf .is_en_used = "true";
LUT4  ii0718 (
	. dx ( \ii0718|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net  )
);
 defparam ii0718.config_data = "0005";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] .preset = 0;
LUT4  ii0719 (
	. dx ( \ii0719|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net  ),
	. f1 ( \ii0601|dx_net  ),
	. f2 ( \ii0718|dx_net  ),
	. f3 ( \ii0635|dx_net  )
);
 defparam ii0719.config_data = "0070";
LUT4  ii0720 (
	. dx ( \ii0720|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net  ),
	. f1 ( \ii0719|dx_net  ),
	. f2 ( \ii0717|dx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0720.config_data = "1110";
LUT4  ii0721 (
	. dx ( \ii0721|dx_net  ),
	. f0 ( \ii0719|dx_net  ),
	. f1 ( \ii0717|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net  ),
	. f3 ( \ii0593|dx_net  )
);
 defparam ii0721.config_data = "0f0e";
REGS  \u_sdram_to_RGB_addr_cnt__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[3].sr_out  ),
	. di ( \ii0512|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[3].sclk_out  ),
	. shift ( \u_sdram_to_RGB_addr_cnt__reg[3].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[3] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0757|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc376 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf .is_en_used = "true";
LUT4  ii0722 (
	. dx ( \ii0722|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0722.config_data = "3030";
LUT4  ii0723 (
	. dx ( \ii0723|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_addr__reg[10]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0723.config_data = "f3c0";
REGS  \u_sdram_to_RGB_text__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_text__reg[9].sr_out  ),
	. di ( \ii0591|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_text__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_text__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_text__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_text__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_text__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_text__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_text__reg[8] .preset = 0;
LUT4  ii0724 (
	. dx ( \ii0724|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( ),
	. f2 ( \ii0648|dx_net  ),
	. f3 ( )
);
 defparam ii0724.config_data = "ffcc";
LUT4  ii0725 (
	. dx ( \ii0725|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_addr__reg[11]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net  )
);
 defparam ii0725.config_data = "f0aa";
LUT4  ii0726 (
	. dx ( \ii0726|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[12]|qx_net  ),
	. f3 ( )
);
 defparam ii0726.config_data = "cfc0";
LUT4  ii0727 (
	. dx ( \ii0727|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[13]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net  )
);
 defparam ii0727.config_data = "ccaa";
REGS  u_sdram_to_RGB_ahm_rdata_push_wr0__reg (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out  ),
	. di ( \ii0519|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_ahm_rdata_push_wr0__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_ahm_rdata_push_wr0__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_ahm_rdata_push_wr0__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_ahm_rdata_push_wr0__reg.preset = 0;
LUT4  ii0728 (
	. dx ( \ii0728|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[14]|qx_net  ),
	. f3 ( )
);
 defparam ii0728.config_data = "ccf0";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] .preset = 0;
LUT4  ii0729 (
	. dx ( \ii0729|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_dma_addr__reg[15]|qx_net  )
);
 defparam ii0729.config_data = "aacc";
LUT4  ii0730 (
	. dx ( \ii0730|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[16]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net  )
);
 defparam ii0730.config_data = "ccaa";
LUT4  ii0731 (
	. dx ( \ii0731|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_addr__reg[17]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net  )
);
 defparam ii0731.config_data = "f0aa";
REGS  \u_sdram_to_RGB_addr_cnt__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[5].sr_out  ),
	. di ( \ii0513|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[4] .preset = 0;
CONST  C37R15_ble1_const (
	. out ( )
);
 defparam C37R15_ble1_const.sel = 0;
LUT4  ii0732 (
	. dx ( \ii0732|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_addr__reg[18]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0732.config_data = "f3c0";
LUT4  ii0733 (
	. dx ( \ii0733|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_addr__reg[19]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0733.config_data = "f3c0";
REGS  \u_sdram_to_RGB_text__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_text__reg[9].sr_out  ),
	. di ( \ii0592|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_text__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_text__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_text__reg[9].sclk_out  ),
	. shift ( \u_sdram_to_RGB_text__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_text__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_text__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_text__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_text__reg[9] .preset = 1;
LUT4  ii0734 (
	. dx ( \ii0734|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[20]|qx_net  ),
	. f3 ( )
);
 defparam ii0734.config_data = "cfc0";
LBUF  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0646|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sh0 ,
		/* sh [0] (nc) */ nc377 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf .is_en_used = "true";
LUT4  ii0735 (
	. dx ( \ii0735|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[21]|qx_net  ),
	. f3 ( )
);
 defparam ii0735.config_data = "cfc0";
LUT4  ii0736 (
	. dx ( \ii0736|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_dma_addr__reg[22]|qx_net  )
);
 defparam ii0736.config_data = "afa0";
LUT4  ii0737 (
	. dx ( \ii0737|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_addr__reg[23]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net  ),
	. f3 ( )
);
 defparam ii0737.config_data = "f0cc";
LUT4  ii0738 (
	. dx ( \ii0738|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[24]|qx_net  ),
	. f3 ( )
);
 defparam ii0738.config_data = "ccf0";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] .preset = 0;
LUT4  ii0739 (
	. dx ( \ii0739|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[25]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net  ),
	. f3 ( )
);
 defparam ii0739.config_data = "fc0c";
LUT4  ii0740 (
	. dx ( \ii0740|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[26]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0740.config_data = "fc30";
LUT4  ii0741 (
	. dx ( \ii0741|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[27]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0741.config_data = "fc30";
REGS  \u_sdram_to_RGB_addr_cnt__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[5].sr_out  ),
	. di ( \ii0514|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[5].sclk_out  ),
	. shift ( \u_sdram_to_RGB_addr_cnt__reg[5].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[5] .preset = 0;
LUT4  ii0742 (
	. dx ( \ii0742|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[28]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( )
);
 defparam ii0742.config_data = "fc30";
LUT4  ii0743 (
	. dx ( \ii0743|dx_net  ),
	. f0 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( \u_sdram_to_RGB_dma_addr__reg[29]|qx_net  )
);
 defparam ii0743.config_data = "bb88";
REGS  u_sdram_to_RGB_display_before_bmp__reg (
	. a_sr ( \u_sdram_to_RGB_display_before_bmp__reg.sr_out  ),
	. di ( \ii0532|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_display_before_bmp__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_display_before_bmp__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_display_before_bmp__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_display_before_bmp__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_display_before_bmp__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_display_before_bmp__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_display_before_bmp__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_display_before_bmp__reg.preset = 1;
LUT4  ii0744 (
	. dx ( \ii0744|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_dma_addr__reg[2]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net  )
);
 defparam ii0744.config_data = "e2e2";
LUT4  ii0745 (
	. dx ( \ii0745|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[30]|qx_net  ),
	. f3 ( )
);
 defparam ii0745.config_data = "ccf0";
LUT4  ii0746 (
	. dx ( \ii0746|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_addr__reg[31]|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net  )
);
 defparam ii0746.config_data = "f0aa";
LUT4  ii0747 (
	. dx ( \ii0747|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[3]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net  )
);
 defparam ii0747.config_data = "ee22";
CONST  C37R15_ble0_const (
	. out ( )
);
 defparam C37R15_ble0_const.sel = 1;
LUT4  ii0748 (
	. dx ( \ii0748|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[4]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net  )
);
 defparam ii0748.config_data = "fa0a";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] .preset = 0;
LUT4  ii0749 (
	. dx ( \ii0749|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[5]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net  )
);
 defparam ii0749.config_data = "fa0a";
LUT4  ii0750 (
	. dx ( \ii0750|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[6]|qx_net  ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  )
);
 defparam ii0750.config_data = "ee44";
LUT4  ii0751 (
	. dx ( \ii0751|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[7]|qx_net  ),
	. f3 ( )
);
 defparam ii0751.config_data = "ccf0";
REGS  \u_sdram_to_RGB_addr_cnt__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[7].sr_out  ),
	. di ( \ii0515|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[6] .preset = 0;
LUT4  ii0752 (
	. dx ( \ii0752|dx_net  ),
	. f0 ( ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_addr__reg[8]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net  )
);
 defparam ii0752.config_data = "caca";
LUT4  ii0753 (
	. dx ( \ii0753|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_addr__reg[9]|qx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net  ),
	. f3 ( )
);
 defparam ii0753.config_data = "fc0c";
LUT4  ii0754 (
	. dx ( \ii0754|dx_net  ),
	. f0 ( \ii0625|dx_net  ),
	. f1 ( \ii0613|dx_net  ),
	. f2 ( \ii0630|dx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  )
);
 defparam ii0754.config_data = "3120";
LUT4  ii0755 (
	. dx ( \ii0755|dx_net  ),
	. f0 ( \ii0597|dx_net  ),
	. f1 ( \ii0648|dx_net  ),
	. f2 ( \ii0623|dx_net  ),
	. f3 ( \ii0626|dx_net  )
);
 defparam ii0755.config_data = "8000";
LUT4  ii0756 (
	. dx ( \ii0756|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \ii0754|dx_net  ),
	. f2 ( \ii0755|dx_net  ),
	. f3 ( \ii0625|dx_net  )
);
 defparam ii0756.config_data = "ff2a";
LUT4  ii0757 (
	. dx ( \ii0757|dx_net  ),
	. f0 ( \ii0630|dx_net  ),
	. f1 ( \ii0648|dx_net  ),
	. f2 ( ),
	. f3 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  )
);
 defparam ii0757.config_data = "aafa";
LUT4C  ii0758 (
	. ca ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  ),
	. ci ( sbid1_0_0_c_in ),
	. co ( \ii0758|co_net  ),
	. dx ( sbid1_0_0_dx0_out ),
	. f0 ( \ii0596|dx_net  ),
	. f1 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  ),
	. f3 ( \ii0606|dx_net  ),
	. s ( )
);
 defparam ii0758.le_skip_en = "false";
 defparam ii0758.is_le_cin_inv = "false";
 defparam ii0758.is_le_cin_below = "false";
 defparam ii0758.is_byp_used = "false";
 defparam ii0758.is_ca_not_inv = "true";
 defparam ii0758.config_data = "33e6";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] .preset = 0;
LUT4C  ii0759 (
	. ca ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. ci ( \ii0758|co_net  ),
	. co ( \ii0759|co_net  ),
	. dx ( sbid1_0_0_dx1_out ),
	. f0 ( \ii0606|dx_net  ),
	. f1 ( \ii0596|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. f3 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  ),
	. s ( \ii0759|s_net  )
);
 defparam ii0759.le_skip_en = "false";
 defparam ii0759.is_le_cin_inv = "false";
 defparam ii0759.is_le_cin_below = "false";
 defparam ii0759.is_byp_used = "false";
 defparam ii0759.is_ca_not_inv = "true";
 defparam ii0759.config_data = "3b3c";
LUT4C  ii0760 (
	. ca ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net  ),
	. ci ( \ii0759|co_net  ),
	. co ( \ii0760|co_net  ),
	. dx ( sbid1_0_0_dx2_out ),
	. f0 ( \ii0607|dx_net  ),
	. f1 ( \ii0598|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net  ),
	. f3 ( \ii0606|dx_net  ),
	. s ( \ii0760|s_net  )
);
 defparam ii0760.le_skip_en = "false";
 defparam ii0760.is_le_cin_inv = "false";
 defparam ii0760.is_le_cin_below = "false";
 defparam ii0760.is_byp_used = "false";
 defparam ii0760.is_ca_not_inv = "true";
 defparam ii0760.config_data = "bbae";
LUT4C  ii0761 (
	. ca ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ),
	. ci ( \ii0760|co_net  ),
	. co ( \ii0761|co_net  ),
	. dx ( sbid1_0_0_dx3_out ),
	. f0 ( ),
	. f1 ( \ii0613|dx_net  ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ),
	. f3 ( ),
	. s ( \ii0761|s_net  )
);
 defparam ii0761.le_skip_en = "false";
 defparam ii0761.is_le_cin_inv = "false";
 defparam ii0761.is_le_cin_below = "false";
 defparam ii0761.is_byp_used = "false";
 defparam ii0761.is_ca_not_inv = "true";
 defparam ii0761.config_data = "c3c3";
REGS  \u_sdram_to_RGB_addr_cnt__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[7].sr_out  ),
	. di ( \ii0516|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[7].sclk_out  ),
	. shift ( \u_sdram_to_RGB_addr_cnt__reg[7].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[7] .preset = 0;
LUT4C  ii0762 (
	. ca ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net  ),
	. ci ( sbid1_0_1_c_in ),
	. co ( \ii0762|co_net  ),
	. dx ( ),
	. f0 ( ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net  ),
	. f3 ( ),
	. s ( \ii0762|s_net  )
);
 defparam ii0762.le_skip_en = "false";
 defparam ii0762.is_le_cin_inv = "false";
 defparam ii0762.is_le_cin_below = "false";
 defparam ii0762.is_byp_used = "false";
 defparam ii0762.is_ca_not_inv = "true";
 defparam ii0762.config_data = "3333";
LUT4C  ii0763 (
	. ca ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net  ),
	. ci ( \ii0762|co_net  ),
	. co ( \ii0763|co_net  ),
	. dx ( ),
	. f0 ( ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net  ),
	. f3 ( ),
	. s ( \ii0763|s_net  )
);
 defparam ii0763.le_skip_en = "false";
 defparam ii0763.is_le_cin_inv = "false";
 defparam ii0763.is_le_cin_below = "false";
 defparam ii0763.is_byp_used = "false";
 defparam ii0763.is_ca_not_inv = "true";
 defparam ii0763.config_data = "3333";
LUT4C  ii0764 (
	. ca ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  ),
	. ci ( \ii0763|co_net  ),
	. co ( \ii0764|co_net  ),
	. dx ( ),
	. f0 ( ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  ),
	. f3 ( ),
	. s ( \ii0764|s_net  )
);
 defparam ii0764.le_skip_en = "false";
 defparam ii0764.is_le_cin_inv = "false";
 defparam ii0764.is_le_cin_below = "false";
 defparam ii0764.is_byp_used = "false";
 defparam ii0764.is_ca_not_inv = "true";
 defparam ii0764.config_data = "3333";
REGS  u_sdram_to_RGB_u_ahb_master_hwrite_o__reg (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out  ),
	. di ( \ii0722|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.preset = 0;
LUT4C  ii0765 (
	. ca ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net  ),
	. ci ( \ii0764|co_net  ),
	. co ( ),
	. dx ( ),
	. f0 ( ),
	. f1 ( ),
	. f2 ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net  ),
	. f3 ( ),
	. s ( \ii0765|s_net  )
);
 defparam ii0765.le_skip_en = "false";
 defparam ii0765.is_le_cin_inv = "false";
 defparam ii0765.is_le_cin_below = "false";
 defparam ii0765.is_byp_used = "false";
 defparam ii0765.is_ca_not_inv = "true";
 defparam ii0765.config_data = "3333";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] .preset = 0;
REGS  \u_sdram_to_RGB_addr_cnt__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[8].sr_out  ),
	. di ( \ii0517|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[8].sclk_out  ),
	. shift ( \u_sdram_to_RGB_addr_cnt__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[8] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0757|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc378 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf .is_en_used = "true";
LUT4  ii0776 (
	. dx ( \ii0776|dx_net  ),
	. f0 ( \ii0759|s_net  ),
	. f1 ( \ii0754|dx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( \ii0755|dx_net  )
);
 defparam ii0776.config_data = "dfcc";
LUT4  ii0777 (
	. dx ( \ii0777|dx_net  ),
	. f0 ( \ii0754|dx_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( \ii0760|s_net  ),
	. f3 ( \ii0755|dx_net  )
);
 defparam ii0777.config_data = "f4fc";
LUT4  ii0778 (
	. dx ( \ii0778|dx_net  ),
	. f0 ( \ii0761|s_net  ),
	. f1 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f2 ( \ii0754|dx_net  ),
	. f3 ( \ii0755|dx_net  )
);
 defparam ii0778.config_data = "f7f0";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] .preset = 0;
LUT4  ii0779 (
	. dx ( \ii0779|dx_net  ),
	. f0 ( \ii0754|dx_net  ),
	. f1 ( \ii0762|s_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( \ii0755|dx_net  )
);
 defparam ii0779.config_data = "dcfc";
LUT4  ii0780 (
	. dx ( \ii0780|dx_net  ),
	. f0 ( \ii0755|dx_net  ),
	. f1 ( \ii0754|dx_net  ),
	. f2 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f3 ( \ii0763|s_net  )
);
 defparam ii0780.config_data = "ceee";
LUT4  ii0781 (
	. dx ( \ii0781|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \ii0755|dx_net  ),
	. f2 ( \ii0754|dx_net  ),
	. f3 ( \ii0764|s_net  )
);
 defparam ii0781.config_data = "ff2a";
REGS  \u_sdram_to_RGB_addr_cnt__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[10].sr_out  ),
	. di ( \ii0518|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[10].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[10].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[9] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out  ),
	. di ( \ii0573|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_r__reg[10].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[10] .preset = 0;
LUT4  ii0782 (
	. dx ( \ii0782|dx_net  ),
	. f0 ( \u_sdram_to_RGB_dma_start_xfer__reg|qx_net  ),
	. f1 ( \ii0755|dx_net  ),
	. f2 ( \ii0754|dx_net  ),
	. f3 ( \ii0765|s_net  )
);
 defparam ii0782.config_data = "ff2a";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] .preset = 0;
M7S_DLL  u_arm_dll_u0 (
	. clkin ( \u_pll_pll_u0|clkout0_net  ),
	. clkout0 ( \u_arm_dll_u0|clkout0_net  ),
	. clkout1 ( ),
	. clkout2 ( ),
	. clkout3 ( ),
	. dll_msel0_user ( )
,
	. dllrst ( ),
	. fp_dll_rst ( ),
	. locked ( ),
	. pwrdown ( )
);
 defparam u_arm_dll_u0.dll_ldrange = 1;
 defparam u_arm_dll_u0.cfg_dllphase0_ctrl = 0;
 defparam u_arm_dll_u0.dll_mfb16_trm = 0;
 defparam u_arm_dll_u0.dll_dtest_en = 0;
 defparam u_arm_dll_u0.dll_mfb0_trm = 0;
 defparam u_arm_dll_u0.dll_lfm = 1;
 defparam u_arm_dll_u0.dll_force_lock = 0;
 defparam u_arm_dll_u0.dll_cpsel = 1;
 defparam u_arm_dll_u0.dll_dtest_sel = 0;
 defparam u_arm_dll_u0.dll_fle_en = 1;
 defparam u_arm_dll_u0.dll_ibufsel = 2;
 defparam u_arm_dll_u0.dll_bypass = 0;
 defparam u_arm_dll_u0.dll_atest_en = 0;
 defparam u_arm_dll_u0.cfg_mrst_sel = 0;
 defparam u_arm_dll_u0.dll_bk = 0;
 defparam u_arm_dll_u0.cfg_dllpd_sel = 1;
 defparam u_arm_dll_u0.dll_msel0 = 0;
 defparam u_arm_dll_u0.dll_msel1 = 4;
 defparam u_arm_dll_u0.dyn_dll_rst = 0;
 defparam u_arm_dll_u0.dyn_dll_pwrdown = 0;
 defparam u_arm_dll_u0.dll_msel2 = 8;
 defparam u_arm_dll_u0.dll_sel = "2";
 defparam u_arm_dll_u0.dll_msel3 = 11;
 defparam u_arm_dll_u0.dll_atest_sel = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ),
	. di ( \ii0574|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[11] .preset = 0;
REGS  rstn_final__reg (
	. a_sr ( \rstn_final__reg.sr_out  ),
	. di ( \VCC_0_inst|Y_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \rstn_final__reg.mclk_out  ),
	. qs ( ),
	. qx ( \rstn_final__reg|qx_net  ),
	. sclk ( \rstn_final__reg.sclk_out  ),
	. shift ( \rstn_final__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam rstn_final__reg.use_reg_fdbk = "false";
 defparam rstn_final__reg.shift_direct = "up";
 defparam rstn_final__reg.ignore_shift = "true";
 defparam rstn_final__reg.preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0646|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc379 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ),
	. di ( \ii0575|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[12] .preset = 0;
REGS  \u_sdram_to_RGB_v_valid_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_v_valid_r__reg[0].sr_out  ),
	. di ( \u_colorgen_v_valid__reg|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_v_valid_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_v_valid_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_v_valid_r__reg[0].sclk_out  ),
	. shift ( \u_sdram_to_RGB_v_valid_r__reg[0].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_v_valid_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[0] .preset = 0;
LBUF  \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf  (
	. a_sr ( \u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc380 ,
		/* sh [0] */ \u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out  ),
	. di ( \ii0600|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out  ),
	. di ( \ii0576|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_r__reg[13].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[13] .preset = 0;
LBUF  \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf  (
	. a_sr ( \u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc381 ,
		/* sh [0] */ \u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_v_valid_r__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_v_valid_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_v_valid_r__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_v_valid_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_v_valid_r__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_v_valid_r__reg[1].sclk_out  ),
	. shift ( \u_sdram_to_RGB_v_valid_r__reg[1].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_v_valid_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_v_valid_r__reg[1] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc382 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0757|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc383 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out  ),
	. di ( \ii0604|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ),
	. di ( \ii0577|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[14] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sr_out  ),
	. di ( \ii0756|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out  ),
	. di ( \ii0610|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[15]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ),
	. di ( \ii0578|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[15] .preset = 0;
CONST  C37R18_ble0_const (
	. out ( )
);
 defparam C37R18_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out  ),
	. di ( \ii0776|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out  ),
	. di ( \ii0615|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out  ),
	. di ( \ii0777|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] .preset = 0;
M7S_PLL  u_pll_pll_u0 (
	. ACTIVECK ( ),
	. CKBAD0 ( ),
	. CKBAD1 ( ),
	. clkin0 ( \io_cell_clk_i_inst|id_q_net  ),
	. clkin1 ( ),
	. clkout0 ( \u_pll_pll_u0|clkout0_net  ),
	. clkout1 ( \u_pll_pll_u0|clkout1_net  ),
	. clkout2 ( ),
	. clkout3 ( ),
	. fbclkin ( ),
	. fp_pll_rst ( ),
	. locked ( \u_pll_pll_u0|locked_net  ),
	. pllrst ( ),
	. pwrdown ( )
);
 defparam u_pll_pll_u0.sel_fbpath = 0;
 defparam u_pll_pll_u0.pll_ssen = 0;
 defparam u_pll_pll_u0.rst_pll_sel = 0;
 defparam u_pll_pll_u0.pll_divc0 = 5;
 defparam u_pll_pll_u0.pll_divc1 = 11;
 defparam u_pll_pll_u0.pll_divc2 = 2;
 defparam u_pll_pll_u0.pll_divc3 = 8;
 defparam u_pll_pll_u0.pll_lkd_hold = 0;
 defparam u_pll_pll_u0.pll_mp_autor_en = 0;
 defparam u_pll_pll_u0.pll_sel_c3phase = 0;
 defparam u_pll_pll_u0.pll_fbck_del = 0;
 defparam u_pll_pll_u0.pll_atest_sel = 0;
 defparam u_pll_pll_u0.pll_sel = "auto";
 defparam u_pll_pll_u0.pll_co2dly = 0;
 defparam u_pll_pll_u0.pll_kvsel = 3;
 defparam u_pll_pll_u0.pll_bp_dvdd12 = 0;
 defparam u_pll_pll_u0.cfg_ldo_cfg = 0;
 defparam u_pll_pll_u0.amux_sel = 0;
 defparam u_pll_pll_u0.pll_dtest_sel = 0;
 defparam u_pll_pll_u0.pll_force_lock = 0;
 defparam u_pll_pll_u0.pll_sel_c0phase = 0;
 defparam u_pll_pll_u0.pll_lkd_tol = 0;
 defparam u_pll_pll_u0.pll_cpsel_fn = 4;
 defparam u_pll_pll_u0.pll_divfb = 0;
 defparam u_pll_pll_u0.pll_vrsel = 1;
 defparam u_pll_pll_u0.inclk_period = 10000;
 defparam u_pll_pll_u0.pll_bk = 0;
 defparam u_pll_pll_u0.pll_ck_switch_en = 0;
 defparam u_pll_pll_u0.pll_co0dly = 0;
 defparam u_pll_pll_u0.pll_dtest_en = 0;
 defparam u_pll_pll_u0.pwrmode = 1;
 defparam u_pll_pll_u0.pll_divmp = 0;
 defparam u_pll_pll_u0.pll_ssdivh = 0;
 defparam u_pll_pll_u0.pll_sel_c2phase = 0;
 defparam u_pll_pll_u0.cfg_nc = 0;
 defparam u_pll_pll_u0.pll_mken0 = 1;
 defparam u_pll_pll_u0.pll_mken1 = 1;
 defparam u_pll_pll_u0.pll_ssdivl = 199;
 defparam u_pll_pll_u0.pll_bps0 = 0;
 defparam u_pll_pll_u0.pll_mken2 = 1;
 defparam u_pll_pll_u0.pll_bps1 = 0;
 defparam u_pll_pll_u0.pll_co3dly = 0;
 defparam u_pll_pll_u0.pll_mken3 = 0;
 defparam u_pll_pll_u0.pll_bps2 = 0;
 defparam u_pll_pll_u0.pll_bps3 = 0;
 defparam u_pll_pll_u0.pll_ssrg = 1;
 defparam u_pll_pll_u0.pll_cksel = 0;
 defparam u_pll_pll_u0.pll_fldd = 3;
 defparam u_pll_pll_u0.pll_lpf = 0;
 defparam u_pll_pll_u0.pll_atest_en = 0;
 defparam u_pll_pll_u0.pll_co1dly = 0;
 defparam u_pll_pll_u0.pll_sel_c1phase = 0;
 defparam u_pll_pll_u0.pll_divm = 59;
 defparam u_pll_pll_u0.pll_divn = 0;
 defparam u_pll_pll_u0.dyn_pll_rst = 0;
 defparam u_pll_pll_u0.dyn_pll_pwrdown = 0;
 defparam u_pll_pll_u0.pll_cpsel_cr = 3;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] .preset = 0;
LBUF  \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc384 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out  ),
	. di ( \ii0617|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out  ),
	. di ( \ii0778|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] .preset = 0;
M7S_IO_PCISG  dedicated_io_cell_u319_inst (
	. PAD ( ),
	. clk ( ),
	. clk_en ( ),
	. id ( ),
	. od ( ),
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
 defparam dedicated_io_cell_u319_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u319_inst.ns_lv_fastestn = 0;
 defparam dedicated_io_cell_u319_inst.ns_lv_cfg = 0;
 defparam dedicated_io_cell_u319_inst.cfg_oen_rstn_en = 0;
 defparam dedicated_io_cell_u319_inst.cfg_fclk_en = 0;
 defparam dedicated_io_cell_u319_inst.cfg_fclk_gate_sel = 0;
 defparam dedicated_io_cell_u319_inst.in_del = 0;
 defparam dedicated_io_cell_u319_inst.cfg_fclk_inv = 0;
 defparam dedicated_io_cell_u319_inst.vpci_en = 0;
 defparam dedicated_io_cell_u319_inst.out_del = 0;
 defparam dedicated_io_cell_u319_inst.cfg_oen_setn_en = 0;
 defparam dedicated_io_cell_u319_inst.cfg_oen_sel = 1;
 defparam dedicated_io_cell_u319_inst.cfg_id_rstn_en = 0;
 defparam dedicated_io_cell_u319_inst.cfg_setn_inv = 0;
 defparam dedicated_io_cell_u319_inst.cfg_oen_inv = 0;
 defparam dedicated_io_cell_u319_inst.rx_dig_en_cfg = 0;
 defparam dedicated_io_cell_u319_inst.cfg_id_sel = 0;
 defparam dedicated_io_cell_u319_inst.cfg_id_setn_en = 0;
 defparam dedicated_io_cell_u319_inst.cfg_userio_en = 0;
 defparam dedicated_io_cell_u319_inst.cfg_rstn_inv = 0;
 defparam dedicated_io_cell_u319_inst.cfg_od_rstn_en = 0;
 defparam dedicated_io_cell_u319_inst.optional_function = "UART2_TXD_O";
 defparam dedicated_io_cell_u319_inst.ndr_cfg = 3;
 defparam dedicated_io_cell_u319_inst.keep_cfg = 0;
 defparam dedicated_io_cell_u319_inst.pdr_cfg = 3;
 defparam dedicated_io_cell_u319_inst.cfg_od_setn_en = 0;
 defparam dedicated_io_cell_u319_inst.cfg_od_sel = 2;
 defparam dedicated_io_cell_u319_inst.cfg_od_inv = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out  ),
	. di ( \ii0619|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[11] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out  ),
	. di ( \ii0779|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out  ),
	. di ( \ii0620|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[12] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out  ),
	. di ( \ii0780|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[10]  (
	. a_sr ( \u_colorgen_h_cnt__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[10] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out  ),
	. di ( \ii0622|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[13] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sr_out  ),
	. di ( \ii0781|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[11] .preset = 0;
M7S_SOC  u_arm_u_soc (
	. c2r1_dll_clk ( \u_arm_dll_u0|clkout0_net  ),
	. clk_ahb_fp0 ( \u_pll_pll_u0|clkout1_net  ),
	. clk_ahb_fp1 ( ),
	. clk_eth_tx ( ),
	. fp0_m_ahb_addr ( {
		/* fp0_m_ahb_addr [31] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net ,
		/* fp0_m_ahb_addr [30] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net ,
		/* fp0_m_ahb_addr [29] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net ,
		/* fp0_m_ahb_addr [28] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net ,
		/* fp0_m_ahb_addr [27] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net ,
		/* fp0_m_ahb_addr [26] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net ,
		/* fp0_m_ahb_addr [25] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net ,
		/* fp0_m_ahb_addr [24] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net ,
		/* fp0_m_ahb_addr [23] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net ,
		/* fp0_m_ahb_addr [22] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net ,
		/* fp0_m_ahb_addr [21] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net ,
		/* fp0_m_ahb_addr [20] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net ,
		/* fp0_m_ahb_addr [19] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net ,
		/* fp0_m_ahb_addr [18] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net ,
		/* fp0_m_ahb_addr [17] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net ,
		/* fp0_m_ahb_addr [16] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net ,
		/* fp0_m_ahb_addr [15] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net ,
		/* fp0_m_ahb_addr [14] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net ,
		/* fp0_m_ahb_addr [13] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net ,
		/* fp0_m_ahb_addr [12] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net ,
		/* fp0_m_ahb_addr [11] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net ,
		/* fp0_m_ahb_addr [10] */ \u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net ,
		/* fp0_m_ahb_addr [9] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net ,
		/* fp0_m_ahb_addr [8] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net ,
		/* fp0_m_ahb_addr [7] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net ,
		/* fp0_m_ahb_addr [6] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net ,
		/* fp0_m_ahb_addr [5] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net ,
		/* fp0_m_ahb_addr [4] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net ,
		/* fp0_m_ahb_addr [3] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net ,
		/* fp0_m_ahb_addr [2] */ \u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net ,
		/* fp0_m_ahb_addr [1] */ \GND_0_inst|Y_net ,
		/* fp0_m_ahb_addr [0] */ \GND_0_inst|Y_net 
	} ),
	. fp0_m_ahb_burst ( {
		/* fp0_m_ahb_burst [2] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net ,
		/* fp0_m_ahb_burst [1] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net ,
		/* fp0_m_ahb_burst [0] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net 
	} ),
	. fp0_m_ahb_mastlock ( \GND_0_inst|Y_net  ),
	. fp0_m_ahb_prot ( {
		/* fp0_m_ahb_prot [3] */ \GND_0_inst|Y_net ,
		/* fp0_m_ahb_prot [2] */ \GND_0_inst|Y_net ,
		/* fp0_m_ahb_prot [1] */ \GND_0_inst|Y_net ,
		/* fp0_m_ahb_prot [0] */ \VCC_0_inst|Y_net 
	} ),
	. fp0_m_ahb_rdata ( {
		/* fp0_m_ahb_rdata [31] */ \u_arm_u_soc|fp0_m_ahb_rdata[31]_net ,
		/* fp0_m_ahb_rdata [30] */ \u_arm_u_soc|fp0_m_ahb_rdata[30]_net ,
		/* fp0_m_ahb_rdata [29] */ \u_arm_u_soc|fp0_m_ahb_rdata[29]_net ,
		/* fp0_m_ahb_rdata [28] */ \u_arm_u_soc|fp0_m_ahb_rdata[28]_net ,
		/* fp0_m_ahb_rdata [27] */ \u_arm_u_soc|fp0_m_ahb_rdata[27]_net ,
		/* fp0_m_ahb_rdata [26] */ \u_arm_u_soc|fp0_m_ahb_rdata[26]_net ,
		/* fp0_m_ahb_rdata [25] */ \u_arm_u_soc|fp0_m_ahb_rdata[25]_net ,
		/* fp0_m_ahb_rdata [24] */ \u_arm_u_soc|fp0_m_ahb_rdata[24]_net ,
		/* fp0_m_ahb_rdata [23] */ \u_arm_u_soc|fp0_m_ahb_rdata[23]_net ,
		/* fp0_m_ahb_rdata [22] */ \u_arm_u_soc|fp0_m_ahb_rdata[22]_net ,
		/* fp0_m_ahb_rdata [21] */ \u_arm_u_soc|fp0_m_ahb_rdata[21]_net ,
		/* fp0_m_ahb_rdata [20] */ \u_arm_u_soc|fp0_m_ahb_rdata[20]_net ,
		/* fp0_m_ahb_rdata [19] */ \u_arm_u_soc|fp0_m_ahb_rdata[19]_net ,
		/* fp0_m_ahb_rdata [18] */ \u_arm_u_soc|fp0_m_ahb_rdata[18]_net ,
		/* fp0_m_ahb_rdata [17] */ \u_arm_u_soc|fp0_m_ahb_rdata[17]_net ,
		/* fp0_m_ahb_rdata [16] */ \u_arm_u_soc|fp0_m_ahb_rdata[16]_net ,
		/* fp0_m_ahb_rdata [15] */ \u_arm_u_soc|fp0_m_ahb_rdata[15]_net ,
		/* fp0_m_ahb_rdata [14] */ \u_arm_u_soc|fp0_m_ahb_rdata[14]_net ,
		/* fp0_m_ahb_rdata [13] */ \u_arm_u_soc|fp0_m_ahb_rdata[13]_net ,
		/* fp0_m_ahb_rdata [12] */ \u_arm_u_soc|fp0_m_ahb_rdata[12]_net ,
		/* fp0_m_ahb_rdata [11] */ \u_arm_u_soc|fp0_m_ahb_rdata[11]_net ,
		/* fp0_m_ahb_rdata [10] */ \u_arm_u_soc|fp0_m_ahb_rdata[10]_net ,
		/* fp0_m_ahb_rdata [9] */ \u_arm_u_soc|fp0_m_ahb_rdata[9]_net ,
		/* fp0_m_ahb_rdata [8] */ \u_arm_u_soc|fp0_m_ahb_rdata[8]_net ,
		/* fp0_m_ahb_rdata [7] */ \u_arm_u_soc|fp0_m_ahb_rdata[7]_net ,
		/* fp0_m_ahb_rdata [6] */ \u_arm_u_soc|fp0_m_ahb_rdata[6]_net ,
		/* fp0_m_ahb_rdata [5] */ \u_arm_u_soc|fp0_m_ahb_rdata[5]_net ,
		/* fp0_m_ahb_rdata [4] */ \u_arm_u_soc|fp0_m_ahb_rdata[4]_net ,
		/* fp0_m_ahb_rdata [3] */ \u_arm_u_soc|fp0_m_ahb_rdata[3]_net ,
		/* fp0_m_ahb_rdata [2] */ \u_arm_u_soc|fp0_m_ahb_rdata[2]_net ,
		/* fp0_m_ahb_rdata [1] */ \u_arm_u_soc|fp0_m_ahb_rdata[1]_net ,
		/* fp0_m_ahb_rdata [0] */ \u_arm_u_soc|fp0_m_ahb_rdata[0]_net 
	} ),
	. fp0_m_ahb_ready ( \u_arm_u_soc|fp0_m_ahb_ready_net  ),
	. fp0_m_ahb_resp ( \u_arm_u_soc|fp0_m_ahb_resp_net  ),
	. fp0_m_ahb_size ( {
		/* fp0_m_ahb_size [2] */ \GND_0_inst|Y_net ,
		/* fp0_m_ahb_size [1] */ \VCC_0_inst|Y_net ,
		/* fp0_m_ahb_size [0] */ \GND_0_inst|Y_net 
	} ),
	. fp0_m_ahb_trans ( {
		/* fp0_m_ahb_trans [1] */ \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net ,
		/* fp0_m_ahb_trans [0] */ \u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net 
	} ),
	. fp0_m_ahb_wdata ( {
		/* fp0_m_ahb_wdata [31] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net ,
		/* fp0_m_ahb_wdata [30] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net ,
		/* fp0_m_ahb_wdata [29] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net ,
		/* fp0_m_ahb_wdata [28] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net ,
		/* fp0_m_ahb_wdata [27] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net ,
		/* fp0_m_ahb_wdata [26] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net ,
		/* fp0_m_ahb_wdata [25] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net ,
		/* fp0_m_ahb_wdata [24] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net ,
		/* fp0_m_ahb_wdata [23] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net ,
		/* fp0_m_ahb_wdata [22] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net ,
		/* fp0_m_ahb_wdata [21] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net ,
		/* fp0_m_ahb_wdata [20] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net ,
		/* fp0_m_ahb_wdata [19] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net ,
		/* fp0_m_ahb_wdata [18] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net ,
		/* fp0_m_ahb_wdata [17] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net ,
		/* fp0_m_ahb_wdata [16] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net ,
		/* fp0_m_ahb_wdata [15] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net ,
		/* fp0_m_ahb_wdata [14] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net ,
		/* fp0_m_ahb_wdata [13] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net ,
		/* fp0_m_ahb_wdata [12] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net ,
		/* fp0_m_ahb_wdata [11] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net ,
		/* fp0_m_ahb_wdata [10] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net ,
		/* fp0_m_ahb_wdata [9] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net ,
		/* fp0_m_ahb_wdata [8] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net ,
		/* fp0_m_ahb_wdata [7] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net ,
		/* fp0_m_ahb_wdata [6] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net ,
		/* fp0_m_ahb_wdata [5] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net ,
		/* fp0_m_ahb_wdata [4] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net ,
		/* fp0_m_ahb_wdata [3] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net ,
		/* fp0_m_ahb_wdata [2] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net ,
		/* fp0_m_ahb_wdata [1] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net ,
		/* fp0_m_ahb_wdata [0] */ \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net 
	} ),
	. fp0_m_ahb_write ( \u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net  ),
	. fp0_s_ahb_addr ( )
,
	. fp0_s_ahb_burst ( )
,
	. fp0_s_ahb_mastlock ( ),
	. fp0_s_ahb_prot ( )
,
	. fp0_s_ahb_rdata ( )
,
	. fp0_s_ahb_readyout ( ),
	. fp0_s_ahb_resp ( ),
	. fp0_s_ahb_sel ( ),
	. fp0_s_ahb_size ( )
,
	. fp0_s_ahb_trans ( )
,
	. fp0_s_ahb_wdata ( )
,
	. fp0_s_ahb_write ( ),
	. fp1_m_ahb_addr ( )
,
	. fp1_m_ahb_burst ( )
,
	. fp1_m_ahb_mastlock ( ),
	. fp1_m_ahb_prot ( )
,
	. fp1_m_ahb_rdata ( )
,
	. fp1_m_ahb_ready ( ),
	. fp1_m_ahb_resp ( ),
	. fp1_m_ahb_size ( )
,
	. fp1_m_ahb_trans ( )
,
	. fp1_m_ahb_wdata ( )
,
	. fp1_m_ahb_write ( ),
	. fp1_s_ahb_addr ( )
,
	. fp1_s_ahb_burst ( )
,
	. fp1_s_ahb_mastlock ( ),
	. fp1_s_ahb_prot ( )
,
	. fp1_s_ahb_rdata ( )
,
	. fp1_s_ahb_readyout ( ),
	. fp1_s_ahb_resp ( ),
	. fp1_s_ahb_sel ( ),
	. fp1_s_ahb_size ( )
,
	. fp1_s_ahb_trans ( )
,
	. fp1_s_ahb_wdata ( )
,
	. fp1_s_ahb_write ( ),
	. fp2soc_rst_n ( \rstn_final__reg|qx_net  ),
	. fp_INTNMI ( )
,
	. fp_clk_adc ( ),
	. fp_clk_arm ( \u_pll_pll_u0|clkout0_net  ),
	. fp_clk_sys ( \u_pll_pll_u0|clkout0_net  ),
	. fp_clk_usb ( ),
	. fp_lvds_sclk ( ),
	. gpio_0_in_i ( )
,
	. gpio_0_oe_o ( )
,
	. gpio_0_out_o ( {
		/* gpio_0_out_o [31] (nc) */ nc385 ,
		/* gpio_0_out_o [30] (nc) */ nc386 ,
		/* gpio_0_out_o [29] (nc) */ nc387 ,
		/* gpio_0_out_o [28] (nc) */ nc388 ,
		/* gpio_0_out_o [27] (nc) */ nc389 ,
		/* gpio_0_out_o [26] (nc) */ nc390 ,
		/* gpio_0_out_o [25] (nc) */ nc391 ,
		/* gpio_0_out_o [24] (nc) */ nc392 ,
		/* gpio_0_out_o [23] (nc) */ nc393 ,
		/* gpio_0_out_o [22] (nc) */ nc394 ,
		/* gpio_0_out_o [21] (nc) */ nc395 ,
		/* gpio_0_out_o [20] (nc) */ nc396 ,
		/* gpio_0_out_o [19] (nc) */ nc397 ,
		/* gpio_0_out_o [18] (nc) */ nc398 ,
		/* gpio_0_out_o [17] (nc) */ nc399 ,
		/* gpio_0_out_o [16] (nc) */ nc400 ,
		/* gpio_0_out_o [15] (nc) */ nc401 ,
		/* gpio_0_out_o [14] (nc) */ nc402 ,
		/* gpio_0_out_o [13] (nc) */ nc403 ,
		/* gpio_0_out_o [12] (nc) */ nc404 ,
		/* gpio_0_out_o [11] (nc) */ nc405 ,
		/* gpio_0_out_o [10] (nc) */ nc406 ,
		/* gpio_0_out_o [9] (nc) */ nc407 ,
		/* gpio_0_out_o [8] (nc) */ nc408 ,
		/* gpio_0_out_o [7] (nc) */ nc409 ,
		/* gpio_0_out_o [6] (nc) */ nc410 ,
		/* gpio_0_out_o [5] (nc) */ nc411 ,
		/* gpio_0_out_o [4] (nc) */ nc412 ,
		/* gpio_0_out_o [3] (nc) */ nc413 ,
		/* gpio_0_out_o [2] (nc) */ nc414 ,
		/* gpio_0_out_o [1] */ \u_arm_u_soc|gpio_0_out_o[1]_net ,
		/* gpio_0_out_o [0] */ \u_arm_u_soc|gpio_0_out_o[0]_net 
	} ),
	. i2c0_scl_i ( ),
	. i2c0_scl_oe_o ( ),
	. i2c0_sda_i ( ),
	. i2c0_sda_oe_o ( ),
	. i2c1_scl_i ( ),
	. i2c1_scl_oe_o ( ),
	. i2c1_sda_i ( ),
	. i2c1_sda_oe_o ( ),
	. pad_can0_i_rx0 ( ),
	. pad_can0_o_clk ( ),
	. pad_can0_o_tx0 ( ),
	. pad_can0_o_tx1 ( ),
	. pad_can0_oen_tx0 ( ),
	. pad_can0_oen_tx1 ( ),
	. pad_can1_i_rx0 ( ),
	. pad_can1_o_clk ( ),
	. pad_can1_o_tx0 ( ),
	. pad_can1_o_tx1 ( ),
	. pad_can1_oen_tx0 ( ),
	. pad_can1_oen_tx1 ( ),
	. rst_ahb_fp0_n ( \rstn_final__reg|qx_net  ),
	. rst_ahb_fp1_n ( ),
	. spi0_miso ( \io_cell_spi_miso_inst|id_q_net  ),
	. spi0_mosi ( \u_arm_u_soc|spi0_mosi_net  ),
	. spi0_sck ( \u_arm_u_soc|spi0_sck_net  ),
	. spi0_ssn ( \u_arm_u_soc|spi0_ssn_net  ),
	. spi1_miso ( ),
	. spi1_mosi ( ),
	. spi1_sck ( ),
	. spi1_ssn ( ),
	. uart0_cts_i ( ),
	. uart0_rts_o ( ),
	. uart0_rxd_i ( ),
	. uart0_txd_o ( ),
	. uart1_cts_i ( ),
	. uart1_rts_o ( ),
	. uart1_rxd_i ( ),
	. uart1_txd_o ( )
);
 defparam u_arm_u_soc.use_on_chip_ddr_ctrl = 1;
 defparam u_arm_u_soc.on_chip_eth_mode = "";
 defparam u_arm_u_soc.use_on_chip_eth = 0;
 defparam u_arm_u_soc.use_on_chip_usb = 0;
 defparam u_arm_u_soc.program_file = "lcd_demo_m7.hex";
 defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
 defparam u_arm_u_soc.use_on_chip_adc = 0;
 defparam u_arm_u_soc.use_arm = 1;
 defparam u_arm_u_soc.use_clk_arm = 1;
 defparam u_arm_u_soc.use_pbus0 = 1;
 defparam u_arm_u_soc.use_uart_io = 1;
 defparam u_arm_u_soc.use_pbus1 = 0;
 defparam u_arm_u_soc.use_arm_nmi = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[14] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out  ),
	. di ( \ii0782|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[12] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[10] .preset = 0;
LBUF  \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc415 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[15]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[15] .preset = 0;
REGS  \u_colorgen_h_cnt__reg[10]  (
	. a_sr ( \u_colorgen_h_cnt__reg[9].sr_out  ),
	. di ( \ii0467|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_colorgen_h_cnt__reg[10]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_colorgen_h_cnt__reg[10] .use_reg_fdbk = "false";
 defparam \u_colorgen_h_cnt__reg[10] .shift_direct = "up";
 defparam \u_colorgen_h_cnt__reg[10] .ignore_shift = "true";
 defparam \u_colorgen_h_cnt__reg[10] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[13] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[11]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[11] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[11] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[11] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[11] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[14] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u269_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u269_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u269_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u269_inst.seri_ref = 0;
 defparam dedicated_io_cell_u269_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u269_inst.vref_sel = 0;
 defparam dedicated_io_cell_u269_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u269_inst.para_ref = 0;
 defparam dedicated_io_cell_u269_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u269_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u269_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u269_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u269_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u269_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u269_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u269_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u269_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u269_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u269_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u269_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u269_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u269_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u269_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u269_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u269_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u269_inst.vref_en = 0;
 defparam dedicated_io_cell_u269_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u269_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u269_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u269_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u269_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u269_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u269_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u269_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u269_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u269_inst.manual_en = 0;
 defparam dedicated_io_cell_u269_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u269_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u269_inst.optional_function = "A0,A3";
 defparam dedicated_io_cell_u269_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u269_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u269_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u269_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u269_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u269_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u269_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[12]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[12] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[12] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[12] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[12] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[4]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] .preset = 0;
REGS  u_sdram_to_RGB_dma_start_xfer_prev__reg (
	. a_sr ( \u_sdram_to_RGB_de_i_start_pulse__reg.sr_out  ),
	. di ( \ii0545|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_dma_start_xfer_prev__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_dma_start_xfer_prev__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_dma_start_xfer_prev__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_dma_start_xfer_prev__reg.preset = 0;
LBUF  \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc416 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_addr_wr__reg[8].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[15]  (
	. a_sr ( \u_colorgen_h_cnt__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[15] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[13]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[13] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[13] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[13] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[13] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u263_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u263_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u263_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u263_inst.seri_ref = 0;
 defparam dedicated_io_cell_u263_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u263_inst.vref_sel = 0;
 defparam dedicated_io_cell_u263_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u263_inst.para_ref = 0;
 defparam dedicated_io_cell_u263_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u263_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u263_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u263_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u263_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u263_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u263_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u263_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u263_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u263_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u263_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u263_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u263_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u263_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u263_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u263_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u263_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u263_inst.vref_en = 0;
 defparam dedicated_io_cell_u263_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u263_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u263_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u263_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u263_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u263_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u263_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u263_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u263_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u263_inst.manual_en = 0;
 defparam dedicated_io_cell_u263_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u263_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u263_inst.optional_function = "A2,RESETN";
 defparam dedicated_io_cell_u263_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u263_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u263_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u263_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u263_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u263_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u263_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[5]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] .preset = 0;
M7S_IO_VREF  dedicated_io_cell_u259_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u259_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u259_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_sclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u259_inst.seri_ref = 0;
 defparam dedicated_io_cell_u259_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_ddr_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u259_inst.vref_sel = 0;
 defparam dedicated_io_cell_u259_inst.cfg_id_sel_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u259_inst.para_ref = 0;
 defparam dedicated_io_cell_u259_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u259_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u259_inst.ndr_cfg_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u259_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u259_inst.pdr_cfg_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u259_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u259_inst.tpd_cfg_0 = 0;
 defparam dedicated_io_cell_u259_inst.tpu_cfg_0 = 0;
 defparam dedicated_io_cell_u259_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u259_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u259_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u259_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u259_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u259_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u259_inst.vref_en = 1;
 defparam dedicated_io_cell_u259_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u259_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u259_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u259_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u259_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_od_sel_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u259_inst.cfg_sclk_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u259_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u259_inst.manual_en = 0;
 defparam dedicated_io_cell_u259_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u259_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u259_inst.optional_function = "VREF1,WEN";
 defparam dedicated_io_cell_u259_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_d_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u259_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u259_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_oen_sel_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u259_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u259_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_userio_en_0 = 0;
 defparam dedicated_io_cell_u259_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u259_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[14]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[14] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[14] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[14] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[14] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[6]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] .preset = 0;
M7S_IO_DQS  dedicated_io_cell_u253_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. clkpol_o ( ),
	. clkpol_user ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. dqsr90_o ( ),
	. dqsr_en ( ),
	. dqsr_en_rstn ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u253_inst.ssel1_90 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_userio_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_dqsr_rstn_sel = 0;
 defparam dedicated_io_cell_u253_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u253_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u253_inst.ssel1_0 = 0;
 defparam dedicated_io_cell_u253_inst.seri_ref = 0;
 defparam dedicated_io_cell_u253_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.vref_sel = 0;
 defparam dedicated_io_cell_u253_inst.cfg_id_sel_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_id_sel_1 = 0;
 defparam dedicated_io_cell_u253_inst.para_ref = 0;
 defparam dedicated_io_cell_u253_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u253_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u253_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u253_inst.vcsel_0 = 0;
 defparam dedicated_io_cell_u253_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u253_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u253_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u253_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u253_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u253_inst.lfm_90 = 0;
 defparam dedicated_io_cell_u253_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u253_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u253_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u253_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.vref_en = 0;
 defparam dedicated_io_cell_u253_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u253_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_clkpol_sel = 0;
 defparam dedicated_io_cell_u253_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_test_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u253_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_test_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u253_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u253_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u253_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u253_inst.lfm_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u253_inst.bypassn_cfg_90 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u253_inst.manual_en = 0;
 defparam dedicated_io_cell_u253_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.optional_function = "CLK,CLKN";
 defparam dedicated_io_cell_u253_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_txd1_inv_1 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_d_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u253_inst.vcsel_90 = 0;
 defparam dedicated_io_cell_u253_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_d_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_burst_len = 0;
 defparam dedicated_io_cell_u253_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u253_inst.bypassn_cfg_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_nc_dqs = 0;
 defparam dedicated_io_cell_u253_inst.pdn_cfg = 0;
 defparam dedicated_io_cell_u253_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_txd0_inv_0 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u253_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_userio_en_0 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u253_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[15]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[15] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[15] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[15] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[15] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[7]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] .preset = 0;
LBUF  \u_sdram_to_RGB_display_before_bmp__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_display_before_bmp__reg.sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_display_before_bmp__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_display_before_bmp__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_display_before_bmp__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_display_before_bmp__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc417 ,
		/* sh [0] */ \u_sdram_to_RGB_display_before_bmp__reg.sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_display_before_bmp__reg.lbuf .is_en_used = "false";
REGS  u_sdram_to_RGB_de_o__reg (
	. a_sr ( \u_sdram_to_RGB_de_o__reg.sr_out  ),
	. di ( \u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_de_o__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_de_o__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_de_o__reg.sclk_out  ),
	. shift ( \u_sdram_to_RGB_de_o__reg.sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_de_o__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_de_o__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_de_o__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_de_o__reg.preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[16]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[16] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[16] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[16] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[16] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[8]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] .preset = 0;
LBUF  \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_emb_addr_wr__reg[6].sh0 ,
		/* sh [0] (nc) */ nc418 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf .is_en_used = "true";
M7S_IO_CAL  dedicated_io_cell_u243_inst (
	. NDR_out ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_out ( )
,
	. TPD_out ( )
,
	. TPU_out ( )
,
	. cal_done ( ),
	. cal_start ( ),
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u243_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u243_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u243_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_sclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u243_inst.seri_ref = 0;
 defparam dedicated_io_cell_u243_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_ddr_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_use_cal1_0 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u243_inst.vref_sel = 0;
 defparam dedicated_io_cell_u243_inst.cfg_id_sel_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u243_inst.para_ref = 0;
 defparam dedicated_io_cell_u243_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u243_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u243_inst.ndr_cfg_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u243_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u243_inst.pdr_cfg_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u243_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u243_inst.tpd_cfg_0 = 0;
 defparam dedicated_io_cell_u243_inst.tpu_cfg_0 = 0;
 defparam dedicated_io_cell_u243_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u243_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u243_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u243_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u243_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u243_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u243_inst.vref_en = 0;
 defparam dedicated_io_cell_u243_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u243_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u243_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u243_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u243_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_od_sel_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u243_inst.cfg_sclk_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u243_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u243_inst.manual_en = 0;
 defparam dedicated_io_cell_u243_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u243_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u243_inst.optional_function = "CAL,A6";
 defparam dedicated_io_cell_u243_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_d_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u243_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u243_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_use_cal0_0 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_oen_sel_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u243_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u243_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_userio_en_0 = 0;
 defparam dedicated_io_cell_u243_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u243_inst.cfg_id_setn_en_1 = 0;
M7S_IO_DDR  dedicated_io_cell_u240_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u240_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u240_inst.term_pd_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.term_pd_en_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u240_inst.seri_ref = 0;
 defparam dedicated_io_cell_u240_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u240_inst.vref_sel = 0;
 defparam dedicated_io_cell_u240_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_gsclk90_inv_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u240_inst.para_ref = 0;
 defparam dedicated_io_cell_u240_inst.cfg_gsclk90_inv_1 = 1;
 defparam dedicated_io_cell_u240_inst.rx_hstl_sstl_en_cfg_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u240_inst.rx_hstl_sstl_en_cfg_1 = 0;
 defparam dedicated_io_cell_u240_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u240_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u240_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u240_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u240_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u240_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u240_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u240_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u240_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u240_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u240_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u240_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u240_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u240_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u240_inst.vref_en = 0;
 defparam dedicated_io_cell_u240_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u240_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_gsclk180_inv_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_gsclk180_inv_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u240_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u240_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u240_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u240_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u240_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_gsclk270_inv_0 = 1;
 defparam dedicated_io_cell_u240_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u240_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u240_inst.manual_en = 0;
 defparam dedicated_io_cell_u240_inst.cfg_gsclk270_inv_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u240_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u240_inst.optional_function = "BA1,A4";
 defparam dedicated_io_cell_u240_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_trm_sel_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u240_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_trm_sel_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u240_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_oen_sel_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_oen_sel_1 = 1;
 defparam dedicated_io_cell_u240_inst.term_pu_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u240_inst.term_pu_en_1 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_gsclk_inv_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u240_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_gsclk_inv_1 = 1;
 defparam dedicated_io_cell_u240_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[17]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[17] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[17] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[17] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[17] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out  ),
	. di ( \u_arm_u_soc|fp0_m_ahb_rdata[9]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[18]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[18] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[18] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[18] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[18] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[5] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc419 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf .is_en_used = "false";
M7S_IO_LVDS  io_cell_spi_ssn_inst (
	. PAD0 ( ),
	. PAD1 ( spi_ssn ),
	. align_rstn ( ),
	. alignwd ( ),
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. io_reg_clk ( ),
	. od_d_0 ( )
,
	. od_d_1 ( {
		/* od_d_1 [3] (nc) */ nc420 ,
		/* od_d_1 [2] (nc) */ nc421 ,
		/* od_d_1 [1] (nc) */ nc422 ,
		/* od_d_1 [0] */ \u_arm_u_soc|spi0_ssn_net 
	} ),
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam io_cell_spi_ssn_inst.cfg_userio_en_1 = 1;
 defparam io_cell_spi_ssn_inst.cfg_eclk90_gate_sel_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_sclk_out_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_eclk90_gate_sel_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_sclk_out_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_sclk_gate_sel_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_sclk_gate_sel_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_oen_setn_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_setn_inv_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_oen_setn_en_1 = 0;
 defparam io_cell_spi_ssn_inst.lvds_tx_en_cfg = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_txd3_inv_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_setn_inv_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_txd3_inv_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_id_sel_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.td_cfg = 4'h0;
 defparam io_cell_spi_ssn_inst.cfg_id_sel_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_eclk90_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.term_diff_en_cfg = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_eclk90_en_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_gear_mode7 = 1;
 defparam io_cell_spi_ssn_inst.cfg_rstn_inv_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.ndr_cfg_0 = 4'h0;
 defparam io_cell_spi_ssn_inst.cfg_rstn_inv_1 = 0;
 defparam io_cell_spi_ssn_inst.ndr_cfg_1 = 8;
 defparam io_cell_spi_ssn_inst.pdr_cfg_0 = 4'h0;
 defparam io_cell_spi_ssn_inst.cfg_od_setn_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.pdr_cfg_1 = 8;
 defparam io_cell_spi_ssn_inst.cfg_gear_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_od_setn_en_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_gear_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_eclk_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_eclk_en_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_eclk_gate_sel_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_fclk_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_eclk_gate_sel_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_fclk_en_1 = 0;
 defparam io_cell_spi_ssn_inst.in_del_0 = 4'h0;
 defparam io_cell_spi_ssn_inst.out_del_0 = 4'h0;
 defparam io_cell_spi_ssn_inst.in_del_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_id_rstn_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.out_del_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_txd2_inv_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_id_rstn_en_1 = 0;
 defparam io_cell_spi_ssn_inst.rx_dig_en_cfg_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_txd2_inv_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.rx_dig_en_cfg_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_nc = 4'h0;
 defparam io_cell_spi_ssn_inst.keep_cfg_0 = 2'h0;
 defparam io_cell_spi_ssn_inst.cfg_slave_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.keep_cfg_1 = 2'h0;
 defparam io_cell_spi_ssn_inst.cfg_slave_en_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_od_sel_0 = 2'h0;
 defparam io_cell_spi_ssn_inst.cfg_od_sel_1 = 2;
 defparam io_cell_spi_ssn_inst.cfg_sclk_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_sclk_en_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.ns_lv_fastestn_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.ns_lv_cfg_0 = 2'h0;
 defparam io_cell_spi_ssn_inst.cfg_oen_rstn_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.ns_lv_fastestn_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.ns_lv_cfg_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_oen_rstn_en_1 = 0;
 defparam io_cell_spi_ssn_inst.optional_function = "";
 defparam io_cell_spi_ssn_inst.cfg_txd1_inv_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_txd1_inv_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_sclk_inv_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_sclk_inv_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_od_rstn_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_od_rstn_en_1 = 0;
 defparam io_cell_spi_ssn_inst.rx_lvds_en_cfg = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_clkout_sel_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_d_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_clkout_sel_1 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_d_en_1 = 1;
 defparam io_cell_spi_ssn_inst.cfg_algn_rsn_sel = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_gear_mode48 = 1'b0;
 defparam io_cell_spi_ssn_inst.cml_tx_en_cfg = 1'b0;
 defparam io_cell_spi_ssn_inst.ldr_cfg = 4'h0;
 defparam io_cell_spi_ssn_inst.cfg_txd0_inv_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_txd0_inv_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_oen_sel_0 = 2'h0;
 defparam io_cell_spi_ssn_inst.cfg_oen_inv_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_oen_sel_1 = 1;
 defparam io_cell_spi_ssn_inst.cfg_oen_inv_1 = 0;
 defparam io_cell_spi_ssn_inst.cfg_id_setn_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_userio_en_0 = 1'b0;
 defparam io_cell_spi_ssn_inst.cfg_id_setn_en_1 = 0;
M7S_IO_DDR  dedicated_io_cell_u229_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u229_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u229_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u229_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u229_inst.seri_ref = 0;
 defparam dedicated_io_cell_u229_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.vref_sel = 0;
 defparam dedicated_io_cell_u229_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u229_inst.para_ref = 0;
 defparam dedicated_io_cell_u229_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u229_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u229_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u229_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u229_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u229_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u229_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u229_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u229_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u229_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u229_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u229_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u229_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u229_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u229_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u229_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u229_inst.vref_en = 0;
 defparam dedicated_io_cell_u229_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u229_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u229_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u229_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u229_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u229_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u229_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u229_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u229_inst.manual_en = 0;
 defparam dedicated_io_cell_u229_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u229_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u229_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u229_inst.optional_function = "DQ14,DQ10";
 defparam dedicated_io_cell_u229_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u229_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u229_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u229_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u229_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u229_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u229_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[19]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[19] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[19] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[19] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[19] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[20]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[20] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[20] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[20] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[20] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_de_i_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_de_i_start_pulse__reg.sr_out  ),
	. di ( \ii0530|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_de_i_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_de_i_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_de_i_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_de_i_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_de_i_r__reg[0] .preset = 0;
M7S_IO_DQS  dedicated_io_cell_u223_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. clkpol_o ( ),
	. clkpol_user ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. dqsr90_o ( ),
	. dqsr_en ( ),
	. dqsr_en_rstn ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u223_inst.ssel1_90 = 2;
 defparam dedicated_io_cell_u223_inst.cfg_userio_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_dqsr_rstn_sel = 1;
 defparam dedicated_io_cell_u223_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u223_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u223_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u223_inst.ssel1_0 = 0;
 defparam dedicated_io_cell_u223_inst.seri_ref = 0;
 defparam dedicated_io_cell_u223_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.vref_sel = 1;
 defparam dedicated_io_cell_u223_inst.cfg_id_sel_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_id_sel_1 = 0;
 defparam dedicated_io_cell_u223_inst.para_ref = 0;
 defparam dedicated_io_cell_u223_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u223_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u223_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u223_inst.vcsel_0 = 1;
 defparam dedicated_io_cell_u223_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u223_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u223_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u223_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u223_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u223_inst.lfm_90 = 1;
 defparam dedicated_io_cell_u223_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u223_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u223_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u223_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.vref_en = 0;
 defparam dedicated_io_cell_u223_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u223_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_clkpol_sel = 0;
 defparam dedicated_io_cell_u223_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_test_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u223_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_test_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u223_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u223_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u223_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u223_inst.lfm_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u223_inst.bypassn_cfg_90 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u223_inst.manual_en = 0;
 defparam dedicated_io_cell_u223_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.optional_function = "DQS1,DQS1N";
 defparam dedicated_io_cell_u223_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_txd1_inv_1 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_d_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u223_inst.vcsel_90 = 1;
 defparam dedicated_io_cell_u223_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_d_en_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_burst_len = 3;
 defparam dedicated_io_cell_u223_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u223_inst.bypassn_cfg_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_nc_dqs = 0;
 defparam dedicated_io_cell_u223_inst.pdn_cfg = 1;
 defparam dedicated_io_cell_u223_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_txd0_inv_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u223_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u223_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u223_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_userio_en_0 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u223_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[21]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[21] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[21] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[21] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[21] .preset = 0;
REGS  u_sdram_to_RGB_buffer_wr_sel__reg (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out  ),
	. di ( \ii0529|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_buffer_wr_sel__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_buffer_wr_sel__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_buffer_wr_sel__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_buffer_wr_sel__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_buffer_wr_sel__reg.preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_wr_r__reg[7].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[7] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc423 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf .is_en_used = "false";
M7S_IO_DQS  dedicated_io_cell_u219_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. clkpol_o ( ),
	. clkpol_user ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. dqsr90_o ( ),
	. dqsr_en ( ),
	. dqsr_en_rstn ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u219_inst.ssel1_90 = 2;
 defparam dedicated_io_cell_u219_inst.cfg_userio_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_dqsr_rstn_sel = 1;
 defparam dedicated_io_cell_u219_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u219_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u219_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u219_inst.ssel1_0 = 0;
 defparam dedicated_io_cell_u219_inst.seri_ref = 0;
 defparam dedicated_io_cell_u219_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.vref_sel = 1;
 defparam dedicated_io_cell_u219_inst.cfg_id_sel_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_id_sel_1 = 0;
 defparam dedicated_io_cell_u219_inst.para_ref = 0;
 defparam dedicated_io_cell_u219_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u219_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u219_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u219_inst.vcsel_0 = 1;
 defparam dedicated_io_cell_u219_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u219_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u219_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u219_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u219_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u219_inst.lfm_90 = 1;
 defparam dedicated_io_cell_u219_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u219_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u219_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u219_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.vref_en = 0;
 defparam dedicated_io_cell_u219_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u219_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_dqs_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_clkpol_sel = 0;
 defparam dedicated_io_cell_u219_inst.cfg_dqs_1 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_test_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u219_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_test_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u219_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u219_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u219_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u219_inst.lfm_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u219_inst.bypassn_cfg_90 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u219_inst.manual_en = 0;
 defparam dedicated_io_cell_u219_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.optional_function = "DQS0,DQS0N";
 defparam dedicated_io_cell_u219_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_txd1_inv_1 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_d_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u219_inst.vcsel_90 = 1;
 defparam dedicated_io_cell_u219_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_d_en_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_burst_len = 3;
 defparam dedicated_io_cell_u219_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u219_inst.bypassn_cfg_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_nc_dqs = 0;
 defparam dedicated_io_cell_u219_inst.pdn_cfg = 1;
 defparam dedicated_io_cell_u219_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_txd0_inv_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u219_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u219_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u219_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_userio_en_0 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u219_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_de_i_r__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_de_i_start_pulse__reg.sr_out  ),
	. di ( \u_sdram_to_RGB_de_i_r__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_de_i_r__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_de_i_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_de_i_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_de_i_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_de_i_r__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[22]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[22] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[22] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[22] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[22] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr_r__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr_r__reg[8] .preset = 0;
M7S_IO_DDR  dedicated_io_cell_u213_inst (
	. NDR_in ( )
,
	. PAD0 ( ),
	. PAD1 ( ),
	. PDR_in ( )
,
	. TPD_in ( )
,
	. TPU_in ( )
,
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. clkpol_0 ( ),
	. clkpol_1 ( ),
	. dqsr90_0 ( ),
	. dqsr90_1 ( ),
	. gsclk180_in ( ),
	. gsclk270_in ( ),
	. gsclk90_in ( ),
	. gsclk_in ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam dedicated_io_cell_u213_inst.cfg_userio_en_1 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_sclk_out_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_sclk_out_1 = 0;
 defparam dedicated_io_cell_u213_inst.term_pd_en_0 = 1;
 defparam dedicated_io_cell_u213_inst.term_pd_en_1 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_sclk_gate_sel_0 = 1;
 defparam dedicated_io_cell_u213_inst.seri_ref = 0;
 defparam dedicated_io_cell_u213_inst.cfg_sclk_gate_sel_1 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_ddr_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_ddr_1 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_fclk_gate_sel_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_fclk_gate_sel_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_use_cal1_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_oen_setn_en_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_use_cal1_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_setn_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_oen_setn_en_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_setn_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.vref_sel = 0;
 defparam dedicated_io_cell_u213_inst.cfg_id_sel_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_gsclk90_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_id_sel_1 = 1;
 defparam dedicated_io_cell_u213_inst.para_ref = 0;
 defparam dedicated_io_cell_u213_inst.cfg_gsclk90_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.rx_hstl_sstl_en_cfg_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_rstn_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.rx_hstl_sstl_en_cfg_1 = 1;
 defparam dedicated_io_cell_u213_inst.ndr_cfg_0 = 7;
 defparam dedicated_io_cell_u213_inst.cfg_rstn_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.ndr_cfg_1 = 7;
 defparam dedicated_io_cell_u213_inst.pdr_cfg_0 = 7;
 defparam dedicated_io_cell_u213_inst.cfg_od_setn_en_0 = 0;
 defparam dedicated_io_cell_u213_inst.pdr_cfg_1 = 7;
 defparam dedicated_io_cell_u213_inst.cfg_od_setn_en_1 = 0;
 defparam dedicated_io_cell_u213_inst.tpd_cfg_0 = 63;
 defparam dedicated_io_cell_u213_inst.tpu_cfg_0 = 63;
 defparam dedicated_io_cell_u213_inst.tpd_cfg_1 = 63;
 defparam dedicated_io_cell_u213_inst.tpu_cfg_1 = 63;
 defparam dedicated_io_cell_u213_inst.cfg_fclk_en_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_fclk_en_1 = 0;
 defparam dedicated_io_cell_u213_inst.in_del_0 = 0;
 defparam dedicated_io_cell_u213_inst.out_del_0 = 0;
 defparam dedicated_io_cell_u213_inst.in_del_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_id_rstn_en_0 = 0;
 defparam dedicated_io_cell_u213_inst.out_del_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_id_rstn_en_1 = 0;
 defparam dedicated_io_cell_u213_inst.vref_en = 0;
 defparam dedicated_io_cell_u213_inst.rx_dig_en_cfg_0 = 0;
 defparam dedicated_io_cell_u213_inst.rx_dig_en_cfg_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_dqs_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_dqs_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_gsclk180_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_gsclk180_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_nc = 0;
 defparam dedicated_io_cell_u213_inst.cfg_trm_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_trm_1 = 0;
 defparam dedicated_io_cell_u213_inst.keep_cfg_0 = 0;
 defparam dedicated_io_cell_u213_inst.keep_cfg_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_od_sel_0 = 3;
 defparam dedicated_io_cell_u213_inst.cfg_od_sel_1 = 3;
 defparam dedicated_io_cell_u213_inst.cfg_sclk_en_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_sclk_en_1 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_gsclk270_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.ns_lv_fastestn_0 = 0;
 defparam dedicated_io_cell_u213_inst.ns_lv_cfg_0 = 0;
 defparam dedicated_io_cell_u213_inst.manual_en = 0;
 defparam dedicated_io_cell_u213_inst.cfg_gsclk270_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_oen_rstn_en_0 = 0;
 defparam dedicated_io_cell_u213_inst.ns_lv_fastestn_1 = 0;
 defparam dedicated_io_cell_u213_inst.ns_lv_cfg_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_oen_rstn_en_1 = 0;
 defparam dedicated_io_cell_u213_inst.optional_function = "DQ13,DQ15";
 defparam dedicated_io_cell_u213_inst.cfg_txd1_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_txd1_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_od_rstn_en_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_od_rstn_en_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_clkout_sel_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_trm_sel_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_d_en_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_clkout_sel_1 = 0;
 defparam dedicated_io_cell_u213_inst.odt_cfg_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_trm_sel_1 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_d_en_1 = 1;
 defparam dedicated_io_cell_u213_inst.odt_cfg_1 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_use_cal0_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_txd0_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_fclk_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_use_cal0_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_txd0_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_fclk_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_oen_sel_0 = 3;
 defparam dedicated_io_cell_u213_inst.cfg_oen_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_oen_sel_1 = 3;
 defparam dedicated_io_cell_u213_inst.term_pu_en_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_oen_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.term_pu_en_1 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_gsclk_inv_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_id_setn_en_0 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_userio_en_0 = 1;
 defparam dedicated_io_cell_u213_inst.cfg_gsclk_inv_1 = 0;
 defparam dedicated_io_cell_u213_inst.cfg_id_setn_en_1 = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc424 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf .is_en_used = "false";
M7S_IO_LVDS  io_cell_buttonIn2_inst (
	. PAD0 ( buttonIn2 ),
	. PAD1 ( buttonIn3 ),
	. align_rstn ( ),
	. alignwd ( ),
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( {
		/* id_q_0 [3] (nc) */ nc425 ,
		/* id_q_0 [2] (nc) */ nc426 ,
		/* id_q_0 [1] (nc) */ nc427 ,
		/* id_q_0 [0] */ \io_cell_buttonIn2_inst|id_q_net 
	} ),
	. id_q_1 ( {
		/* id_q_1 [3] (nc) */ nc428 ,
		/* id_q_1 [2] (nc) */ nc429 ,
		/* id_q_1 [1] (nc) */ nc430 ,
		/* id_q_1 [0] */ \io_cell_buttonIn3_inst|id_q_net 
	} ),
	. io_reg_clk ( ),
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam io_cell_buttonIn2_inst.cfg_userio_en_1 = 1;
 defparam io_cell_buttonIn2_inst.cfg_eclk90_gate_sel_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_sclk_out_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_eclk90_gate_sel_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_sclk_out_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_sclk_gate_sel_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_sclk_gate_sel_1 = 0;
 defparam io_cell_buttonIn2_inst.cfg_oen_setn_en_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_setn_inv_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_oen_setn_en_1 = 0;
 defparam io_cell_buttonIn2_inst.lvds_tx_en_cfg = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_txd3_inv_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_setn_inv_1 = 0;
 defparam io_cell_buttonIn2_inst.cfg_txd3_inv_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_id_sel_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.td_cfg = 4'h0;
 defparam io_cell_buttonIn2_inst.cfg_id_sel_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_eclk90_en_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.term_diff_en_cfg = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_eclk90_en_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_gear_mode7 = 1;
 defparam io_cell_buttonIn2_inst.cfg_rstn_inv_0 = 0;
 defparam io_cell_buttonIn2_inst.ndr_cfg_0 = 4'h0;
 defparam io_cell_buttonIn2_inst.cfg_rstn_inv_1 = 0;
 defparam io_cell_buttonIn2_inst.ndr_cfg_1 = 4'h0;
 defparam io_cell_buttonIn2_inst.pdr_cfg_0 = 4'h0;
 defparam io_cell_buttonIn2_inst.cfg_od_setn_en_0 = 0;
 defparam io_cell_buttonIn2_inst.pdr_cfg_1 = 4'h0;
 defparam io_cell_buttonIn2_inst.cfg_gear_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_od_setn_en_1 = 0;
 defparam io_cell_buttonIn2_inst.cfg_gear_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_eclk_en_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_eclk_en_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_eclk_gate_sel_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_fclk_en_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_eclk_gate_sel_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_fclk_en_1 = 0;
 defparam io_cell_buttonIn2_inst.in_del_0 = 0;
 defparam io_cell_buttonIn2_inst.out_del_0 = 0;
 defparam io_cell_buttonIn2_inst.in_del_1 = 0;
 defparam io_cell_buttonIn2_inst.cfg_id_rstn_en_0 = 0;
 defparam io_cell_buttonIn2_inst.out_del_1 = 0;
 defparam io_cell_buttonIn2_inst.cfg_txd2_inv_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_id_rstn_en_1 = 0;
 defparam io_cell_buttonIn2_inst.rx_dig_en_cfg_0 = 1;
 defparam io_cell_buttonIn2_inst.cfg_txd2_inv_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.rx_dig_en_cfg_1 = 1;
 defparam io_cell_buttonIn2_inst.cfg_nc = 4'h0;
 defparam io_cell_buttonIn2_inst.keep_cfg_0 = 2'h0;
 defparam io_cell_buttonIn2_inst.cfg_slave_en_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.keep_cfg_1 = 2'h0;
 defparam io_cell_buttonIn2_inst.cfg_slave_en_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_od_sel_0 = 2'h0;
 defparam io_cell_buttonIn2_inst.cfg_od_sel_1 = 2'h0;
 defparam io_cell_buttonIn2_inst.cfg_sclk_en_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_sclk_en_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.ns_lv_fastestn_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.ns_lv_cfg_0 = 2'h0;
 defparam io_cell_buttonIn2_inst.cfg_oen_rstn_en_0 = 0;
 defparam io_cell_buttonIn2_inst.ns_lv_fastestn_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.ns_lv_cfg_1 = 2'h0;
 defparam io_cell_buttonIn2_inst.cfg_oen_rstn_en_1 = 0;
 defparam io_cell_buttonIn2_inst.optional_function = "";
 defparam io_cell_buttonIn2_inst.cfg_txd1_inv_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_txd1_inv_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_sclk_inv_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_sclk_inv_1 = 0;
 defparam io_cell_buttonIn2_inst.cfg_od_rstn_en_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_od_rstn_en_1 = 0;
 defparam io_cell_buttonIn2_inst.rx_lvds_en_cfg = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_clkout_sel_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_d_en_0 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_clkout_sel_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_d_en_1 = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_algn_rsn_sel = 1'b0;
 defparam io_cell_buttonIn2_inst.cfg_gear_mode48 = 1'b0;
 defparam io_cell_buttonIn2_inst.cml_tx_en_cfg = 1'b0;
 defparam io_cell_buttonIn2_inst.ldr_cfg = 4'h0;
 defparam io_cell_buttonIn2_inst.cfg_txd0_inv_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_txd0_inv_1 = 0;
 defparam io_cell_buttonIn2_inst.cfg_oen_sel_0 = 2'h0;
 defparam io_cell_buttonIn2_inst.cfg_oen_inv_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_oen_sel_1 = 2'h0;
 defparam io_cell_buttonIn2_inst.cfg_oen_inv_1 = 0;
 defparam io_cell_buttonIn2_inst.cfg_id_setn_en_0 = 0;
 defparam io_cell_buttonIn2_inst.cfg_userio_en_0 = 1;
 defparam io_cell_buttonIn2_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[23]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[23] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[23] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[23] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[23] .preset = 0;
M7S_IO_LVDS  u_lvds_u_lvds_tx_clk (
	. PAD0 ( clk_out_p ),
	. PAD1 ( clk_out_n ),
	. align_rstn ( \rstn_final__reg|qx_net  ),
	. alignwd ( \GND_0_inst|Y_net  ),
	. clk_0 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_1 ( \u_lvds_pll_u0|clkout0_net  ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( \u_lvds_pll_u0|clkout1_net  ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( )
,
	. io_reg_clk ( ),
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam u_lvds_u_lvds_tx_clk.cfg_userio_en_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_eclk90_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_sclk_out_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_eclk90_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_sclk_out_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_sclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_sclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_oen_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_setn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_oen_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.lvds_tx_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_txd3_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_setn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_txd3_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_id_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.td_cfg = 8;
 defparam u_lvds_u_lvds_tx_clk.cfg_id_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_eclk90_en_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.term_diff_en_cfg = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_eclk90_en_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_gear_mode7 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_rstn_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.ndr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_rstn_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.ndr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.pdr_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_od_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.pdr_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_gear_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_od_setn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_gear_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_eclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_eclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_eclk_gate_sel_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_fclk_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_eclk_gate_sel_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_fclk_en_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.in_del_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.out_del_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.in_del_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_id_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.out_del_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_txd2_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_id_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.rx_dig_en_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_txd2_inv_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.rx_dig_en_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_nc = 0;
 defparam u_lvds_u_lvds_tx_clk.keep_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_slave_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.keep_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_slave_en_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_od_sel_0 = 3;
 defparam u_lvds_u_lvds_tx_clk.cfg_od_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_sclk_en_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_sclk_en_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.ns_lv_fastestn_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.ns_lv_cfg_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_oen_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.ns_lv_fastestn_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.ns_lv_cfg_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_oen_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.optional_function = "";
 defparam u_lvds_u_lvds_tx_clk.cfg_txd1_inv_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_txd1_inv_1 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_sclk_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_sclk_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_od_rstn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_od_rstn_en_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.rx_lvds_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_clkout_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_d_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_clkout_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_d_en_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_algn_rsn_sel = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_gear_mode48 = 0;
 defparam u_lvds_u_lvds_tx_clk.cml_tx_en_cfg = 0;
 defparam u_lvds_u_lvds_tx_clk.ldr_cfg = 15;
 defparam u_lvds_u_lvds_tx_clk.cfg_txd0_inv_0 = 1;
 defparam u_lvds_u_lvds_tx_clk.cfg_txd0_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_oen_sel_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_oen_inv_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_oen_sel_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_oen_inv_1 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_id_setn_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_userio_en_0 = 0;
 defparam u_lvds_u_lvds_tx_clk.cfg_id_setn_en_1 = 0;
LBUF  \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net  ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out  ),
	. sh ( {
		/* sh [1] */ \u_sdram_to_RGB_emb_addr_wr__reg[2].sh0 ,
		/* sh [0] (nc) */ nc431 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[24]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[24] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[24] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[24] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[24] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc432 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[25]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[25] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[25] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[25] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[25] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out  ),
	. shift ( \u_sdram_to_RGB_ahm_rdata_r__reg[0].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[26]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[26] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[26] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[26] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[26] .preset = 0;
REGS  u_sdram_to_RGB_buffer_rd_sel__reg (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. di ( \ii0528|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_buffer_rd_sel__reg|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam u_sdram_to_RGB_buffer_rd_sel__reg.use_reg_fdbk = "false";
 defparam u_sdram_to_RGB_buffer_rd_sel__reg.shift_direct = "up";
 defparam u_sdram_to_RGB_buffer_rd_sel__reg.ignore_shift = "true";
 defparam u_sdram_to_RGB_buffer_rd_sel__reg.preset = 0;
CONST  C35R10_ble1_const (
	. out ( )
);
 defparam C35R10_ble1_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out  ),
	. shift ( \u_sdram_to_RGB_ahm_rdata_r__reg[1].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[27]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[27] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[27] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[27] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[27] .preset = 0;
CONST  C35R11_ble2_const (
	. out ( )
);
 defparam C35R11_ble2_const.sel = 1;
CONST  C25R19_ble3_const (
	. out ( )
);
 defparam C25R19_ble3_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[28]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[28] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[28] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[28] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[28] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[2] .preset = 0;
CONST  C19R17_ble0_const (
	. out ( )
);
 defparam C19R17_ble0_const.sel = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[3]  (
	. a_sr ( \u_colorgen_h_cnt__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[29]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[29] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[29] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[29] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[29] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[30]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[30] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[30] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[30] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[30] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[3] .preset = 0;
CONST  C35R11_ble1_const (
	. out ( )
);
 defparam C35R11_ble1_const.sel = 1;
CONST  C25R19_ble2_const (
	. out ( )
);
 defparam C25R19_ble2_const.sel = 0;
REGS  \u_sdram_to_RGB_addr_cnt__reg[10]  (
	. a_sr ( \u_sdram_to_RGB_addr_cnt__reg[10].sr_out  ),
	. di ( \ii0509|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_addr_cnt__reg[10].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_addr_cnt__reg[10]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_addr_cnt__reg[10].sclk_out  ),
	. shift ( \u_sdram_to_RGB_addr_cnt__reg[10].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_addr_cnt__reg[10] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10] .shift_direct = "up";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_addr_cnt__reg[10] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[4]  (
	. a_sr ( \u_colorgen_h_cnt__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[31]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[31] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[31] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[31] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[31] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[4] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[5] .preset = 0;
CONST  C25R19_ble1_const (
	. out ( )
);
 defparam C25R19_ble1_const.sel = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[5]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out  ),
	. shift ( \u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[5] .preset = 0;
LBUF  \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( \ii0603|dx_net  ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc433 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf .is_en_used = "true";
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[6] .preset = 0;
CONST  C35R12_ble1_const (
	. out ( )
);
 defparam C35R12_ble1_const.sel = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] .preset = 0;
CONST  C29R11_ble0_const (
	. out ( )
);
 defparam C29R11_ble0_const.sel = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[6]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[6] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[6] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[6] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[6] .preset = 0;
CONST  C25R19_ble0_const (
	. out ( )
);
 defparam C25R19_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[7] .preset = 0;
REGS  \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out  ),
	. shift ( \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[7]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[7] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[7] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[7] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[7] .preset = 0;
CONST  C35R12_ble0_const (
	. out ( )
);
 defparam C35R12_ble0_const.sel = 1;
LBUF  \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf  (
	. a_sr ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sr_out  ),
	. clk ( \u_pll_pll_u0|clkout1_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc434 ,
		/* sh [0] */ \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf .is_en_used = "false";
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[8] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[8]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out  ),
	. shift ( \u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[8] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out  ),
	. di ( \ii0561|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[0] .preset = 0;
CONST  C35R13_ble1_const (
	. out ( )
);
 defparam C35R13_ble1_const.sel = 0;
REGS  \u_sdram_to_RGB_emb_rdata_1_r__reg[9]  (
	. a_sr ( \u_colorgen_h_cnt__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_colorgen_h_cnt__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net  ),
	. sclk ( \u_colorgen_h_cnt__reg[9].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_1_r__reg[9] .preset = 0;
REGS  \u_sdram_to_RGB_ahm_rdata_r__reg[9]  (
	. a_sr ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out  ),
	. di ( \u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out  ),
	. shift ( \u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9] .shift_direct = "up";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_ahm_rdata_r__reg[9] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out  ),
	. di ( \ii0546|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[0] .preset = 0;
M7S_PLL  u_lvds_pll_u0 (
	. ACTIVECK ( ),
	. CKBAD0 ( ),
	. CKBAD1 ( ),
	. clkin0 ( \io_cell_clk_i_inst|id_q_net  ),
	. clkin1 ( ),
	. clkout0 ( \u_lvds_pll_u0|clkout0_net  ),
	. clkout1 ( \u_lvds_pll_u0|clkout1_net  ),
	. clkout2 ( ),
	. clkout3 ( ),
	. fbclkin ( ),
	. fp_pll_rst ( ),
	. locked ( ),
	. pllrst ( ),
	. pwrdown ( )
);
 defparam u_lvds_pll_u0.sel_fbpath = 0;
 defparam u_lvds_pll_u0.pll_ssen = 0;
 defparam u_lvds_pll_u0.rst_pll_sel = 0;
 defparam u_lvds_pll_u0.pll_divc0 = 13;
 defparam u_lvds_pll_u0.pll_divc1 = 3;
 defparam u_lvds_pll_u0.pll_divc2 = 8;
 defparam u_lvds_pll_u0.pll_divc3 = 8;
 defparam u_lvds_pll_u0.pll_lkd_hold = 0;
 defparam u_lvds_pll_u0.pll_mp_autor_en = 0;
 defparam u_lvds_pll_u0.pll_sel_c3phase = 0;
 defparam u_lvds_pll_u0.pll_fbck_del = 0;
 defparam u_lvds_pll_u0.pll_atest_sel = 0;
 defparam u_lvds_pll_u0.pll_sel = "auto";
 defparam u_lvds_pll_u0.pll_co2dly = 0;
 defparam u_lvds_pll_u0.pll_kvsel = 3;
 defparam u_lvds_pll_u0.pll_bp_dvdd12 = 0;
 defparam u_lvds_pll_u0.cfg_ldo_cfg = 0;
 defparam u_lvds_pll_u0.amux_sel = 0;
 defparam u_lvds_pll_u0.pll_dtest_sel = 0;
 defparam u_lvds_pll_u0.pll_force_lock = 0;
 defparam u_lvds_pll_u0.pll_sel_c0phase = 0;
 defparam u_lvds_pll_u0.pll_lkd_tol = 0;
 defparam u_lvds_pll_u0.pll_cpsel_fn = 4;
 defparam u_lvds_pll_u0.pll_divfb = 0;
 defparam u_lvds_pll_u0.pll_vrsel = 0;
 defparam u_lvds_pll_u0.inclk_period = 10000;
 defparam u_lvds_pll_u0.pll_bk = 0;
 defparam u_lvds_pll_u0.pll_ck_switch_en = 0;
 defparam u_lvds_pll_u0.pll_co0dly = 0;
 defparam u_lvds_pll_u0.pll_dtest_en = 0;
 defparam u_lvds_pll_u0.pwrmode = 1;
 defparam u_lvds_pll_u0.pll_divmp = 0;
 defparam u_lvds_pll_u0.pll_ssdivh = 0;
 defparam u_lvds_pll_u0.pll_sel_c2phase = 0;
 defparam u_lvds_pll_u0.cfg_nc = 0;
 defparam u_lvds_pll_u0.pll_mken0 = 1;
 defparam u_lvds_pll_u0.pll_mken1 = 1;
 defparam u_lvds_pll_u0.pll_ssdivl = 0;
 defparam u_lvds_pll_u0.pll_bps0 = 0;
 defparam u_lvds_pll_u0.pll_mken2 = 0;
 defparam u_lvds_pll_u0.pll_bps1 = 0;
 defparam u_lvds_pll_u0.pll_co3dly = 0;
 defparam u_lvds_pll_u0.pll_mken3 = 0;
 defparam u_lvds_pll_u0.pll_bps2 = 0;
 defparam u_lvds_pll_u0.pll_bps3 = 0;
 defparam u_lvds_pll_u0.pll_ssrg = 1;
 defparam u_lvds_pll_u0.pll_cksel = 0;
 defparam u_lvds_pll_u0.pll_fldd = 3;
 defparam u_lvds_pll_u0.pll_lpf = 0;
 defparam u_lvds_pll_u0.pll_atest_en = 0;
 defparam u_lvds_pll_u0.pll_co1dly = 0;
 defparam u_lvds_pll_u0.pll_sel_c1phase = 0;
 defparam u_lvds_pll_u0.pll_divm = 90;
 defparam u_lvds_pll_u0.pll_divn = 1;
 defparam u_lvds_pll_u0.dyn_pll_rst = 0;
 defparam u_lvds_pll_u0.dyn_pll_pwrdown = 0;
 defparam u_lvds_pll_u0.pll_cpsel_cr = 3;
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out  ),
	. di ( \ii0562|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out  ),
	. di ( \ii0547|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[1] .preset = 0;
LBUF  \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sr_out  ),
	. clk ( \u_lvds_pll_u0|clkout0_net  ),
	. en ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10].mclk_out  ),
	. rc ( {
		/* rc [1] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf_rc [1],
		/* rc [0] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf_rc [0]
	} ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sclk_out  ),
	. sh ( {
		/* sh [1] (nc) */ nc435 ,
		/* sh [0] */ \u_sdram_to_RGB_emb_rdata_0_r__reg[10].sh0 
	} ),
	. sr ( \rstn_final__reg|qx_net  )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .is_le_has_clk = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .le_sync_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .is_le_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .is_le_sh0_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .is_le_sr_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .le_lat_mode = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .le_sh0_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .le_sh1_always_en = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .is_le_clk_inv = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .is_le_sh1_en_not_inv = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf .is_en_used = "false";
CONST  C35R13_ble0_const (
	. out ( )
);
 defparam C35R13_ble0_const.sel = 1;
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out  ),
	. di ( \ii0563|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_wr__reg[2].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[2]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out  ),
	. di ( \ii0548|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[2] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[2] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[2] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[2] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ),
	. di ( \ii0572|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[0] .preset = 0;
REGS  \u_sdram_to_RGB_bmp_fig_cnt__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out  ),
	. di ( \ii0522|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[0] .preset = 0;
CONST  C35R14_ble1_const (
	. out ( )
);
 defparam C35R14_ble1_const.sel = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out  ),
	. di ( \ii0564|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[3] .preset = 0;
CONST  C29R13_ble0_const (
	. out ( )
);
 defparam C29R13_ble0_const.sel = 0;
REGS  \u_sdram_to_RGB_emb_addr_rd__reg[3]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out  ),
	. di ( \ii0550|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out  ),
	. shift ( \u_sdram_to_RGB_emb_addr_rd__reg[3].sh0  ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_rd__reg[3] .preset = 0;
REGS  \u_sdram_to_RGB_emb_rdata_0_r__reg[0]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out  ),
	. di ( \u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[0] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[0] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[0] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_0_r__reg[0] .preset = 0;
M7S_IO_LVDS  io_cell_rstn_i_inst (
	. PAD0 ( ),
	. PAD1 ( rstn_i ),
	. align_rstn ( ),
	. alignwd ( ),
	. clk_0 ( ),
	. clk_1 ( ),
	. clk_en_0 ( ),
	. clk_en_1 ( ),
	. geclk ( ),
	. geclk180 ( ),
	. geclk270 ( ),
	. geclk90 ( ),
	. id_0 ( ),
	. id_1 ( ),
	. id_q_0 ( )
,
	. id_q_1 ( {
		/* id_q_1 [3] (nc) */ nc436 ,
		/* id_q_1 [2] (nc) */ nc437 ,
		/* id_q_1 [1] (nc) */ nc438 ,
		/* id_q_1 [0] */ \io_cell_rstn_i_inst|id_q_net 
	} ),
	. io_reg_clk ( ),
	. od_d_0 ( )
,
	. od_d_1 ( )
,
	. oen_0 ( ),
	. oen_1 ( ),
	. rstn_0 ( ),
	. rstn_1 ( ),
	. setn_0 ( ),
	. setn_1 ( )
);
 defparam io_cell_rstn_i_inst.cfg_userio_en_1 = 1;
 defparam io_cell_rstn_i_inst.cfg_eclk90_gate_sel_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_sclk_out_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_eclk90_gate_sel_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_sclk_out_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_sclk_gate_sel_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_sclk_gate_sel_1 = 0;
 defparam io_cell_rstn_i_inst.cfg_oen_setn_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_setn_inv_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_oen_setn_en_1 = 0;
 defparam io_cell_rstn_i_inst.lvds_tx_en_cfg = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_txd3_inv_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_setn_inv_1 = 0;
 defparam io_cell_rstn_i_inst.cfg_txd3_inv_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_id_sel_0 = 1'b0;
 defparam io_cell_rstn_i_inst.td_cfg = 4'h0;
 defparam io_cell_rstn_i_inst.cfg_id_sel_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_eclk90_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.term_diff_en_cfg = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_eclk90_en_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_gear_mode7 = 1;
 defparam io_cell_rstn_i_inst.cfg_rstn_inv_0 = 1'b0;
 defparam io_cell_rstn_i_inst.ndr_cfg_0 = 4'h0;
 defparam io_cell_rstn_i_inst.cfg_rstn_inv_1 = 0;
 defparam io_cell_rstn_i_inst.ndr_cfg_1 = 4'h0;
 defparam io_cell_rstn_i_inst.pdr_cfg_0 = 4'h0;
 defparam io_cell_rstn_i_inst.cfg_od_setn_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.pdr_cfg_1 = 4'h0;
 defparam io_cell_rstn_i_inst.cfg_gear_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_od_setn_en_1 = 0;
 defparam io_cell_rstn_i_inst.cfg_gear_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_eclk_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_eclk_en_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_eclk_gate_sel_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_fclk_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_eclk_gate_sel_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_fclk_en_1 = 0;
 defparam io_cell_rstn_i_inst.in_del_0 = 4'h0;
 defparam io_cell_rstn_i_inst.out_del_0 = 4'h0;
 defparam io_cell_rstn_i_inst.in_del_1 = 0;
 defparam io_cell_rstn_i_inst.cfg_id_rstn_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.out_del_1 = 0;
 defparam io_cell_rstn_i_inst.cfg_txd2_inv_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_id_rstn_en_1 = 0;
 defparam io_cell_rstn_i_inst.rx_dig_en_cfg_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_txd2_inv_1 = 1'b0;
 defparam io_cell_rstn_i_inst.rx_dig_en_cfg_1 = 1;
 defparam io_cell_rstn_i_inst.cfg_nc = 4'h0;
 defparam io_cell_rstn_i_inst.keep_cfg_0 = 2'h0;
 defparam io_cell_rstn_i_inst.cfg_slave_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.keep_cfg_1 = 2'h0;
 defparam io_cell_rstn_i_inst.cfg_slave_en_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_od_sel_0 = 2'h0;
 defparam io_cell_rstn_i_inst.cfg_od_sel_1 = 2'h0;
 defparam io_cell_rstn_i_inst.cfg_sclk_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_sclk_en_1 = 1'b0;
 defparam io_cell_rstn_i_inst.ns_lv_fastestn_0 = 1'b0;
 defparam io_cell_rstn_i_inst.ns_lv_cfg_0 = 2'h0;
 defparam io_cell_rstn_i_inst.cfg_oen_rstn_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.ns_lv_fastestn_1 = 1'b0;
 defparam io_cell_rstn_i_inst.ns_lv_cfg_1 = 2'h0;
 defparam io_cell_rstn_i_inst.cfg_oen_rstn_en_1 = 0;
 defparam io_cell_rstn_i_inst.optional_function = "";
 defparam io_cell_rstn_i_inst.cfg_txd1_inv_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_txd1_inv_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_sclk_inv_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_sclk_inv_1 = 0;
 defparam io_cell_rstn_i_inst.cfg_od_rstn_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_od_rstn_en_1 = 0;
 defparam io_cell_rstn_i_inst.rx_lvds_en_cfg = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_clkout_sel_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_d_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_clkout_sel_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_d_en_1 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_algn_rsn_sel = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_gear_mode48 = 1'b0;
 defparam io_cell_rstn_i_inst.cml_tx_en_cfg = 1'b0;
 defparam io_cell_rstn_i_inst.ldr_cfg = 4'h0;
 defparam io_cell_rstn_i_inst.cfg_txd0_inv_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_txd0_inv_1 = 0;
 defparam io_cell_rstn_i_inst.cfg_oen_sel_0 = 2'h0;
 defparam io_cell_rstn_i_inst.cfg_oen_inv_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_oen_sel_1 = 2'h0;
 defparam io_cell_rstn_i_inst.cfg_oen_inv_1 = 0;
 defparam io_cell_rstn_i_inst.cfg_id_setn_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_userio_en_0 = 1'b0;
 defparam io_cell_rstn_i_inst.cfg_id_setn_en_1 = 0;
REGS  \u_sdram_to_RGB_emb_rdata_r__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out  ),
	. di ( \ii0579|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_rdata_r__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_bmp_fig_cnt__reg[1]  (
	. a_sr ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out  ),
	. di ( \ii0524|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[1] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[1] .shift_direct = "up";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[1] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_bmp_fig_cnt__reg[1] .preset = 0;
REGS  \u_sdram_to_RGB_emb_addr_wr__reg[4]  (
	. a_sr ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out  ),
	. di ( \ii0566|dx_net  ),
	. down_i ( ),
	. down_o ( ),
	. mclk_b ( \u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out  ),
	. qs ( ),
	. qx ( \u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  ),
	. sclk ( \u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out  ),
	. shift ( ),
	. up_i ( ),
	. up_o ( )
);
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[4] .use_reg_fdbk = "false";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[4] .shift_direct = "up";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[4] .ignore_shift = "true";
 defparam \u_sdram_to_RGB_emb_addr_wr__reg[4] .preset = 0;
CONST  C29R14_ble1_const (
	. out ( )
);
 defparam C29R14_ble1_const.sel = 1;
endmodule // demo_sd_to_lcd
