<stg><name>Loop_realfft_be_descramble_proc2</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:1 %descramble_buf_M_real_V_1_addr = getelementptr i16 %descramble_buf_M_real_V_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:2 %descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
newFuncRoot:3 %descramble_buf_M_imag_V_1_addr = getelementptr i16 %descramble_buf_M_imag_V_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:4 %descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:2 %descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:4 %descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:2 %descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_load"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:4 %descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="15" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="15" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32" op_10_bw="16" op_11_bw="16" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
newFuncRoot:6 %call_ln69 = call void @Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_imag_V, i16 %descramble_buf_M_imag_V_1, i16 %descramble_buf_M_real_V_1, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V, i16 %descramble_buf_M_imag_V_1_load, i16 %descramble_buf_M_real_V_1_load, i32 %real_spectrum_lo_i, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="15" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32" op_10_bw="16" op_11_bw="16" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
newFuncRoot:6 %call_ln69 = call void @Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_imag_V, i16 %descramble_buf_M_imag_V_1, i16 %descramble_buf_M_real_V_1, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V, i16 %descramble_buf_M_imag_V_1_load, i16 %descramble_buf_M_real_V_1_load, i32 %real_spectrum_lo_i, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0">
<![CDATA[
newFuncRoot:7 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
