
jason_fork_lift_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e30  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08007008  08007008  00008008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070b8  080070b8  00009090  2**0
                  CONTENTS
  4 .ARM          00000008  080070b8  080070b8  000080b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070c0  080070c0  00009090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070c0  080070c0  000080c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070c4  080070c4  000080c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  080070c8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  20000090  08007158  00009090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  08007158  000093bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013b2d  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b03  00000000  00000000  0001cbed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  0001f6f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d30  00000000  00000000  000207e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020281  00000000  00000000  00021510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015727  00000000  00000000  00041791  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da124  00000000  00000000  00056eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130fdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004994  00000000  00000000  00131020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001359b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000090 	.word	0x20000090
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006ff0 	.word	0x08006ff0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000094 	.word	0x20000094
 8000214:	08006ff0 	.word	0x08006ff0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c08:	f000 b96a 	b.w	8000ee0 <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	460c      	mov	r4, r1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d14e      	bne.n	8000cce <__udivmoddi4+0xaa>
 8000c30:	4694      	mov	ip, r2
 8000c32:	458c      	cmp	ip, r1
 8000c34:	4686      	mov	lr, r0
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	d962      	bls.n	8000d02 <__udivmoddi4+0xde>
 8000c3c:	b14a      	cbz	r2, 8000c52 <__udivmoddi4+0x2e>
 8000c3e:	f1c2 0320 	rsb	r3, r2, #32
 8000c42:	4091      	lsls	r1, r2
 8000c44:	fa20 f303 	lsr.w	r3, r0, r3
 8000c48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c4c:	4319      	orrs	r1, r3
 8000c4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c56:	fa1f f68c 	uxth.w	r6, ip
 8000c5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c62:	fb07 1114 	mls	r1, r7, r4, r1
 8000c66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6a:	fb04 f106 	mul.w	r1, r4, r6
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x64>
 8000c72:	eb1c 0303 	adds.w	r3, ip, r3
 8000c76:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c7a:	f080 8112 	bcs.w	8000ea2 <__udivmoddi4+0x27e>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 810f 	bls.w	8000ea2 <__udivmoddi4+0x27e>
 8000c84:	3c02      	subs	r4, #2
 8000c86:	4463      	add	r3, ip
 8000c88:	1a59      	subs	r1, r3, r1
 8000c8a:	fa1f f38e 	uxth.w	r3, lr
 8000c8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c92:	fb07 1110 	mls	r1, r7, r0, r1
 8000c96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9a:	fb00 f606 	mul.w	r6, r0, r6
 8000c9e:	429e      	cmp	r6, r3
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x94>
 8000ca2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000caa:	f080 80fc 	bcs.w	8000ea6 <__udivmoddi4+0x282>
 8000cae:	429e      	cmp	r6, r3
 8000cb0:	f240 80f9 	bls.w	8000ea6 <__udivmoddi4+0x282>
 8000cb4:	4463      	add	r3, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	1b9b      	subs	r3, r3, r6
 8000cba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa6>
 8000cc2:	40d3      	lsrs	r3, r2
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xba>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb4>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa6>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x150>
 8000ce6:	42a3      	cmp	r3, r4
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xcc>
 8000cea:	4290      	cmp	r0, r2
 8000cec:	f0c0 80f0 	bcc.w	8000ed0 <__udivmoddi4+0x2ac>
 8000cf0:	1a86      	subs	r6, r0, r2
 8000cf2:	eb64 0303 	sbc.w	r3, r4, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	2d00      	cmp	r5, #0
 8000cfa:	d0e6      	beq.n	8000cca <__udivmoddi4+0xa6>
 8000cfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000d00:	e7e3      	b.n	8000cca <__udivmoddi4+0xa6>
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x204>
 8000d08:	eba1 040c 	sub.w	r4, r1, ip
 8000d0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d10:	fa1f f78c 	uxth.w	r7, ip
 8000d14:	2101      	movs	r1, #1
 8000d16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb07 f006 	mul.w	r0, r7, r6
 8000d2a:	4298      	cmp	r0, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x11c>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x11a>
 8000d38:	4298      	cmp	r0, r3
 8000d3a:	f200 80cd 	bhi.w	8000ed8 <__udivmoddi4+0x2b4>
 8000d3e:	4626      	mov	r6, r4
 8000d40:	1a1c      	subs	r4, r3, r0
 8000d42:	fa1f f38e 	uxth.w	r3, lr
 8000d46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000d4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d52:	fb00 f707 	mul.w	r7, r0, r7
 8000d56:	429f      	cmp	r7, r3
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x148>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x146>
 8000d64:	429f      	cmp	r7, r3
 8000d66:	f200 80b0 	bhi.w	8000eca <__udivmoddi4+0x2a6>
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	1bdb      	subs	r3, r3, r7
 8000d6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x9c>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d84:	fa04 f301 	lsl.w	r3, r4, r1
 8000d88:	ea43 030c 	orr.w	r3, r3, ip
 8000d8c:	40f4      	lsrs	r4, r6
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	0c38      	lsrs	r0, r7, #16
 8000d94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d98:	fbb4 fef0 	udiv	lr, r4, r0
 8000d9c:	fa1f fc87 	uxth.w	ip, r7
 8000da0:	fb00 441e 	mls	r4, r0, lr, r4
 8000da4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da8:	fb0e f90c 	mul.w	r9, lr, ip
 8000dac:	45a1      	cmp	r9, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d90a      	bls.n	8000dca <__udivmoddi4+0x1a6>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dba:	f080 8084 	bcs.w	8000ec6 <__udivmoddi4+0x2a2>
 8000dbe:	45a1      	cmp	r9, r4
 8000dc0:	f240 8081 	bls.w	8000ec6 <__udivmoddi4+0x2a2>
 8000dc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	eba4 0409 	sub.w	r4, r4, r9
 8000dce:	fa1f f983 	uxth.w	r9, r3
 8000dd2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dd6:	fb00 4413 	mls	r4, r0, r3, r4
 8000dda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dde:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x1d2>
 8000de6:	193c      	adds	r4, r7, r4
 8000de8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000dec:	d267      	bcs.n	8000ebe <__udivmoddi4+0x29a>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d965      	bls.n	8000ebe <__udivmoddi4+0x29a>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfa:	fba0 9302 	umull	r9, r3, r0, r2
 8000dfe:	eba4 040c 	sub.w	r4, r4, ip
 8000e02:	429c      	cmp	r4, r3
 8000e04:	46ce      	mov	lr, r9
 8000e06:	469c      	mov	ip, r3
 8000e08:	d351      	bcc.n	8000eae <__udivmoddi4+0x28a>
 8000e0a:	d04e      	beq.n	8000eaa <__udivmoddi4+0x286>
 8000e0c:	b155      	cbz	r5, 8000e24 <__udivmoddi4+0x200>
 8000e0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000e12:	eb64 040c 	sbc.w	r4, r4, ip
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	40cb      	lsrs	r3, r1
 8000e1c:	431e      	orrs	r6, r3
 8000e1e:	40cc      	lsrs	r4, r1
 8000e20:	e9c5 6400 	strd	r6, r4, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	e750      	b.n	8000cca <__udivmoddi4+0xa6>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000e30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e34:	fa24 f303 	lsr.w	r3, r4, r3
 8000e38:	4094      	lsls	r4, r2
 8000e3a:	430c      	orrs	r4, r1
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e44:	fa1f f78c 	uxth.w	r7, ip
 8000e48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000e50:	0c23      	lsrs	r3, r4, #16
 8000e52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e56:	fb00 f107 	mul.w	r1, r0, r7
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x24c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e66:	d22c      	bcs.n	8000ec2 <__udivmoddi4+0x29e>
 8000e68:	4299      	cmp	r1, r3
 8000e6a:	d92a      	bls.n	8000ec2 <__udivmoddi4+0x29e>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4463      	add	r3, ip
 8000e70:	1a5b      	subs	r3, r3, r1
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e80:	fb01 f307 	mul.w	r3, r1, r7
 8000e84:	42a3      	cmp	r3, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x276>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e90:	d213      	bcs.n	8000eba <__udivmoddi4+0x296>
 8000e92:	42a3      	cmp	r3, r4
 8000e94:	d911      	bls.n	8000eba <__udivmoddi4+0x296>
 8000e96:	3902      	subs	r1, #2
 8000e98:	4464      	add	r4, ip
 8000e9a:	1ae4      	subs	r4, r4, r3
 8000e9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea0:	e739      	b.n	8000d16 <__udivmoddi4+0xf2>
 8000ea2:	4604      	mov	r4, r0
 8000ea4:	e6f0      	b.n	8000c88 <__udivmoddi4+0x64>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e706      	b.n	8000cb8 <__udivmoddi4+0x94>
 8000eaa:	45c8      	cmp	r8, r9
 8000eac:	d2ae      	bcs.n	8000e0c <__udivmoddi4+0x1e8>
 8000eae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eb6:	3801      	subs	r0, #1
 8000eb8:	e7a8      	b.n	8000e0c <__udivmoddi4+0x1e8>
 8000eba:	4631      	mov	r1, r6
 8000ebc:	e7ed      	b.n	8000e9a <__udivmoddi4+0x276>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	e799      	b.n	8000df6 <__udivmoddi4+0x1d2>
 8000ec2:	4630      	mov	r0, r6
 8000ec4:	e7d4      	b.n	8000e70 <__udivmoddi4+0x24c>
 8000ec6:	46d6      	mov	lr, sl
 8000ec8:	e77f      	b.n	8000dca <__udivmoddi4+0x1a6>
 8000eca:	4463      	add	r3, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e74d      	b.n	8000d6c <__udivmoddi4+0x148>
 8000ed0:	4606      	mov	r6, r0
 8000ed2:	4623      	mov	r3, r4
 8000ed4:	4608      	mov	r0, r1
 8000ed6:	e70f      	b.n	8000cf8 <__udivmoddi4+0xd4>
 8000ed8:	3e02      	subs	r6, #2
 8000eda:	4463      	add	r3, ip
 8000edc:	e730      	b.n	8000d40 <__udivmoddi4+0x11c>
 8000ede:	bf00      	nop

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	0000      	movs	r0, r0
	...

08000ee8 <update_encoder>:
  encoder->displacement = 0;
  encoder->velocity = 0;
  encoder->last_counter_value = 0;
}

void update_encoder(EncoderData* encoder) {
 8000ee8:	b5b0      	push	{r4, r5, r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  int current_counter = __HAL_TIM_GET_COUNTER(encoder->htim);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	613b      	str	r3, [r7, #16]
  uint32_t duration = HAL_GetTick() - encoder->last_tick;
 8000efa:	f002 f91b 	bl	8003134 <HAL_GetTick>
 8000efe:	4602      	mov	r2, r0
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	60fb      	str	r3, [r7, #12]
  int num_pulse = 0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
  if (duration <= 1)  // delay for encode to update, in ms
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	f240 8095 	bls.w	800103e <update_encoder+0x156>
    return;

  if (current_counter == encoder->last_counter_value) {
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d102      	bne.n	8000f24 <update_encoder+0x3c>
    num_pulse = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	e035      	b.n	8000f90 <update_encoder+0xa8>
  } else if (current_counter > encoder->last_counter_value) {
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	dd18      	ble.n	8000f60 <update_encoder+0x78>
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) {  // move backward, count down, overflow
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0310 	and.w	r3, r3, #16
 8000f3a:	2b10      	cmp	r3, #16
 8000f3c:	d10a      	bne.n	8000f54 <update_encoder+0x6c>
      num_pulse = (__HAL_TIM_GET_AUTORELOAD(encoder->htim) - current_counter + encoder->last_counter_value) * -1;
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	691b      	ldr	r3, [r3, #16]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	6892      	ldr	r2, [r2, #8]
 8000f4e:	1a9b      	subs	r3, r3, r2
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	e01d      	b.n	8000f90 <update_encoder+0xa8>
    } else {  // move forward, count up, no overflow
      num_pulse = current_counter - encoder->last_counter_value;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	617b      	str	r3, [r7, #20]
 8000f5e:	e017      	b.n	8000f90 <update_encoder+0xa8>
    }
  } else {
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) {  // move up, count up, overflow
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 0310 	and.w	r3, r3, #16
 8000f6c:	2b10      	cmp	r3, #16
 8000f6e:	d105      	bne.n	8000f7c <update_encoder+0x94>
      num_pulse = (encoder->last_counter_value - current_counter) * -1;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	e009      	b.n	8000f90 <update_encoder+0xa8>
    } else {  // move backward, count down, no overflow
      num_pulse = __HAL_TIM_GET_AUTORELOAD(encoder->htim) - encoder->last_counter_value + current_counter;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	6892      	ldr	r2, [r2, #8]
 8000f88:	1a9a      	subs	r2, r3, r2
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	617b      	str	r3, [r7, #20]
    }
  }

  float temp_displacement = (float)num_pulse / encoder->_ppr * 2.0 * M_PI;
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	ee07 3a90 	vmov	s15, r3
 8000f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	8a9b      	ldrh	r3, [r3, #20]
 8000f9e:	ee07 3a90 	vmov	s15, r3
 8000fa2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fa6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000faa:	ee16 0a90 	vmov	r0, s13
 8000fae:	f7ff fa97 	bl	80004e0 <__aeabi_f2d>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	f7ff f935 	bl	8000224 <__adddf3>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	a322      	add	r3, pc, #136	@ (adr r3, 800104c <update_encoder+0x164>)
 8000fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc8:	f7ff fae2 	bl	8000590 <__aeabi_dmul>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f7ff fdbe 	bl	8000b54 <__aeabi_d2f>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	60bb      	str	r3, [r7, #8]
  encoder->last_counter_value = current_counter;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	609a      	str	r2, [r3, #8]
  encoder->displacement += temp_displacement;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	ed93 7a00 	vldr	s14, [r3]
 8000fe8:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	edc3 7a00 	vstr	s15, [r3]
  encoder->velocity = temp_displacement * 1000.0 / duration;
 8000ff6:	68b8      	ldr	r0, [r7, #8]
 8000ff8:	f7ff fa72 	bl	80004e0 <__aeabi_f2d>
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <update_encoder+0x160>)
 8001002:	f7ff fac5 	bl	8000590 <__aeabi_dmul>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	4614      	mov	r4, r2
 800100c:	461d      	mov	r5, r3
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f7ff fa44 	bl	800049c <__aeabi_ui2d>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	4620      	mov	r0, r4
 800101a:	4629      	mov	r1, r5
 800101c:	f7ff fbe2 	bl	80007e4 <__aeabi_ddiv>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4610      	mov	r0, r2
 8001026:	4619      	mov	r1, r3
 8001028:	f7ff fd94 	bl	8000b54 <__aeabi_d2f>
 800102c:	4602      	mov	r2, r0
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	605a      	str	r2, [r3, #4]
  encoder->last_tick = HAL_GetTick();
 8001032:	f002 f87f 	bl	8003134 <HAL_GetTick>
 8001036:	4602      	mov	r2, r0
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	60da      	str	r2, [r3, #12]
 800103c:	e000      	b.n	8001040 <update_encoder+0x158>
    return;
 800103e:	bf00      	nop
}
 8001040:	3718      	adds	r7, #24
 8001042:	46bd      	mov	sp, r7
 8001044:	bdb0      	pop	{r4, r5, r7, pc}
 8001046:	bf00      	nop
 8001048:	408f4000 	.word	0x408f4000
 800104c:	54442d18 	.word	0x54442d18
 8001050:	400921fb 	.word	0x400921fb

08001054 <read_current_velocity>:

WheelVelocity read_current_velocity(EncoderData* encoders) {
 8001054:	b590      	push	{r4, r7, lr}
 8001056:	b095      	sub	sp, #84	@ 0x54
 8001058:	af00      	add	r7, sp, #0
 800105a:	6178      	str	r0, [r7, #20]
  if (encoders == NULL)
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d107      	bne.n	8001072 <read_current_velocity+0x1e>
    return (WheelVelocity){0, 0, 0, 0};
 8001062:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]
 800106e:	60da      	str	r2, [r3, #12]
 8001070:	e030      	b.n	80010d4 <read_current_velocity+0x80>

  WheelVelocity velocities = {.front_left = 0, .front_right = 0, .rear_left = 0, .rear_right = 0};
 8001072:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
  for (int i = FRONT_LEFT; i <= REAR_RIGHT; i++)
 8001080:	2300      	movs	r3, #0
 8001082:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001084:	e00d      	b.n	80010a2 <read_current_velocity+0x4e>
    update_encoder(&(encoders[i]));
 8001086:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001088:	4613      	mov	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	4413      	add	r3, r2
 800108e:	00db      	lsls	r3, r3, #3
 8001090:	461a      	mov	r2, r3
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	4413      	add	r3, r2
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff ff26 	bl	8000ee8 <update_encoder>
  for (int i = FRONT_LEFT; i <= REAR_RIGHT; i++)
 800109c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800109e:	3301      	adds	r3, #1
 80010a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010a4:	2b03      	cmp	r3, #3
 80010a6:	ddee      	ble.n	8001086 <read_current_velocity+0x32>

  velocities.front_left = encoders[FRONT_LEFT].velocity;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  velocities.front_right = encoders[FRONT_RIGHT].velocity;
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	3318      	adds	r3, #24
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	633b      	str	r3, [r7, #48]	@ 0x30
  velocities.rear_left = encoders[REAR_LEFT].velocity;
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	3330      	adds	r3, #48	@ 0x30
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	637b      	str	r3, [r7, #52]	@ 0x34
  velocities.rear_right = encoders[REAR_RIGHT].velocity;
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	3348      	adds	r3, #72	@ 0x48
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	63bb      	str	r3, [r7, #56]	@ 0x38

  return velocities;
 80010c6:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80010ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80010d4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80010d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80010d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80010da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010dc:	ee06 0a10 	vmov	s12, r0
 80010e0:	ee06 1a90 	vmov	s13, r1
 80010e4:	ee07 2a10 	vmov	s14, r2
 80010e8:	ee07 3a90 	vmov	s15, r3
 80010ec:	eeb0 0a46 	vmov.f32	s0, s12
 80010f0:	eef0 0a66 	vmov.f32	s1, s13
 80010f4:	eeb0 1a47 	vmov.f32	s2, s14
 80010f8:	eef0 1a67 	vmov.f32	s3, s15
 80010fc:	3754      	adds	r7, #84	@ 0x54
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd90      	pop	{r4, r7, pc}
	...

08001104 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	@ 0x28
 8001108:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]
 8001116:	60da      	str	r2, [r3, #12]
 8001118:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800111a:	4b4a      	ldr	r3, [pc, #296]	@ (8001244 <MX_GPIO_Init+0x140>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	4a49      	ldr	r2, [pc, #292]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001120:	f043 0310 	orr.w	r3, r3, #16
 8001124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001126:	4b47      	ldr	r3, [pc, #284]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	f003 0310 	and.w	r3, r3, #16
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001132:	4b44      	ldr	r3, [pc, #272]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	4a43      	ldr	r2, [pc, #268]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113e:	4b41      	ldr	r3, [pc, #260]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	f003 0304 	and.w	r3, r3, #4
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800114a:	4b3e      	ldr	r3, [pc, #248]	@ (8001244 <MX_GPIO_Init+0x140>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	4a3d      	ldr	r2, [pc, #244]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001150:	f043 0320 	orr.w	r3, r3, #32
 8001154:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001156:	4b3b      	ldr	r3, [pc, #236]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	f003 0320 	and.w	r3, r3, #32
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	4b38      	ldr	r3, [pc, #224]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a37      	ldr	r2, [pc, #220]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b35      	ldr	r3, [pc, #212]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800117a:	4b32      	ldr	r3, [pc, #200]	@ (8001244 <MX_GPIO_Init+0x140>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	4a31      	ldr	r2, [pc, #196]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001180:	f043 0308 	orr.w	r3, r3, #8
 8001184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001186:	4b2f      	ldr	r3, [pc, #188]	@ (8001244 <MX_GPIO_Init+0x140>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	2108      	movs	r1, #8
 8001196:	482c      	ldr	r0, [pc, #176]	@ (8001248 <MX_GPIO_Init+0x144>)
 8001198:	f002 fa60 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 617f 	mov.w	r1, #4080	@ 0xff0
 80011a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011a6:	f002 fa59 	bl	800365c <HAL_GPIO_WritePin>
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin, GPIO_PIN_RESET);
 80011aa:	2200      	movs	r2, #0
 80011ac:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 80011b0:	4826      	ldr	r0, [pc, #152]	@ (800124c <MX_GPIO_Init+0x148>)
 80011b2:	f002 fa53 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011bc:	4824      	ldr	r0, [pc, #144]	@ (8001250 <MX_GPIO_Init+0x14c>)
 80011be:	f002 fa4d 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_LEFT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_LEFT_ENABLE_Pin;
 80011c2:	2308      	movs	r3, #8
 80011c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c6:	2301      	movs	r3, #1
 80011c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ce:	2300      	movs	r3, #0
 80011d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_LEFT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	481b      	ldr	r0, [pc, #108]	@ (8001248 <MX_GPIO_Init+0x144>)
 80011da:	f002 f8bd 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FL_IN2_Pin MOTOR_FL_IN1_Pin MOTOR_RL_IN1_Pin MOTOR_RL_IN2_Pin
                           MOTOR_RR_IN2_Pin MOTOR_RR_IN1_Pin MOTOR_FR_IN1_Pin MOTOR_FR_IN2_Pin */
  GPIO_InitStruct.Pin = MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 80011de:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 80011e2:	617b      	str	r3, [r7, #20]
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	2300      	movs	r3, #0
 80011ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011fa:	f002 f8ad 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin LED_2_Pin LED_1_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|LED_2_Pin|LED_1_Pin;
 80011fe:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120c:	2303      	movs	r3, #3
 800120e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	480d      	ldr	r0, [pc, #52]	@ (800124c <MX_GPIO_Init+0x148>)
 8001218:	f002 f89e 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_RIGHT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_RIGHT_ENABLE_Pin;
 800121c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001222:	2301      	movs	r3, #1
 8001224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2300      	movs	r3, #0
 800122c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_RIGHT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	4619      	mov	r1, r3
 8001234:	4806      	ldr	r0, [pc, #24]	@ (8001250 <MX_GPIO_Init+0x14c>)
 8001236:	f002 f88f 	bl	8003358 <HAL_GPIO_Init>

}
 800123a:	bf00      	nop
 800123c:	3728      	adds	r7, #40	@ 0x28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000
 8001248:	48000800 	.word	0x48000800
 800124c:	48001000 	.word	0x48001000
 8001250:	48000c00 	.word	0x48000c00

08001254 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001258:	f001 ff07 	bl	800306a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800125c:	f000 f8b8 	bl	80013d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001260:	f7ff ff50 	bl	8001104 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001264:	f001 f9de 	bl	8002624 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001268:	f001 faac 	bl	80027c4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800126c:	f001 fb38 	bl	80028e0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001270:	f001 fb8c 	bl	800298c <MX_TIM5_Init>
  MX_TIM8_Init();
 8001274:	f001 fbe0 	bl	8002a38 <MX_TIM8_Init>
  MX_TIM2_Init();
 8001278:	f001 fa2e 	bl	80026d8 <MX_TIM2_Init>
  MX_UART4_Init();
 800127c:	f001 fd9c 	bl	8002db8 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001280:	f001 fde6 	bl	8002e50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001284:	2100      	movs	r1, #0
 8001286:	4845      	ldr	r0, [pc, #276]	@ (800139c <main+0x148>)
 8001288:	f003 fb62 	bl	8004950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800128c:	2104      	movs	r1, #4
 800128e:	4843      	ldr	r0, [pc, #268]	@ (800139c <main+0x148>)
 8001290:	f003 fb5e 	bl	8004950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001294:	210c      	movs	r1, #12
 8001296:	4841      	ldr	r0, [pc, #260]	@ (800139c <main+0x148>)
 8001298:	f003 fb5a 	bl	8004950 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800129c:	210c      	movs	r1, #12
 800129e:	4840      	ldr	r0, [pc, #256]	@ (80013a0 <main+0x14c>)
 80012a0:	f003 fb56 	bl	8004950 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 80012a4:	483f      	ldr	r0, [pc, #252]	@ (80013a4 <main+0x150>)
 80012a6:	f003 fa79 	bl	800479c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 80012aa:	213c      	movs	r1, #60	@ 0x3c
 80012ac:	483d      	ldr	r0, [pc, #244]	@ (80013a4 <main+0x150>)
 80012ae:	f003 fd07 	bl	8004cc0 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80012b2:	483d      	ldr	r0, [pc, #244]	@ (80013a8 <main+0x154>)
 80012b4:	f003 fa72 	bl	800479c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 80012b8:	213c      	movs	r1, #60	@ 0x3c
 80012ba:	483b      	ldr	r0, [pc, #236]	@ (80013a8 <main+0x154>)
 80012bc:	f003 fd00 	bl	8004cc0 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80012c0:	483a      	ldr	r0, [pc, #232]	@ (80013ac <main+0x158>)
 80012c2:	f003 fa6b 	bl	800479c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 80012c6:	213c      	movs	r1, #60	@ 0x3c
 80012c8:	4838      	ldr	r0, [pc, #224]	@ (80013ac <main+0x158>)
 80012ca:	f003 fcf9 	bl	8004cc0 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 80012ce:	4838      	ldr	r0, [pc, #224]	@ (80013b0 <main+0x15c>)
 80012d0:	f003 fa64 	bl	800479c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 80012d4:	213c      	movs	r1, #60	@ 0x3c
 80012d6:	4836      	ldr	r0, [pc, #216]	@ (80013b0 <main+0x15c>)
 80012d8:	f003 fcf2 	bl	8004cc0 <HAL_TIM_Encoder_Start_IT>
  // enable both sides of motor driver IC
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_SET);
 80012dc:	2201      	movs	r2, #1
 80012de:	2108      	movs	r1, #8
 80012e0:	4834      	ldr	r0, [pc, #208]	@ (80013b4 <main+0x160>)
 80012e2:	f002 f9bb 	bl	800365c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_SET);
 80012e6:	2201      	movs	r2, #1
 80012e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012ec:	4832      	ldr	r0, [pc, #200]	@ (80013b8 <main+0x164>)
 80012ee:	f002 f9b5 	bl	800365c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 80012f2:	2201      	movs	r2, #1
 80012f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012f8:	4830      	ldr	r0, [pc, #192]	@ (80013bc <main+0x168>)
 80012fa:	f002 f9af 	bl	800365c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 80012fe:	2201      	movs	r2, #1
 8001300:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001304:	482d      	ldr	r0, [pc, #180]	@ (80013bc <main+0x168>)
 8001306:	f002 f9a9 	bl	800365c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 800130a:	2201      	movs	r2, #1
 800130c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001310:	482a      	ldr	r0, [pc, #168]	@ (80013bc <main+0x168>)
 8001312:	f002 f9a3 	bl	800365c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 8001316:	2201      	movs	r2, #1
 8001318:	2180      	movs	r1, #128	@ 0x80
 800131a:	4828      	ldr	r0, [pc, #160]	@ (80013bc <main+0x168>)
 800131c:	f002 f99e 	bl	800365c <HAL_GPIO_WritePin>

  servo_reset_all();
 8001320:	f001 f8f8 	bl	8002514 <servo_reset_all>
  HAL_Delay(1000);
 8001324:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001328:	f001 ff10 	bl	800314c <HAL_Delay>
  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	2180      	movs	r1, #128	@ 0x80
 8001330:	4822      	ldr	r0, [pc, #136]	@ (80013bc <main+0x168>)
 8001332:	f002 f993 	bl	800365c <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_Delay(1);
 8001336:	2001      	movs	r0, #1
 8001338:	f001 ff08 	bl	800314c <HAL_Delay>
    //   servo_move(&(servos[4]), 500 + 380, SHORTEST_TIME_ROTATE(5, 380));
    //   test_var_1 = SHORTEST_TIME_ROTATE(5, 380);
    // }
    // else if (test_count == 2)
    //   servo_reset_all();
    test_base_vel.x_vel = ROBOT_MAX_X_VELOCITY * -0.5;
 800133c:	4b20      	ldr	r3, [pc, #128]	@ (80013c0 <main+0x16c>)
 800133e:	4a21      	ldr	r2, [pc, #132]	@ (80013c4 <main+0x170>)
 8001340:	601a      	str	r2, [r3, #0]
    test_base_vel.y_vel = 0;
 8001342:	4b1f      	ldr	r3, [pc, #124]	@ (80013c0 <main+0x16c>)
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	605a      	str	r2, [r3, #4]
    test_base_vel.z_vel = 0;
 800134a:	4b1d      	ldr	r3, [pc, #116]	@ (80013c0 <main+0x16c>)
 800134c:	f04f 0200 	mov.w	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
    rotate_motor(test_base_vel);
 8001352:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <main+0x16c>)
 8001354:	edd3 6a00 	vldr	s13, [r3]
 8001358:	ed93 7a01 	vldr	s14, [r3, #4]
 800135c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001360:	eeb0 0a66 	vmov.f32	s0, s13
 8001364:	eef0 0a47 	vmov.f32	s1, s14
 8001368:	eeb0 1a67 	vmov.f32	s2, s15
 800136c:	f000 f880 	bl	8001470 <rotate_motor>
    test_wheel_vel = read_current_velocity(encoders);
 8001370:	4815      	ldr	r0, [pc, #84]	@ (80013c8 <main+0x174>)
 8001372:	f7ff fe6f 	bl	8001054 <read_current_velocity>
 8001376:	eeb0 6a40 	vmov.f32	s12, s0
 800137a:	eef0 6a60 	vmov.f32	s13, s1
 800137e:	eeb0 7a41 	vmov.f32	s14, s2
 8001382:	eef0 7a61 	vmov.f32	s15, s3
 8001386:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <main+0x178>)
 8001388:	ed83 6a00 	vstr	s12, [r3]
 800138c:	edc3 6a01 	vstr	s13, [r3, #4]
 8001390:	ed83 7a02 	vstr	s14, [r3, #8]
 8001394:	edc3 7a03 	vstr	s15, [r3, #12]
    HAL_Delay(1);
 8001398:	bf00      	nop
 800139a:	e7cc      	b.n	8001336 <main+0xe2>
 800139c:	20000160 	.word	0x20000160
 80013a0:	20000114 	.word	0x20000114
 80013a4:	200000c8 	.word	0x200000c8
 80013a8:	200001ac 	.word	0x200001ac
 80013ac:	200001f8 	.word	0x200001f8
 80013b0:	20000244 	.word	0x20000244
 80013b4:	48000800 	.word	0x48000800
 80013b8:	48000c00 	.word	0x48000c00
 80013bc:	48001000 	.word	0x48001000
 80013c0:	200000ac 	.word	0x200000ac
 80013c4:	c01942c4 	.word	0xc01942c4
 80013c8:	20000000 	.word	0x20000000
 80013cc:	200000b8 	.word	0x200000b8

080013d0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b094      	sub	sp, #80	@ 0x50
 80013d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d6:	f107 0318 	add.w	r3, r7, #24
 80013da:	2238      	movs	r2, #56	@ 0x38
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f005 fb6e 	bl	8006ac0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e4:	1d3b      	adds	r3, r7, #4
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80013f2:	2000      	movs	r0, #0
 80013f4:	f002 f94a 	bl	800368c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013f8:	2301      	movs	r3, #1
 80013fa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001400:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001402:	2302      	movs	r3, #2
 8001404:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001406:	2303      	movs	r3, #3
 8001408:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800140a:	2302      	movs	r3, #2
 800140c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800140e:	2355      	movs	r3, #85	@ 0x55
 8001410:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001412:	2302      	movs	r3, #2
 8001414:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001416:	2302      	movs	r3, #2
 8001418:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800141a:	2302      	movs	r3, #2
 800141c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800141e:	f107 0318 	add.w	r3, r7, #24
 8001422:	4618      	mov	r0, r3
 8001424:	f002 f9e6 	bl	80037f4 <HAL_RCC_OscConfig>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <SystemClock_Config+0x62>
    Error_Handler();
 800142e:	f000 f818 	bl	8001462 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001432:	230f      	movs	r3, #15
 8001434:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001436:	2303      	movs	r3, #3
 8001438:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	2104      	movs	r1, #4
 800144a:	4618      	mov	r0, r3
 800144c:	f002 fce4 	bl	8003e18 <HAL_RCC_ClockConfig>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <SystemClock_Config+0x8a>
    Error_Handler();
 8001456:	f000 f804 	bl	8001462 <Error_Handler>
  }
}
 800145a:	bf00      	nop
 800145c:	3750      	adds	r7, #80	@ 0x50
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001466:	b672      	cpsid	i
}
 8001468:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800146a:	bf00      	nop
 800146c:	e7fd      	b.n	800146a <Error_Handler+0x8>
	...

08001470 <rotate_motor>:
  wheel_control(FRONT_RIGHT, pwm.front_right);
  wheel_control(REAR_LEFT, pwm.rear_left);
  wheel_control(REAR_RIGHT, pwm.rear_right);
}

void rotate_motor(BaseVelocity base_vel) {
 8001470:	b5b0      	push	{r4, r5, r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	eef0 6a40 	vmov.f32	s13, s0
 800147a:	eeb0 7a60 	vmov.f32	s14, s1
 800147e:	eef0 7a41 	vmov.f32	s15, s2
 8001482:	edc7 6a01 	vstr	s13, [r7, #4]
 8001486:	ed87 7a02 	vstr	s14, [r7, #8]
 800148a:	edc7 7a03 	vstr	s15, [r7, #12]
  if (base_vel.z_vel != 0) {
 800148e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001492:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149a:	d075      	beq.n	8001588 <rotate_motor+0x118>
    servo_move(&(servos[0]), SERVO_ID1_ANGLE_TO_POS(45), SHORTEST_TIME_ROTATE(1, 45));
 800149c:	4bd6      	ldr	r3, [pc, #856]	@ (80017f8 <rotate_motor+0x388>)
 800149e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014a2:	3b2d      	subs	r3, #45	@ 0x2d
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	bfb8      	it	lt
 80014a8:	425b      	neglt	r3, r3
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff f806 	bl	80004bc <__aeabi_i2d>
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	4bd1      	ldr	r3, [pc, #836]	@ (80017fc <rotate_motor+0x38c>)
 80014b6:	f7ff f86b 	bl	8000590 <__aeabi_dmul>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4610      	mov	r0, r2
 80014c0:	4619      	mov	r1, r3
 80014c2:	f7ff fb27 	bl	8000b14 <__aeabi_d2uiz>
 80014c6:	4603      	mov	r3, r0
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	461a      	mov	r2, r3
 80014cc:	f240 21a9 	movw	r1, #681	@ 0x2a9
 80014d0:	48c9      	ldr	r0, [pc, #804]	@ (80017f8 <rotate_motor+0x388>)
 80014d2:	f000 fe3d 	bl	8002150 <servo_move>
    servo_move(&(servos[1]), SERVO_ID2_ANGLE_TO_POS(-45), SHORTEST_TIME_ROTATE(2, -45));
 80014d6:	4bc8      	ldr	r3, [pc, #800]	@ (80017f8 <rotate_motor+0x388>)
 80014d8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014dc:	332d      	adds	r3, #45	@ 0x2d
 80014de:	2b00      	cmp	r3, #0
 80014e0:	bfb8      	it	lt
 80014e2:	425b      	neglt	r3, r3
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7fe ffe9 	bl	80004bc <__aeabi_i2d>
 80014ea:	f04f 0200 	mov.w	r2, #0
 80014ee:	4bc3      	ldr	r3, [pc, #780]	@ (80017fc <rotate_motor+0x38c>)
 80014f0:	f7ff f84e 	bl	8000590 <__aeabi_dmul>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	4610      	mov	r0, r2
 80014fa:	4619      	mov	r1, r3
 80014fc:	f7ff fb0a 	bl	8000b14 <__aeabi_d2uiz>
 8001500:	4603      	mov	r3, r0
 8001502:	b29b      	uxth	r3, r3
 8001504:	461a      	mov	r2, r3
 8001506:	f240 1131 	movw	r1, #305	@ 0x131
 800150a:	48bd      	ldr	r0, [pc, #756]	@ (8001800 <rotate_motor+0x390>)
 800150c:	f000 fe20 	bl	8002150 <servo_move>
    servo_move(&(servos[3]), SERVO_ID4_ANGLE_TO_POS(45), SHORTEST_TIME_ROTATE(3, 45));
 8001510:	4bb9      	ldr	r3, [pc, #740]	@ (80017f8 <rotate_motor+0x388>)
 8001512:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001516:	3b2d      	subs	r3, #45	@ 0x2d
 8001518:	2b00      	cmp	r3, #0
 800151a:	bfb8      	it	lt
 800151c:	425b      	neglt	r3, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f7fe ffcc 	bl	80004bc <__aeabi_i2d>
 8001524:	f04f 0200 	mov.w	r2, #0
 8001528:	4bb4      	ldr	r3, [pc, #720]	@ (80017fc <rotate_motor+0x38c>)
 800152a:	f7ff f831 	bl	8000590 <__aeabi_dmul>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4610      	mov	r0, r2
 8001534:	4619      	mov	r1, r3
 8001536:	f7ff faed 	bl	8000b14 <__aeabi_d2uiz>
 800153a:	4603      	mov	r3, r0
 800153c:	b29b      	uxth	r3, r3
 800153e:	461a      	mov	r2, r3
 8001540:	f240 21b1 	movw	r1, #689	@ 0x2b1
 8001544:	48af      	ldr	r0, [pc, #700]	@ (8001804 <rotate_motor+0x394>)
 8001546:	f000 fe03 	bl	8002150 <servo_move>
    servo_move(&(servos[2]), SERVO_ID3_ANGLE_TO_POS(-45), SHORTEST_TIME_ROTATE(4, -45));
 800154a:	4bab      	ldr	r3, [pc, #684]	@ (80017f8 <rotate_motor+0x388>)
 800154c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001550:	332d      	adds	r3, #45	@ 0x2d
 8001552:	2b00      	cmp	r3, #0
 8001554:	bfb8      	it	lt
 8001556:	425b      	neglt	r3, r3
 8001558:	4618      	mov	r0, r3
 800155a:	f7fe ffaf 	bl	80004bc <__aeabi_i2d>
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	4ba6      	ldr	r3, [pc, #664]	@ (80017fc <rotate_motor+0x38c>)
 8001564:	f7ff f814 	bl	8000590 <__aeabi_dmul>
 8001568:	4602      	mov	r2, r0
 800156a:	460b      	mov	r3, r1
 800156c:	4610      	mov	r0, r2
 800156e:	4619      	mov	r1, r3
 8001570:	f7ff fad0 	bl	8000b14 <__aeabi_d2uiz>
 8001574:	4603      	mov	r3, r0
 8001576:	b29b      	uxth	r3, r3
 8001578:	461a      	mov	r2, r3
 800157a:	f240 113b 	movw	r1, #315	@ 0x13b
 800157e:	48a2      	ldr	r0, [pc, #648]	@ (8001808 <rotate_motor+0x398>)
 8001580:	f000 fde6 	bl	8002150 <servo_move>
    return;
 8001584:	f000 bdc6 	b.w	8002114 <rotate_motor+0xca4>
  }

  float angle = atan2(base_vel.y_vel, base_vel.x_vel) * 180 / M_PI;
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe ffa8 	bl	80004e0 <__aeabi_f2d>
 8001590:	4604      	mov	r4, r0
 8001592:	460d      	mov	r5, r1
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4618      	mov	r0, r3
 8001598:	f7fe ffa2 	bl	80004e0 <__aeabi_f2d>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	ec43 2b11 	vmov	d1, r2, r3
 80015a4:	ec45 4b10 	vmov	d0, r4, r5
 80015a8:	f005 fab6 	bl	8006b18 <atan2>
 80015ac:	ec51 0b10 	vmov	r0, r1, d0
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	4b95      	ldr	r3, [pc, #596]	@ (800180c <rotate_motor+0x39c>)
 80015b6:	f7fe ffeb 	bl	8000590 <__aeabi_dmul>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	4610      	mov	r0, r2
 80015c0:	4619      	mov	r1, r3
 80015c2:	a38b      	add	r3, pc, #556	@ (adr r3, 80017f0 <rotate_motor+0x380>)
 80015c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c8:	f7ff f90c 	bl	80007e4 <__aeabi_ddiv>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4610      	mov	r0, r2
 80015d2:	4619      	mov	r1, r3
 80015d4:	f7ff fabe 	bl	8000b54 <__aeabi_d2f>
 80015d8:	4603      	mov	r3, r0
 80015da:	617b      	str	r3, [r7, #20]

  if (base_vel.x_vel == 0 && base_vel.y_vel != 0) {  // angle = 90 or 270
 80015dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80015e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e8:	d17c      	bne.n	80016e4 <rotate_motor+0x274>
 80015ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80015ee:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f6:	d075      	beq.n	80016e4 <rotate_motor+0x274>
    servo_move(&(servos[0]), INITIAL_POS, SHORTEST_TIME_ROTATE(1, 90));
 80015f8:	4b7f      	ldr	r3, [pc, #508]	@ (80017f8 <rotate_motor+0x388>)
 80015fa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015fe:	3b5a      	subs	r3, #90	@ 0x5a
 8001600:	2b00      	cmp	r3, #0
 8001602:	bfb8      	it	lt
 8001604:	425b      	neglt	r3, r3
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe ff58 	bl	80004bc <__aeabi_i2d>
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	4b7a      	ldr	r3, [pc, #488]	@ (80017fc <rotate_motor+0x38c>)
 8001612:	f7fe ffbd 	bl	8000590 <__aeabi_dmul>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	4610      	mov	r0, r2
 800161c:	4619      	mov	r1, r3
 800161e:	f7ff fa79 	bl	8000b14 <__aeabi_d2uiz>
 8001622:	4603      	mov	r3, r0
 8001624:	b29b      	uxth	r3, r3
 8001626:	461a      	mov	r2, r3
 8001628:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800162c:	4872      	ldr	r0, [pc, #456]	@ (80017f8 <rotate_motor+0x388>)
 800162e:	f000 fd8f 	bl	8002150 <servo_move>
    servo_move(&(servos[1]), INITIAL_POS, SHORTEST_TIME_ROTATE(2, 90));
 8001632:	4b71      	ldr	r3, [pc, #452]	@ (80017f8 <rotate_motor+0x388>)
 8001634:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001638:	3b5a      	subs	r3, #90	@ 0x5a
 800163a:	2b00      	cmp	r3, #0
 800163c:	bfb8      	it	lt
 800163e:	425b      	neglt	r3, r3
 8001640:	4618      	mov	r0, r3
 8001642:	f7fe ff3b 	bl	80004bc <__aeabi_i2d>
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	4b6c      	ldr	r3, [pc, #432]	@ (80017fc <rotate_motor+0x38c>)
 800164c:	f7fe ffa0 	bl	8000590 <__aeabi_dmul>
 8001650:	4602      	mov	r2, r0
 8001652:	460b      	mov	r3, r1
 8001654:	4610      	mov	r0, r2
 8001656:	4619      	mov	r1, r3
 8001658:	f7ff fa5c 	bl	8000b14 <__aeabi_d2uiz>
 800165c:	4603      	mov	r3, r0
 800165e:	b29b      	uxth	r3, r3
 8001660:	461a      	mov	r2, r3
 8001662:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001666:	4866      	ldr	r0, [pc, #408]	@ (8001800 <rotate_motor+0x390>)
 8001668:	f000 fd72 	bl	8002150 <servo_move>
    servo_move(&(servos[2]), INITIAL_POS, SHORTEST_TIME_ROTATE(3, 90));
 800166c:	4b62      	ldr	r3, [pc, #392]	@ (80017f8 <rotate_motor+0x388>)
 800166e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001672:	3b5a      	subs	r3, #90	@ 0x5a
 8001674:	2b00      	cmp	r3, #0
 8001676:	bfb8      	it	lt
 8001678:	425b      	neglt	r3, r3
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff1e 	bl	80004bc <__aeabi_i2d>
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	4b5d      	ldr	r3, [pc, #372]	@ (80017fc <rotate_motor+0x38c>)
 8001686:	f7fe ff83 	bl	8000590 <__aeabi_dmul>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4610      	mov	r0, r2
 8001690:	4619      	mov	r1, r3
 8001692:	f7ff fa3f 	bl	8000b14 <__aeabi_d2uiz>
 8001696:	4603      	mov	r3, r0
 8001698:	b29b      	uxth	r3, r3
 800169a:	461a      	mov	r2, r3
 800169c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80016a0:	4859      	ldr	r0, [pc, #356]	@ (8001808 <rotate_motor+0x398>)
 80016a2:	f000 fd55 	bl	8002150 <servo_move>
    servo_move(&(servos[3]), INITIAL_POS, SHORTEST_TIME_ROTATE(4, 90));
 80016a6:	4b54      	ldr	r3, [pc, #336]	@ (80017f8 <rotate_motor+0x388>)
 80016a8:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80016ac:	3b5a      	subs	r3, #90	@ 0x5a
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	bfb8      	it	lt
 80016b2:	425b      	neglt	r3, r3
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe ff01 	bl	80004bc <__aeabi_i2d>
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	4b4f      	ldr	r3, [pc, #316]	@ (80017fc <rotate_motor+0x38c>)
 80016c0:	f7fe ff66 	bl	8000590 <__aeabi_dmul>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f7ff fa22 	bl	8000b14 <__aeabi_d2uiz>
 80016d0:	4603      	mov	r3, r0
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	461a      	mov	r2, r3
 80016d6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80016da:	484a      	ldr	r0, [pc, #296]	@ (8001804 <rotate_motor+0x394>)
 80016dc:	f000 fd38 	bl	8002150 <servo_move>
 80016e0:	f000 bd18 	b.w	8002114 <rotate_motor+0xca4>
  } else if (base_vel.x_vel != 0 && base_vel.y_vel == 0) {  // angle = 0 or 180
 80016e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80016e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80016ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f0:	f000 8092 	beq.w	8001818 <rotate_motor+0x3a8>
 80016f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80016f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80016fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001700:	f040 808a 	bne.w	8001818 <rotate_motor+0x3a8>
    servo_move(&(servos[0]), SERVO_ID1_MIN_POS, SHORTEST_TIME_ROTATE(1, 90));
 8001704:	4b3c      	ldr	r3, [pc, #240]	@ (80017f8 <rotate_motor+0x388>)
 8001706:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800170a:	3b5a      	subs	r3, #90	@ 0x5a
 800170c:	2b00      	cmp	r3, #0
 800170e:	bfb8      	it	lt
 8001710:	425b      	neglt	r3, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe fed2 	bl	80004bc <__aeabi_i2d>
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	4b37      	ldr	r3, [pc, #220]	@ (80017fc <rotate_motor+0x38c>)
 800171e:	f7fe ff37 	bl	8000590 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f7ff f9f3 	bl	8000b14 <__aeabi_d2uiz>
 800172e:	4603      	mov	r3, r0
 8001730:	b29b      	uxth	r3, r3
 8001732:	461a      	mov	r2, r3
 8001734:	2164      	movs	r1, #100	@ 0x64
 8001736:	4830      	ldr	r0, [pc, #192]	@ (80017f8 <rotate_motor+0x388>)
 8001738:	f000 fd0a 	bl	8002150 <servo_move>
    servo_move(&(servos[1]), SERVO_ID2_MAX_POS, SHORTEST_TIME_ROTATE(2, 90));
 800173c:	4b2e      	ldr	r3, [pc, #184]	@ (80017f8 <rotate_motor+0x388>)
 800173e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001742:	3b5a      	subs	r3, #90	@ 0x5a
 8001744:	2b00      	cmp	r3, #0
 8001746:	bfb8      	it	lt
 8001748:	425b      	neglt	r3, r3
 800174a:	4618      	mov	r0, r3
 800174c:	f7fe feb6 	bl	80004bc <__aeabi_i2d>
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	4b29      	ldr	r3, [pc, #164]	@ (80017fc <rotate_motor+0x38c>)
 8001756:	f7fe ff1b 	bl	8000590 <__aeabi_dmul>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff f9d7 	bl	8000b14 <__aeabi_d2uiz>
 8001766:	4603      	mov	r3, r0
 8001768:	b29b      	uxth	r3, r3
 800176a:	461a      	mov	r2, r3
 800176c:	f240 3166 	movw	r1, #870	@ 0x366
 8001770:	4823      	ldr	r0, [pc, #140]	@ (8001800 <rotate_motor+0x390>)
 8001772:	f000 fced 	bl	8002150 <servo_move>
    servo_move(&(servos[2]), SERVO_ID3_MIN_POS, SHORTEST_TIME_ROTATE(3, 90));
 8001776:	4b20      	ldr	r3, [pc, #128]	@ (80017f8 <rotate_motor+0x388>)
 8001778:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800177c:	3b5a      	subs	r3, #90	@ 0x5a
 800177e:	2b00      	cmp	r3, #0
 8001780:	bfb8      	it	lt
 8001782:	425b      	neglt	r3, r3
 8001784:	4618      	mov	r0, r3
 8001786:	f7fe fe99 	bl	80004bc <__aeabi_i2d>
 800178a:	f04f 0200 	mov.w	r2, #0
 800178e:	4b1b      	ldr	r3, [pc, #108]	@ (80017fc <rotate_motor+0x38c>)
 8001790:	f7fe fefe 	bl	8000590 <__aeabi_dmul>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4610      	mov	r0, r2
 800179a:	4619      	mov	r1, r3
 800179c:	f7ff f9ba 	bl	8000b14 <__aeabi_d2uiz>
 80017a0:	4603      	mov	r3, r0
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	461a      	mov	r2, r3
 80017a6:	2182      	movs	r1, #130	@ 0x82
 80017a8:	4817      	ldr	r0, [pc, #92]	@ (8001808 <rotate_motor+0x398>)
 80017aa:	f000 fcd1 	bl	8002150 <servo_move>
    servo_move(&(servos[3]), SERVO_ID4_MAX_POS, SHORTEST_TIME_ROTATE(4, 90));
 80017ae:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <rotate_motor+0x388>)
 80017b0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80017b4:	3b5a      	subs	r3, #90	@ 0x5a
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	bfb8      	it	lt
 80017ba:	425b      	neglt	r3, r3
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fe7d 	bl	80004bc <__aeabi_i2d>
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	4b0d      	ldr	r3, [pc, #52]	@ (80017fc <rotate_motor+0x38c>)
 80017c8:	f7fe fee2 	bl	8000590 <__aeabi_dmul>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f99e 	bl	8000b14 <__aeabi_d2uiz>
 80017d8:	4603      	mov	r3, r0
 80017da:	b29b      	uxth	r3, r3
 80017dc:	461a      	mov	r2, r3
 80017de:	f240 316e 	movw	r1, #878	@ 0x36e
 80017e2:	4808      	ldr	r0, [pc, #32]	@ (8001804 <rotate_motor+0x394>)
 80017e4:	f000 fcb4 	bl	8002150 <servo_move>
 80017e8:	f000 bc94 	b.w	8002114 <rotate_motor+0xca4>
 80017ec:	f3af 8000 	nop.w
 80017f0:	54442d18 	.word	0x54442d18
 80017f4:	400921fb 	.word	0x400921fb
 80017f8:	20000060 	.word	0x20000060
 80017fc:	40080000 	.word	0x40080000
 8001800:	20000066 	.word	0x20000066
 8001804:	20000072 	.word	0x20000072
 8001808:	2000006c 	.word	0x2000006c
 800180c:	40668000 	.word	0x40668000
 8001810:	43340000 	.word	0x43340000
 8001814:	42b40000 	.word	0x42b40000
  } else if (base_vel.x_vel < 0 && base_vel.y_vel > 0 || base_vel.x_vel > 0 && base_vel.y_vel < 0) {  // quadrant 2 or 4
 8001818:	edd7 7a01 	vldr	s15, [r7, #4]
 800181c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001824:	d506      	bpl.n	8001834 <rotate_motor+0x3c4>
 8001826:	edd7 7a02 	vldr	s15, [r7, #8]
 800182a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800182e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001832:	dc0f      	bgt.n	8001854 <rotate_motor+0x3e4>
 8001834:	edd7 7a01 	vldr	s15, [r7, #4]
 8001838:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	f340 822d 	ble.w	8001c9e <rotate_motor+0x82e>
 8001844:	edd7 7a02 	vldr	s15, [r7, #8]
 8001848:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800184c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001850:	f140 8225 	bpl.w	8001c9e <rotate_motor+0x82e>
    if (angle < 0)
 8001854:	edd7 7a05 	vldr	s15, [r7, #20]
 8001858:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800185c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001860:	d507      	bpl.n	8001872 <rotate_motor+0x402>
      angle += 180;
 8001862:	edd7 7a05 	vldr	s15, [r7, #20]
 8001866:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 8001810 <rotate_motor+0x3a0>
 800186a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800186e:	edc7 7a05 	vstr	s15, [r7, #20]
    angle -= 90;
 8001872:	edd7 7a05 	vldr	s15, [r7, #20]
 8001876:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 8001814 <rotate_motor+0x3a4>
 800187a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800187e:	edc7 7a05 	vstr	s15, [r7, #20]
    angle *= -1;
 8001882:	edd7 7a05 	vldr	s15, [r7, #20]
 8001886:	eef1 7a67 	vneg.f32	s15, s15
 800188a:	edc7 7a05 	vstr	s15, [r7, #20]

    servo_move(&(servos[0]), SERVO_ID1_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(1, angle));
 800188e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001892:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189a:	dd22      	ble.n	80018e2 <rotate_motor+0x472>
 800189c:	6978      	ldr	r0, [r7, #20]
 800189e:	f7fe fe1f 	bl	80004e0 <__aeabi_f2d>
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	4bce      	ldr	r3, [pc, #824]	@ (8001be0 <rotate_motor+0x770>)
 80018a8:	f7fe ff9c 	bl	80007e4 <__aeabi_ddiv>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	4610      	mov	r0, r2
 80018b2:	4619      	mov	r1, r3
 80018b4:	a3c0      	add	r3, pc, #768	@ (adr r3, 8001bb8 <rotate_motor+0x748>)
 80018b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ba:	f7fe fe69 	bl	8000590 <__aeabi_dmul>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4610      	mov	r0, r2
 80018c4:	4619      	mov	r1, r3
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	4bc6      	ldr	r3, [pc, #792]	@ (8001be4 <rotate_motor+0x774>)
 80018cc:	f7fe fcaa 	bl	8000224 <__adddf3>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	f7ff f91c 	bl	8000b14 <__aeabi_d2uiz>
 80018dc:	4603      	mov	r3, r0
 80018de:	b29c      	uxth	r4, r3
 80018e0:	e021      	b.n	8001926 <rotate_motor+0x4b6>
 80018e2:	6978      	ldr	r0, [r7, #20]
 80018e4:	f7fe fdfc 	bl	80004e0 <__aeabi_f2d>
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	4bbc      	ldr	r3, [pc, #752]	@ (8001be0 <rotate_motor+0x770>)
 80018ee:	f7fe ff79 	bl	80007e4 <__aeabi_ddiv>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	4610      	mov	r0, r2
 80018f8:	4619      	mov	r1, r3
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	4bba      	ldr	r3, [pc, #744]	@ (8001be8 <rotate_motor+0x778>)
 8001900:	f7fe fe46 	bl	8000590 <__aeabi_dmul>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	4610      	mov	r0, r2
 800190a:	4619      	mov	r1, r3
 800190c:	f04f 0200 	mov.w	r2, #0
 8001910:	4bb4      	ldr	r3, [pc, #720]	@ (8001be4 <rotate_motor+0x774>)
 8001912:	f7fe fc87 	bl	8000224 <__adddf3>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	4610      	mov	r0, r2
 800191c:	4619      	mov	r1, r3
 800191e:	f7ff f8f9 	bl	8000b14 <__aeabi_d2uiz>
 8001922:	4603      	mov	r3, r0
 8001924:	b29c      	uxth	r4, r3
 8001926:	4bb1      	ldr	r3, [pc, #708]	@ (8001bec <rotate_motor+0x77c>)
 8001928:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800192c:	335a      	adds	r3, #90	@ 0x5a
 800192e:	ee07 3a90 	vmov	s15, r3
 8001932:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001936:	edd7 7a05 	vldr	s15, [r7, #20]
 800193a:	eddf 6aad 	vldr	s13, [pc, #692]	@ 8001bf0 <rotate_motor+0x780>
 800193e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001942:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001946:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800194a:	ee17 3a90 	vmov	r3, s15
 800194e:	2b00      	cmp	r3, #0
 8001950:	bfb8      	it	lt
 8001952:	425b      	neglt	r3, r3
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fdb1 	bl	80004bc <__aeabi_i2d>
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	4ba5      	ldr	r3, [pc, #660]	@ (8001bf4 <rotate_motor+0x784>)
 8001960:	f7fe fe16 	bl	8000590 <__aeabi_dmul>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4610      	mov	r0, r2
 800196a:	4619      	mov	r1, r3
 800196c:	f7ff f8d2 	bl	8000b14 <__aeabi_d2uiz>
 8001970:	4603      	mov	r3, r0
 8001972:	b29b      	uxth	r3, r3
 8001974:	461a      	mov	r2, r3
 8001976:	4621      	mov	r1, r4
 8001978:	489c      	ldr	r0, [pc, #624]	@ (8001bec <rotate_motor+0x77c>)
 800197a:	f000 fbe9 	bl	8002150 <servo_move>
    servo_move(&(servos[1]), SERVO_ID2_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(2, angle));
 800197e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001982:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198a:	dd22      	ble.n	80019d2 <rotate_motor+0x562>
 800198c:	6978      	ldr	r0, [r7, #20]
 800198e:	f7fe fda7 	bl	80004e0 <__aeabi_f2d>
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	4b92      	ldr	r3, [pc, #584]	@ (8001be0 <rotate_motor+0x770>)
 8001998:	f7fe ff24 	bl	80007e4 <__aeabi_ddiv>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4610      	mov	r0, r2
 80019a2:	4619      	mov	r1, r3
 80019a4:	a386      	add	r3, pc, #536	@ (adr r3, 8001bc0 <rotate_motor+0x750>)
 80019a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019aa:	f7fe fdf1 	bl	8000590 <__aeabi_dmul>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	4610      	mov	r0, r2
 80019b4:	4619      	mov	r1, r3
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	4b8a      	ldr	r3, [pc, #552]	@ (8001be4 <rotate_motor+0x774>)
 80019bc:	f7fe fc32 	bl	8000224 <__adddf3>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	4610      	mov	r0, r2
 80019c6:	4619      	mov	r1, r3
 80019c8:	f7ff f8a4 	bl	8000b14 <__aeabi_d2uiz>
 80019cc:	4603      	mov	r3, r0
 80019ce:	b29c      	uxth	r4, r3
 80019d0:	e021      	b.n	8001a16 <rotate_motor+0x5a6>
 80019d2:	6978      	ldr	r0, [r7, #20]
 80019d4:	f7fe fd84 	bl	80004e0 <__aeabi_f2d>
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	4b80      	ldr	r3, [pc, #512]	@ (8001be0 <rotate_motor+0x770>)
 80019de:	f7fe ff01 	bl	80007e4 <__aeabi_ddiv>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4610      	mov	r0, r2
 80019e8:	4619      	mov	r1, r3
 80019ea:	a377      	add	r3, pc, #476	@ (adr r3, 8001bc8 <rotate_motor+0x758>)
 80019ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f0:	f7fe fdce 	bl	8000590 <__aeabi_dmul>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	f04f 0200 	mov.w	r2, #0
 8001a00:	4b78      	ldr	r3, [pc, #480]	@ (8001be4 <rotate_motor+0x774>)
 8001a02:	f7fe fc0f 	bl	8000224 <__adddf3>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	4610      	mov	r0, r2
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f7ff f881 	bl	8000b14 <__aeabi_d2uiz>
 8001a12:	4603      	mov	r3, r0
 8001a14:	b29c      	uxth	r4, r3
 8001a16:	4b75      	ldr	r3, [pc, #468]	@ (8001bec <rotate_motor+0x77c>)
 8001a18:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001a1c:	335a      	adds	r3, #90	@ 0x5a
 8001a1e:	ee07 3a90 	vmov	s15, r3
 8001a22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a26:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a2a:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8001bf0 <rotate_motor+0x780>
 8001a2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001a32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a3a:	ee17 3a90 	vmov	r3, s15
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	bfb8      	it	lt
 8001a42:	425b      	neglt	r3, r3
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd39 	bl	80004bc <__aeabi_i2d>
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	4b69      	ldr	r3, [pc, #420]	@ (8001bf4 <rotate_motor+0x784>)
 8001a50:	f7fe fd9e 	bl	8000590 <__aeabi_dmul>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4610      	mov	r0, r2
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	f7ff f85a 	bl	8000b14 <__aeabi_d2uiz>
 8001a60:	4603      	mov	r3, r0
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	461a      	mov	r2, r3
 8001a66:	4621      	mov	r1, r4
 8001a68:	4863      	ldr	r0, [pc, #396]	@ (8001bf8 <rotate_motor+0x788>)
 8001a6a:	f000 fb71 	bl	8002150 <servo_move>
    servo_move(&(servos[2]), SERVO_ID3_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(3, angle));
 8001a6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7a:	dd22      	ble.n	8001ac2 <rotate_motor+0x652>
 8001a7c:	6978      	ldr	r0, [r7, #20]
 8001a7e:	f7fe fd2f 	bl	80004e0 <__aeabi_f2d>
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	4b56      	ldr	r3, [pc, #344]	@ (8001be0 <rotate_motor+0x770>)
 8001a88:	f7fe feac 	bl	80007e4 <__aeabi_ddiv>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	a34e      	add	r3, pc, #312	@ (adr r3, 8001bd0 <rotate_motor+0x760>)
 8001a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9a:	f7fe fd79 	bl	8000590 <__aeabi_dmul>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	4610      	mov	r0, r2
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	4b4e      	ldr	r3, [pc, #312]	@ (8001be4 <rotate_motor+0x774>)
 8001aac:	f7fe fbba 	bl	8000224 <__adddf3>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4610      	mov	r0, r2
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	f7ff f82c 	bl	8000b14 <__aeabi_d2uiz>
 8001abc:	4603      	mov	r3, r0
 8001abe:	b29c      	uxth	r4, r3
 8001ac0:	e021      	b.n	8001b06 <rotate_motor+0x696>
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7fe fd0c 	bl	80004e0 <__aeabi_f2d>
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	4b44      	ldr	r3, [pc, #272]	@ (8001be0 <rotate_motor+0x770>)
 8001ace:	f7fe fe89 	bl	80007e4 <__aeabi_ddiv>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	a339      	add	r3, pc, #228	@ (adr r3, 8001bc0 <rotate_motor+0x750>)
 8001adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae0:	f7fe fd56 	bl	8000590 <__aeabi_dmul>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	4b3c      	ldr	r3, [pc, #240]	@ (8001be4 <rotate_motor+0x774>)
 8001af2:	f7fe fb97 	bl	8000224 <__adddf3>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4610      	mov	r0, r2
 8001afc:	4619      	mov	r1, r3
 8001afe:	f7ff f809 	bl	8000b14 <__aeabi_d2uiz>
 8001b02:	4603      	mov	r3, r0
 8001b04:	b29c      	uxth	r4, r3
 8001b06:	4b39      	ldr	r3, [pc, #228]	@ (8001bec <rotate_motor+0x77c>)
 8001b08:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b0c:	335a      	adds	r3, #90	@ 0x5a
 8001b0e:	ee07 3a90 	vmov	s15, r3
 8001b12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b16:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b1a:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001bf0 <rotate_motor+0x780>
 8001b1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b2a:	ee17 3a90 	vmov	r3, s15
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	bfb8      	it	lt
 8001b32:	425b      	neglt	r3, r3
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe fcc1 	bl	80004bc <__aeabi_i2d>
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf4 <rotate_motor+0x784>)
 8001b40:	f7fe fd26 	bl	8000590 <__aeabi_dmul>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4610      	mov	r0, r2
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	f7fe ffe2 	bl	8000b14 <__aeabi_d2uiz>
 8001b50:	4603      	mov	r3, r0
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	461a      	mov	r2, r3
 8001b56:	4621      	mov	r1, r4
 8001b58:	4828      	ldr	r0, [pc, #160]	@ (8001bfc <rotate_motor+0x78c>)
 8001b5a:	f000 faf9 	bl	8002150 <servo_move>
    servo_move(&(servos[3]), SERVO_ID4_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(4, angle));
 8001b5e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6a:	dd49      	ble.n	8001c00 <rotate_motor+0x790>
 8001b6c:	6978      	ldr	r0, [r7, #20]
 8001b6e:	f7fe fcb7 	bl	80004e0 <__aeabi_f2d>
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	4b1a      	ldr	r3, [pc, #104]	@ (8001be0 <rotate_motor+0x770>)
 8001b78:	f7fe fe34 	bl	80007e4 <__aeabi_ddiv>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4610      	mov	r0, r2
 8001b82:	4619      	mov	r1, r3
 8001b84:	a314      	add	r3, pc, #80	@ (adr r3, 8001bd8 <rotate_motor+0x768>)
 8001b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8a:	f7fe fd01 	bl	8000590 <__aeabi_dmul>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	4610      	mov	r0, r2
 8001b94:	4619      	mov	r1, r3
 8001b96:	f04f 0200 	mov.w	r2, #0
 8001b9a:	4b12      	ldr	r3, [pc, #72]	@ (8001be4 <rotate_motor+0x774>)
 8001b9c:	f7fe fb42 	bl	8000224 <__adddf3>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4610      	mov	r0, r2
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f7fe ffb4 	bl	8000b14 <__aeabi_d2uiz>
 8001bac:	4603      	mov	r3, r0
 8001bae:	b29c      	uxth	r4, r3
 8001bb0:	e048      	b.n	8001c44 <rotate_motor+0x7d4>
 8001bb2:	bf00      	nop
 8001bb4:	f3af 8000 	nop.w
 8001bb8:	00000000 	.word	0x00000000
 8001bbc:	4076a000 	.word	0x4076a000
 8001bc0:	00000000 	.word	0x00000000
 8001bc4:	40772000 	.word	0x40772000
 8001bc8:	00000000 	.word	0x00000000
 8001bcc:	40786000 	.word	0x40786000
 8001bd0:	00000000 	.word	0x00000000
 8001bd4:	4076c000 	.word	0x4076c000
 8001bd8:	00000000 	.word	0x00000000
 8001bdc:	4077a000 	.word	0x4077a000
 8001be0:	40568000 	.word	0x40568000
 8001be4:	407f4000 	.word	0x407f4000
 8001be8:	40790000 	.word	0x40790000
 8001bec:	20000060 	.word	0x20000060
 8001bf0:	42b40000 	.word	0x42b40000
 8001bf4:	40080000 	.word	0x40080000
 8001bf8:	20000066 	.word	0x20000066
 8001bfc:	2000006c 	.word	0x2000006c
 8001c00:	6978      	ldr	r0, [r7, #20]
 8001c02:	f7fe fc6d 	bl	80004e0 <__aeabi_f2d>
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	4bd5      	ldr	r3, [pc, #852]	@ (8001f60 <rotate_motor+0xaf0>)
 8001c0c:	f7fe fdea 	bl	80007e4 <__aeabi_ddiv>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4610      	mov	r0, r2
 8001c16:	4619      	mov	r1, r3
 8001c18:	f04f 0200 	mov.w	r2, #0
 8001c1c:	4bd1      	ldr	r3, [pc, #836]	@ (8001f64 <rotate_motor+0xaf4>)
 8001c1e:	f7fe fcb7 	bl	8000590 <__aeabi_dmul>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	4610      	mov	r0, r2
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	4bce      	ldr	r3, [pc, #824]	@ (8001f68 <rotate_motor+0xaf8>)
 8001c30:	f7fe faf8 	bl	8000224 <__adddf3>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f7fe ff6a 	bl	8000b14 <__aeabi_d2uiz>
 8001c40:	4603      	mov	r3, r0
 8001c42:	b29c      	uxth	r4, r3
 8001c44:	4bc9      	ldr	r3, [pc, #804]	@ (8001f6c <rotate_motor+0xafc>)
 8001c46:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001c4a:	335a      	adds	r3, #90	@ 0x5a
 8001c4c:	ee07 3a90 	vmov	s15, r3
 8001c50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c54:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c58:	eddf 6ac5 	vldr	s13, [pc, #788]	@ 8001f70 <rotate_motor+0xb00>
 8001c5c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001c60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c68:	ee17 3a90 	vmov	r3, s15
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	bfb8      	it	lt
 8001c70:	425b      	neglt	r3, r3
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fc22 	bl	80004bc <__aeabi_i2d>
 8001c78:	f04f 0200 	mov.w	r2, #0
 8001c7c:	4bbd      	ldr	r3, [pc, #756]	@ (8001f74 <rotate_motor+0xb04>)
 8001c7e:	f7fe fc87 	bl	8000590 <__aeabi_dmul>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4610      	mov	r0, r2
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f7fe ff43 	bl	8000b14 <__aeabi_d2uiz>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	461a      	mov	r2, r3
 8001c94:	4621      	mov	r1, r4
 8001c96:	48b8      	ldr	r0, [pc, #736]	@ (8001f78 <rotate_motor+0xb08>)
 8001c98:	f000 fa5a 	bl	8002150 <servo_move>
 8001c9c:	e23a      	b.n	8002114 <rotate_motor+0xca4>
  } else if (base_vel.x_vel < 0 && base_vel.y_vel < 0 || base_vel.x_vel > 0 && base_vel.y_vel > 0) {  // quadrant 1 or 3
 8001c9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ca2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001caa:	d506      	bpl.n	8001cba <rotate_motor+0x84a>
 8001cac:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cb0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb8:	d40f      	bmi.n	8001cda <rotate_motor+0x86a>
 8001cba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc6:	f340 8225 	ble.w	8002114 <rotate_motor+0xca4>
 8001cca:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd6:	f340 821d 	ble.w	8002114 <rotate_motor+0xca4>
    if (angle < 0)
 8001cda:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce6:	d507      	bpl.n	8001cf8 <rotate_motor+0x888>
      angle += 180;
 8001ce8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cec:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8001f7c <rotate_motor+0xb0c>
 8001cf0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cf4:	edc7 7a05 	vstr	s15, [r7, #20]
    angle = 90 - angle;
 8001cf8:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8001f70 <rotate_motor+0xb00>
 8001cfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d04:	edc7 7a05 	vstr	s15, [r7, #20]

    servo_move(&(servos[0]), SERVO_ID1_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(1, angle));
 8001d08:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d14:	dd22      	ble.n	8001d5c <rotate_motor+0x8ec>
 8001d16:	6978      	ldr	r0, [r7, #20]
 8001d18:	f7fe fbe2 	bl	80004e0 <__aeabi_f2d>
 8001d1c:	f04f 0200 	mov.w	r2, #0
 8001d20:	4b8f      	ldr	r3, [pc, #572]	@ (8001f60 <rotate_motor+0xaf0>)
 8001d22:	f7fe fd5f 	bl	80007e4 <__aeabi_ddiv>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	a384      	add	r3, pc, #528	@ (adr r3, 8001f40 <rotate_motor+0xad0>)
 8001d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d34:	f7fe fc2c 	bl	8000590 <__aeabi_dmul>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	4b88      	ldr	r3, [pc, #544]	@ (8001f68 <rotate_motor+0xaf8>)
 8001d46:	f7fe fa6d 	bl	8000224 <__adddf3>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	4610      	mov	r0, r2
 8001d50:	4619      	mov	r1, r3
 8001d52:	f7fe fedf 	bl	8000b14 <__aeabi_d2uiz>
 8001d56:	4603      	mov	r3, r0
 8001d58:	b29c      	uxth	r4, r3
 8001d5a:	e021      	b.n	8001da0 <rotate_motor+0x930>
 8001d5c:	6978      	ldr	r0, [r7, #20]
 8001d5e:	f7fe fbbf 	bl	80004e0 <__aeabi_f2d>
 8001d62:	f04f 0200 	mov.w	r2, #0
 8001d66:	4b7e      	ldr	r3, [pc, #504]	@ (8001f60 <rotate_motor+0xaf0>)
 8001d68:	f7fe fd3c 	bl	80007e4 <__aeabi_ddiv>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	4610      	mov	r0, r2
 8001d72:	4619      	mov	r1, r3
 8001d74:	f04f 0200 	mov.w	r2, #0
 8001d78:	4b81      	ldr	r3, [pc, #516]	@ (8001f80 <rotate_motor+0xb10>)
 8001d7a:	f7fe fc09 	bl	8000590 <__aeabi_dmul>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4610      	mov	r0, r2
 8001d84:	4619      	mov	r1, r3
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	4b77      	ldr	r3, [pc, #476]	@ (8001f68 <rotate_motor+0xaf8>)
 8001d8c:	f7fe fa4a 	bl	8000224 <__adddf3>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4610      	mov	r0, r2
 8001d96:	4619      	mov	r1, r3
 8001d98:	f7fe febc 	bl	8000b14 <__aeabi_d2uiz>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	b29c      	uxth	r4, r3
 8001da0:	4b72      	ldr	r3, [pc, #456]	@ (8001f6c <rotate_motor+0xafc>)
 8001da2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001da6:	335a      	adds	r3, #90	@ 0x5a
 8001da8:	ee07 3a90 	vmov	s15, r3
 8001dac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001db0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001db4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8001f70 <rotate_motor+0xb00>
 8001db8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001dbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dc4:	ee17 3a90 	vmov	r3, s15
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	bfb8      	it	lt
 8001dcc:	425b      	neglt	r3, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe fb74 	bl	80004bc <__aeabi_i2d>
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	4b66      	ldr	r3, [pc, #408]	@ (8001f74 <rotate_motor+0xb04>)
 8001dda:	f7fe fbd9 	bl	8000590 <__aeabi_dmul>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7fe fe95 	bl	8000b14 <__aeabi_d2uiz>
 8001dea:	4603      	mov	r3, r0
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	461a      	mov	r2, r3
 8001df0:	4621      	mov	r1, r4
 8001df2:	485e      	ldr	r0, [pc, #376]	@ (8001f6c <rotate_motor+0xafc>)
 8001df4:	f000 f9ac 	bl	8002150 <servo_move>
    servo_move(&(servos[1]), SERVO_ID2_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(2, angle));
 8001df8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e04:	dd22      	ble.n	8001e4c <rotate_motor+0x9dc>
 8001e06:	6978      	ldr	r0, [r7, #20]
 8001e08:	f7fe fb6a 	bl	80004e0 <__aeabi_f2d>
 8001e0c:	f04f 0200 	mov.w	r2, #0
 8001e10:	4b53      	ldr	r3, [pc, #332]	@ (8001f60 <rotate_motor+0xaf0>)
 8001e12:	f7fe fce7 	bl	80007e4 <__aeabi_ddiv>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	a34a      	add	r3, pc, #296	@ (adr r3, 8001f48 <rotate_motor+0xad8>)
 8001e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e24:	f7fe fbb4 	bl	8000590 <__aeabi_dmul>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	4610      	mov	r0, r2
 8001e2e:	4619      	mov	r1, r3
 8001e30:	f04f 0200 	mov.w	r2, #0
 8001e34:	4b4c      	ldr	r3, [pc, #304]	@ (8001f68 <rotate_motor+0xaf8>)
 8001e36:	f7fe f9f5 	bl	8000224 <__adddf3>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
 8001e42:	f7fe fe67 	bl	8000b14 <__aeabi_d2uiz>
 8001e46:	4603      	mov	r3, r0
 8001e48:	b29c      	uxth	r4, r3
 8001e4a:	e021      	b.n	8001e90 <rotate_motor+0xa20>
 8001e4c:	6978      	ldr	r0, [r7, #20]
 8001e4e:	f7fe fb47 	bl	80004e0 <__aeabi_f2d>
 8001e52:	f04f 0200 	mov.w	r2, #0
 8001e56:	4b42      	ldr	r3, [pc, #264]	@ (8001f60 <rotate_motor+0xaf0>)
 8001e58:	f7fe fcc4 	bl	80007e4 <__aeabi_ddiv>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	a33a      	add	r3, pc, #232	@ (adr r3, 8001f50 <rotate_motor+0xae0>)
 8001e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6a:	f7fe fb91 	bl	8000590 <__aeabi_dmul>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	4610      	mov	r0, r2
 8001e74:	4619      	mov	r1, r3
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f68 <rotate_motor+0xaf8>)
 8001e7c:	f7fe f9d2 	bl	8000224 <__adddf3>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	4610      	mov	r0, r2
 8001e86:	4619      	mov	r1, r3
 8001e88:	f7fe fe44 	bl	8000b14 <__aeabi_d2uiz>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	b29c      	uxth	r4, r3
 8001e90:	4b36      	ldr	r3, [pc, #216]	@ (8001f6c <rotate_motor+0xafc>)
 8001e92:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e96:	335a      	adds	r3, #90	@ 0x5a
 8001e98:	ee07 3a90 	vmov	s15, r3
 8001e9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ea4:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001f70 <rotate_motor+0xb00>
 8001ea8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001eac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eb4:	ee17 3a90 	vmov	r3, s15
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	bfb8      	it	lt
 8001ebc:	425b      	neglt	r3, r3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fafc 	bl	80004bc <__aeabi_i2d>
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f74 <rotate_motor+0xb04>)
 8001eca:	f7fe fb61 	bl	8000590 <__aeabi_dmul>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f7fe fe1d 	bl	8000b14 <__aeabi_d2uiz>
 8001eda:	4603      	mov	r3, r0
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	461a      	mov	r2, r3
 8001ee0:	4621      	mov	r1, r4
 8001ee2:	4828      	ldr	r0, [pc, #160]	@ (8001f84 <rotate_motor+0xb14>)
 8001ee4:	f000 f934 	bl	8002150 <servo_move>
    servo_move(&(servos[2]), SERVO_ID3_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(3, angle));
 8001ee8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef4:	dd48      	ble.n	8001f88 <rotate_motor+0xb18>
 8001ef6:	6978      	ldr	r0, [r7, #20]
 8001ef8:	f7fe faf2 	bl	80004e0 <__aeabi_f2d>
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	4b17      	ldr	r3, [pc, #92]	@ (8001f60 <rotate_motor+0xaf0>)
 8001f02:	f7fe fc6f 	bl	80007e4 <__aeabi_ddiv>
 8001f06:	4602      	mov	r2, r0
 8001f08:	460b      	mov	r3, r1
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	a312      	add	r3, pc, #72	@ (adr r3, 8001f58 <rotate_motor+0xae8>)
 8001f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f14:	f7fe fb3c 	bl	8000590 <__aeabi_dmul>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <rotate_motor+0xaf8>)
 8001f26:	f7fe f97d 	bl	8000224 <__adddf3>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4619      	mov	r1, r3
 8001f32:	f7fe fdef 	bl	8000b14 <__aeabi_d2uiz>
 8001f36:	4603      	mov	r3, r0
 8001f38:	b29c      	uxth	r4, r3
 8001f3a:	e047      	b.n	8001fcc <rotate_motor+0xb5c>
 8001f3c:	f3af 8000 	nop.w
 8001f40:	00000000 	.word	0x00000000
 8001f44:	4076a000 	.word	0x4076a000
 8001f48:	00000000 	.word	0x00000000
 8001f4c:	40772000 	.word	0x40772000
 8001f50:	00000000 	.word	0x00000000
 8001f54:	40786000 	.word	0x40786000
 8001f58:	00000000 	.word	0x00000000
 8001f5c:	4076c000 	.word	0x4076c000
 8001f60:	40568000 	.word	0x40568000
 8001f64:	40768000 	.word	0x40768000
 8001f68:	407f4000 	.word	0x407f4000
 8001f6c:	20000060 	.word	0x20000060
 8001f70:	42b40000 	.word	0x42b40000
 8001f74:	40080000 	.word	0x40080000
 8001f78:	20000072 	.word	0x20000072
 8001f7c:	43340000 	.word	0x43340000
 8001f80:	40790000 	.word	0x40790000
 8001f84:	20000066 	.word	0x20000066
 8001f88:	6978      	ldr	r0, [r7, #20]
 8001f8a:	f7fe faa9 	bl	80004e0 <__aeabi_f2d>
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	4b67      	ldr	r3, [pc, #412]	@ (8002130 <rotate_motor+0xcc0>)
 8001f94:	f7fe fc26 	bl	80007e4 <__aeabi_ddiv>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	a35f      	add	r3, pc, #380	@ (adr r3, 8002120 <rotate_motor+0xcb0>)
 8001fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa6:	f7fe faf3 	bl	8000590 <__aeabi_dmul>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4610      	mov	r0, r2
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	4b5f      	ldr	r3, [pc, #380]	@ (8002134 <rotate_motor+0xcc4>)
 8001fb8:	f7fe f934 	bl	8000224 <__adddf3>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f7fe fda6 	bl	8000b14 <__aeabi_d2uiz>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	b29c      	uxth	r4, r3
 8001fcc:	4b5a      	ldr	r3, [pc, #360]	@ (8002138 <rotate_motor+0xcc8>)
 8001fce:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001fd2:	335a      	adds	r3, #90	@ 0x5a
 8001fd4:	ee07 3a90 	vmov	s15, r3
 8001fd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fe0:	eddf 6a56 	vldr	s13, [pc, #344]	@ 800213c <rotate_motor+0xccc>
 8001fe4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ff0:	ee17 3a90 	vmov	r3, s15
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bfb8      	it	lt
 8001ff8:	425b      	neglt	r3, r3
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7fe fa5e 	bl	80004bc <__aeabi_i2d>
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	4b4e      	ldr	r3, [pc, #312]	@ (8002140 <rotate_motor+0xcd0>)
 8002006:	f7fe fac3 	bl	8000590 <__aeabi_dmul>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	4610      	mov	r0, r2
 8002010:	4619      	mov	r1, r3
 8002012:	f7fe fd7f 	bl	8000b14 <__aeabi_d2uiz>
 8002016:	4603      	mov	r3, r0
 8002018:	b29b      	uxth	r3, r3
 800201a:	461a      	mov	r2, r3
 800201c:	4621      	mov	r1, r4
 800201e:	4849      	ldr	r0, [pc, #292]	@ (8002144 <rotate_motor+0xcd4>)
 8002020:	f000 f896 	bl	8002150 <servo_move>
    servo_move(&(servos[3]), SERVO_ID4_ANGLE_TO_POS(angle), SHORTEST_TIME_ROTATE(4, angle));
 8002024:	edd7 7a05 	vldr	s15, [r7, #20]
 8002028:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800202c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002030:	dd22      	ble.n	8002078 <rotate_motor+0xc08>
 8002032:	6978      	ldr	r0, [r7, #20]
 8002034:	f7fe fa54 	bl	80004e0 <__aeabi_f2d>
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	4b3c      	ldr	r3, [pc, #240]	@ (8002130 <rotate_motor+0xcc0>)
 800203e:	f7fe fbd1 	bl	80007e4 <__aeabi_ddiv>
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	a337      	add	r3, pc, #220	@ (adr r3, 8002128 <rotate_motor+0xcb8>)
 800204c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002050:	f7fe fa9e 	bl	8000590 <__aeabi_dmul>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	4610      	mov	r0, r2
 800205a:	4619      	mov	r1, r3
 800205c:	f04f 0200 	mov.w	r2, #0
 8002060:	4b34      	ldr	r3, [pc, #208]	@ (8002134 <rotate_motor+0xcc4>)
 8002062:	f7fe f8df 	bl	8000224 <__adddf3>
 8002066:	4602      	mov	r2, r0
 8002068:	460b      	mov	r3, r1
 800206a:	4610      	mov	r0, r2
 800206c:	4619      	mov	r1, r3
 800206e:	f7fe fd51 	bl	8000b14 <__aeabi_d2uiz>
 8002072:	4603      	mov	r3, r0
 8002074:	b29c      	uxth	r4, r3
 8002076:	e021      	b.n	80020bc <rotate_motor+0xc4c>
 8002078:	6978      	ldr	r0, [r7, #20]
 800207a:	f7fe fa31 	bl	80004e0 <__aeabi_f2d>
 800207e:	f04f 0200 	mov.w	r2, #0
 8002082:	4b2b      	ldr	r3, [pc, #172]	@ (8002130 <rotate_motor+0xcc0>)
 8002084:	f7fe fbae 	bl	80007e4 <__aeabi_ddiv>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	4610      	mov	r0, r2
 800208e:	4619      	mov	r1, r3
 8002090:	f04f 0200 	mov.w	r2, #0
 8002094:	4b2c      	ldr	r3, [pc, #176]	@ (8002148 <rotate_motor+0xcd8>)
 8002096:	f7fe fa7b 	bl	8000590 <__aeabi_dmul>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4610      	mov	r0, r2
 80020a0:	4619      	mov	r1, r3
 80020a2:	f04f 0200 	mov.w	r2, #0
 80020a6:	4b23      	ldr	r3, [pc, #140]	@ (8002134 <rotate_motor+0xcc4>)
 80020a8:	f7fe f8bc 	bl	8000224 <__adddf3>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	4610      	mov	r0, r2
 80020b2:	4619      	mov	r1, r3
 80020b4:	f7fe fd2e 	bl	8000b14 <__aeabi_d2uiz>
 80020b8:	4603      	mov	r3, r0
 80020ba:	b29c      	uxth	r4, r3
 80020bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002138 <rotate_motor+0xcc8>)
 80020be:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80020c2:	335a      	adds	r3, #90	@ 0x5a
 80020c4:	ee07 3a90 	vmov	s15, r3
 80020c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80020d0:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800213c <rotate_motor+0xccc>
 80020d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80020d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020e0:	ee17 3a90 	vmov	r3, s15
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	bfb8      	it	lt
 80020e8:	425b      	neglt	r3, r3
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe f9e6 	bl	80004bc <__aeabi_i2d>
 80020f0:	f04f 0200 	mov.w	r2, #0
 80020f4:	4b12      	ldr	r3, [pc, #72]	@ (8002140 <rotate_motor+0xcd0>)
 80020f6:	f7fe fa4b 	bl	8000590 <__aeabi_dmul>
 80020fa:	4602      	mov	r2, r0
 80020fc:	460b      	mov	r3, r1
 80020fe:	4610      	mov	r0, r2
 8002100:	4619      	mov	r1, r3
 8002102:	f7fe fd07 	bl	8000b14 <__aeabi_d2uiz>
 8002106:	4603      	mov	r3, r0
 8002108:	b29b      	uxth	r3, r3
 800210a:	461a      	mov	r2, r3
 800210c:	4621      	mov	r1, r4
 800210e:	480f      	ldr	r0, [pc, #60]	@ (800214c <rotate_motor+0xcdc>)
 8002110:	f000 f81e 	bl	8002150 <servo_move>
  }
}
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bdb0      	pop	{r4, r5, r7, pc}
 800211a:	bf00      	nop
 800211c:	f3af 8000 	nop.w
 8002120:	00000000 	.word	0x00000000
 8002124:	40772000 	.word	0x40772000
 8002128:	00000000 	.word	0x00000000
 800212c:	4077a000 	.word	0x4077a000
 8002130:	40568000 	.word	0x40568000
 8002134:	407f4000 	.word	0x407f4000
 8002138:	20000060 	.word	0x20000060
 800213c:	42b40000 	.word	0x42b40000
 8002140:	40080000 	.word	0x40080000
 8002144:	2000006c 	.word	0x2000006c
 8002148:	40768000 	.word	0x40768000
 800214c:	20000072 	.word	0x20000072

08002150 <servo_move>:
  HAL_UART_Transmit(&huart4, send_buffer, sizeof(send_buffer), 0xFFFF);
  HAL_UART_Receive(&huart4, receive_buffer, sizeof(receive_buffer), 0xFFFF);
  target_servo->current_pos = (receive_buffer[8] << 8) + receive_buffer[7];
}

void servo_move(HTD45H_Servo* target_servo, uint16_t target_pos, uint16_t time) {
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	460b      	mov	r3, r1
 800215a:	807b      	strh	r3, [r7, #2]
 800215c:	4613      	mov	r3, r2
 800215e:	803b      	strh	r3, [r7, #0]
  uint8_t send_buffer[10];
  send_buffer[0] = send_buffer[1] = FRAME_HEADER;
 8002160:	2355      	movs	r3, #85	@ 0x55
 8002162:	737b      	strb	r3, [r7, #13]
 8002164:	7b7b      	ldrb	r3, [r7, #13]
 8002166:	733b      	strb	r3, [r7, #12]
  send_buffer[2] = 0x01 * 3 + 5;
 8002168:	2308      	movs	r3, #8
 800216a:	73bb      	strb	r3, [r7, #14]
  send_buffer[3] = CMD_SERVO_MOVE;
 800216c:	2303      	movs	r3, #3
 800216e:	73fb      	strb	r3, [r7, #15]
  send_buffer[4] = 0x01;
 8002170:	2301      	movs	r3, #1
 8002172:	743b      	strb	r3, [r7, #16]
  send_buffer[5] = GET_LOW_BYTE(time);
 8002174:	883b      	ldrh	r3, [r7, #0]
 8002176:	b2db      	uxtb	r3, r3
 8002178:	747b      	strb	r3, [r7, #17]
  send_buffer[6] = GET_HIGH_BYTE(time);
 800217a:	883b      	ldrh	r3, [r7, #0]
 800217c:	0a1b      	lsrs	r3, r3, #8
 800217e:	b29b      	uxth	r3, r3
 8002180:	b2db      	uxtb	r3, r3
 8002182:	74bb      	strb	r3, [r7, #18]
  send_buffer[7] = target_servo->servo_id;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	74fb      	strb	r3, [r7, #19]
  send_buffer[8] = GET_LOW_BYTE(target_pos);
 800218a:	887b      	ldrh	r3, [r7, #2]
 800218c:	b2db      	uxtb	r3, r3
 800218e:	753b      	strb	r3, [r7, #20]
  send_buffer[9] = GET_HIGH_BYTE(target_pos);
 8002190:	887b      	ldrh	r3, [r7, #2]
 8002192:	0a1b      	lsrs	r3, r3, #8
 8002194:	b29b      	uxth	r3, r3
 8002196:	b2db      	uxtb	r3, r3
 8002198:	757b      	strb	r3, [r7, #21]
  HAL_UART_Transmit(&huart4, send_buffer, sizeof(send_buffer), 0xFFFF);
 800219a:	f107 010c 	add.w	r1, r7, #12
 800219e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021a2:	220a      	movs	r2, #10
 80021a4:	48ce      	ldr	r0, [pc, #824]	@ (80024e0 <servo_move+0x390>)
 80021a6:	f003 fddf 	bl	8005d68 <HAL_UART_Transmit>
  target_servo->current_pos = target_pos;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	887a      	ldrh	r2, [r7, #2]
 80021ae:	805a      	strh	r2, [r3, #2]

  switch (target_servo->servo_id) {
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	2b05      	cmp	r3, #5
 80021b8:	f200 81a6 	bhi.w	8002508 <servo_move+0x3b8>
 80021bc:	a201      	add	r2, pc, #4	@ (adr r2, 80021c4 <servo_move+0x74>)
 80021be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c2:	bf00      	nop
 80021c4:	080021dd 	.word	0x080021dd
 80021c8:	0800225d 	.word	0x0800225d
 80021cc:	080022dd 	.word	0x080022dd
 80021d0:	0800235d 	.word	0x0800235d
 80021d4:	080023dd 	.word	0x080023dd
 80021d8:	0800245d 	.word	0x0800245d
    case 1:
      target_servo->current_degree = SERVO_ID1_POS_TO_ANGLE(target_pos);
 80021dc:	887b      	ldrh	r3, [r7, #2]
 80021de:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80021e2:	d91c      	bls.n	800221e <servo_move+0xce>
 80021e4:	887b      	ldrh	r3, [r7, #2]
 80021e6:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe f966 	bl	80004bc <__aeabi_i2d>
 80021f0:	f04f 0200 	mov.w	r2, #0
 80021f4:	4bbb      	ldr	r3, [pc, #748]	@ (80024e4 <servo_move+0x394>)
 80021f6:	f7fe f9cb 	bl	8000590 <__aeabi_dmul>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	4610      	mov	r0, r2
 8002200:	4619      	mov	r1, r3
 8002202:	a3a7      	add	r3, pc, #668	@ (adr r3, 80024a0 <servo_move+0x350>)
 8002204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002208:	f7fe faec 	bl	80007e4 <__aeabi_ddiv>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4610      	mov	r0, r2
 8002212:	4619      	mov	r1, r3
 8002214:	f7fe fc56 	bl	8000ac4 <__aeabi_d2iz>
 8002218:	4603      	mov	r3, r0
 800221a:	b21b      	sxth	r3, r3
 800221c:	e01b      	b.n	8002256 <servo_move+0x106>
 800221e:	887b      	ldrh	r3, [r7, #2]
 8002220:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe f949 	bl	80004bc <__aeabi_i2d>
 800222a:	f04f 0200 	mov.w	r2, #0
 800222e:	4bae      	ldr	r3, [pc, #696]	@ (80024e8 <servo_move+0x398>)
 8002230:	f7fe f9ae 	bl	8000590 <__aeabi_dmul>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	4610      	mov	r0, r2
 800223a:	4619      	mov	r1, r3
 800223c:	f04f 0200 	mov.w	r2, #0
 8002240:	4baa      	ldr	r3, [pc, #680]	@ (80024ec <servo_move+0x39c>)
 8002242:	f7fe facf 	bl	80007e4 <__aeabi_ddiv>
 8002246:	4602      	mov	r2, r0
 8002248:	460b      	mov	r3, r1
 800224a:	4610      	mov	r0, r2
 800224c:	4619      	mov	r1, r3
 800224e:	f7fe fc39 	bl	8000ac4 <__aeabi_d2iz>
 8002252:	4603      	mov	r3, r0
 8002254:	b21b      	sxth	r3, r3
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	8093      	strh	r3, [r2, #4]
      break;
 800225a:	e156      	b.n	800250a <servo_move+0x3ba>
    case 2:
      target_servo->current_degree = SERVO_ID2_POS_TO_ANGLE(target_pos);
 800225c:	887b      	ldrh	r3, [r7, #2]
 800225e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002262:	d91c      	bls.n	800229e <servo_move+0x14e>
 8002264:	887b      	ldrh	r3, [r7, #2]
 8002266:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800226a:	4618      	mov	r0, r3
 800226c:	f7fe f926 	bl	80004bc <__aeabi_i2d>
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	4b9b      	ldr	r3, [pc, #620]	@ (80024e4 <servo_move+0x394>)
 8002276:	f7fe f98b 	bl	8000590 <__aeabi_dmul>
 800227a:	4602      	mov	r2, r0
 800227c:	460b      	mov	r3, r1
 800227e:	4610      	mov	r0, r2
 8002280:	4619      	mov	r1, r3
 8002282:	a389      	add	r3, pc, #548	@ (adr r3, 80024a8 <servo_move+0x358>)
 8002284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002288:	f7fe faac 	bl	80007e4 <__aeabi_ddiv>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	4610      	mov	r0, r2
 8002292:	4619      	mov	r1, r3
 8002294:	f7fe fc16 	bl	8000ac4 <__aeabi_d2iz>
 8002298:	4603      	mov	r3, r0
 800229a:	b21b      	sxth	r3, r3
 800229c:	e01b      	b.n	80022d6 <servo_move+0x186>
 800229e:	887b      	ldrh	r3, [r7, #2]
 80022a0:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7fe f909 	bl	80004bc <__aeabi_i2d>
 80022aa:	f04f 0200 	mov.w	r2, #0
 80022ae:	4b8e      	ldr	r3, [pc, #568]	@ (80024e8 <servo_move+0x398>)
 80022b0:	f7fe f96e 	bl	8000590 <__aeabi_dmul>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	4610      	mov	r0, r2
 80022ba:	4619      	mov	r1, r3
 80022bc:	a37c      	add	r3, pc, #496	@ (adr r3, 80024b0 <servo_move+0x360>)
 80022be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c2:	f7fe fa8f 	bl	80007e4 <__aeabi_ddiv>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4610      	mov	r0, r2
 80022cc:	4619      	mov	r1, r3
 80022ce:	f7fe fbf9 	bl	8000ac4 <__aeabi_d2iz>
 80022d2:	4603      	mov	r3, r0
 80022d4:	b21b      	sxth	r3, r3
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	8093      	strh	r3, [r2, #4]
      break;
 80022da:	e116      	b.n	800250a <servo_move+0x3ba>
    case 3:
      target_servo->current_degree = SERVO_ID3_POS_TO_ANGLE(target_pos);
 80022dc:	887b      	ldrh	r3, [r7, #2]
 80022de:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80022e2:	d91c      	bls.n	800231e <servo_move+0x1ce>
 80022e4:	887b      	ldrh	r3, [r7, #2]
 80022e6:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe f8e6 	bl	80004bc <__aeabi_i2d>
 80022f0:	f04f 0200 	mov.w	r2, #0
 80022f4:	4b7b      	ldr	r3, [pc, #492]	@ (80024e4 <servo_move+0x394>)
 80022f6:	f7fe f94b 	bl	8000590 <__aeabi_dmul>
 80022fa:	4602      	mov	r2, r0
 80022fc:	460b      	mov	r3, r1
 80022fe:	4610      	mov	r0, r2
 8002300:	4619      	mov	r1, r3
 8002302:	a36d      	add	r3, pc, #436	@ (adr r3, 80024b8 <servo_move+0x368>)
 8002304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002308:	f7fe fa6c 	bl	80007e4 <__aeabi_ddiv>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4610      	mov	r0, r2
 8002312:	4619      	mov	r1, r3
 8002314:	f7fe fbd6 	bl	8000ac4 <__aeabi_d2iz>
 8002318:	4603      	mov	r3, r0
 800231a:	b21b      	sxth	r3, r3
 800231c:	e01b      	b.n	8002356 <servo_move+0x206>
 800231e:	887b      	ldrh	r3, [r7, #2]
 8002320:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 8002324:	4618      	mov	r0, r3
 8002326:	f7fe f8c9 	bl	80004bc <__aeabi_i2d>
 800232a:	f04f 0200 	mov.w	r2, #0
 800232e:	4b6e      	ldr	r3, [pc, #440]	@ (80024e8 <servo_move+0x398>)
 8002330:	f7fe f92e 	bl	8000590 <__aeabi_dmul>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4610      	mov	r0, r2
 800233a:	4619      	mov	r1, r3
 800233c:	a360      	add	r3, pc, #384	@ (adr r3, 80024c0 <servo_move+0x370>)
 800233e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002342:	f7fe fa4f 	bl	80007e4 <__aeabi_ddiv>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	f7fe fbb9 	bl	8000ac4 <__aeabi_d2iz>
 8002352:	4603      	mov	r3, r0
 8002354:	b21b      	sxth	r3, r3
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	8093      	strh	r3, [r2, #4]
      break;
 800235a:	e0d6      	b.n	800250a <servo_move+0x3ba>
    case 4:
      target_servo->current_degree = SERVO_ID4_POS_TO_ANGLE(target_pos);
 800235c:	887b      	ldrh	r3, [r7, #2]
 800235e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002362:	d91c      	bls.n	800239e <servo_move+0x24e>
 8002364:	887b      	ldrh	r3, [r7, #2]
 8002366:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800236a:	4618      	mov	r0, r3
 800236c:	f7fe f8a6 	bl	80004bc <__aeabi_i2d>
 8002370:	f04f 0200 	mov.w	r2, #0
 8002374:	4b5b      	ldr	r3, [pc, #364]	@ (80024e4 <servo_move+0x394>)
 8002376:	f7fe f90b 	bl	8000590 <__aeabi_dmul>
 800237a:	4602      	mov	r2, r0
 800237c:	460b      	mov	r3, r1
 800237e:	4610      	mov	r0, r2
 8002380:	4619      	mov	r1, r3
 8002382:	a351      	add	r3, pc, #324	@ (adr r3, 80024c8 <servo_move+0x378>)
 8002384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002388:	f7fe fa2c 	bl	80007e4 <__aeabi_ddiv>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4610      	mov	r0, r2
 8002392:	4619      	mov	r1, r3
 8002394:	f7fe fb96 	bl	8000ac4 <__aeabi_d2iz>
 8002398:	4603      	mov	r3, r0
 800239a:	b21b      	sxth	r3, r3
 800239c:	e01b      	b.n	80023d6 <servo_move+0x286>
 800239e:	887b      	ldrh	r3, [r7, #2]
 80023a0:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7fe f889 	bl	80004bc <__aeabi_i2d>
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	4b4e      	ldr	r3, [pc, #312]	@ (80024e8 <servo_move+0x398>)
 80023b0:	f7fe f8ee 	bl	8000590 <__aeabi_dmul>
 80023b4:	4602      	mov	r2, r0
 80023b6:	460b      	mov	r3, r1
 80023b8:	4610      	mov	r0, r2
 80023ba:	4619      	mov	r1, r3
 80023bc:	f04f 0200 	mov.w	r2, #0
 80023c0:	4b4b      	ldr	r3, [pc, #300]	@ (80024f0 <servo_move+0x3a0>)
 80023c2:	f7fe fa0f 	bl	80007e4 <__aeabi_ddiv>
 80023c6:	4602      	mov	r2, r0
 80023c8:	460b      	mov	r3, r1
 80023ca:	4610      	mov	r0, r2
 80023cc:	4619      	mov	r1, r3
 80023ce:	f7fe fb79 	bl	8000ac4 <__aeabi_d2iz>
 80023d2:	4603      	mov	r3, r0
 80023d4:	b21b      	sxth	r3, r3
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	8093      	strh	r3, [r2, #4]
      break;
 80023da:	e096      	b.n	800250a <servo_move+0x3ba>
    case 5:
      target_servo->current_degree = SERVO_ID5_POS_TO_ANGLE(target_pos);
 80023dc:	887b      	ldrh	r3, [r7, #2]
 80023de:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80023e2:	d91c      	bls.n	800241e <servo_move+0x2ce>
 80023e4:	887b      	ldrh	r3, [r7, #2]
 80023e6:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7fe f866 	bl	80004bc <__aeabi_i2d>
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	4b3b      	ldr	r3, [pc, #236]	@ (80024e4 <servo_move+0x394>)
 80023f6:	f7fe f8cb 	bl	8000590 <__aeabi_dmul>
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4610      	mov	r0, r2
 8002400:	4619      	mov	r1, r3
 8002402:	a333      	add	r3, pc, #204	@ (adr r3, 80024d0 <servo_move+0x380>)
 8002404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002408:	f7fe f9ec 	bl	80007e4 <__aeabi_ddiv>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	4610      	mov	r0, r2
 8002412:	4619      	mov	r1, r3
 8002414:	f7fe fb56 	bl	8000ac4 <__aeabi_d2iz>
 8002418:	4603      	mov	r3, r0
 800241a:	b21b      	sxth	r3, r3
 800241c:	e01b      	b.n	8002456 <servo_move+0x306>
 800241e:	887b      	ldrh	r3, [r7, #2]
 8002420:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 8002424:	4618      	mov	r0, r3
 8002426:	f7fe f849 	bl	80004bc <__aeabi_i2d>
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	4b31      	ldr	r3, [pc, #196]	@ (80024f4 <servo_move+0x3a4>)
 8002430:	f7fe f8ae 	bl	8000590 <__aeabi_dmul>
 8002434:	4602      	mov	r2, r0
 8002436:	460b      	mov	r3, r1
 8002438:	4610      	mov	r0, r2
 800243a:	4619      	mov	r1, r3
 800243c:	a326      	add	r3, pc, #152	@ (adr r3, 80024d8 <servo_move+0x388>)
 800243e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002442:	f7fe f9cf 	bl	80007e4 <__aeabi_ddiv>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	4610      	mov	r0, r2
 800244c:	4619      	mov	r1, r3
 800244e:	f7fe fb39 	bl	8000ac4 <__aeabi_d2iz>
 8002452:	4603      	mov	r3, r0
 8002454:	b21b      	sxth	r3, r3
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	8093      	strh	r3, [r2, #4]
      break;
 800245a:	e056      	b.n	800250a <servo_move+0x3ba>
    case 6:
      target_servo->current_degree = SERVO_ID6_POS_TO_ANGLE(target_pos);
 800245c:	887b      	ldrh	r3, [r7, #2]
 800245e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002462:	d84d      	bhi.n	8002500 <servo_move+0x3b0>
 8002464:	887b      	ldrh	r3, [r7, #2]
 8002466:	f5c3 73fa 	rsb	r3, r3, #500	@ 0x1f4
 800246a:	4618      	mov	r0, r3
 800246c:	f7fe f826 	bl	80004bc <__aeabi_i2d>
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <servo_move+0x3a8>)
 8002476:	f7fe f88b 	bl	8000590 <__aeabi_dmul>
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	4610      	mov	r0, r2
 8002480:	4619      	mov	r1, r3
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	4b1d      	ldr	r3, [pc, #116]	@ (80024fc <servo_move+0x3ac>)
 8002488:	f7fe f9ac 	bl	80007e4 <__aeabi_ddiv>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	4610      	mov	r0, r2
 8002492:	4619      	mov	r1, r3
 8002494:	f7fe fb16 	bl	8000ac4 <__aeabi_d2iz>
 8002498:	4603      	mov	r3, r0
 800249a:	b21a      	sxth	r2, r3
 800249c:	e031      	b.n	8002502 <servo_move+0x3b2>
 800249e:	bf00      	nop
 80024a0:	00000000 	.word	0x00000000
 80024a4:	4076a000 	.word	0x4076a000
 80024a8:	00000000 	.word	0x00000000
 80024ac:	40772000 	.word	0x40772000
 80024b0:	00000000 	.word	0x00000000
 80024b4:	c0786000 	.word	0xc0786000
 80024b8:	00000000 	.word	0x00000000
 80024bc:	4076c000 	.word	0x4076c000
 80024c0:	00000000 	.word	0x00000000
 80024c4:	c0772000 	.word	0xc0772000
 80024c8:	00000000 	.word	0x00000000
 80024cc:	4077a000 	.word	0x4077a000
 80024d0:	00000000 	.word	0x00000000
 80024d4:	40786000 	.word	0x40786000
 80024d8:	00000000 	.word	0x00000000
 80024dc:	c0554000 	.word	0xc0554000
 80024e0:	20000290 	.word	0x20000290
 80024e4:	40568000 	.word	0x40568000
 80024e8:	c0568000 	.word	0xc0568000
 80024ec:	c0790000 	.word	0xc0790000
 80024f0:	c0768000 	.word	0xc0768000
 80024f4:	c0240000 	.word	0xc0240000
 80024f8:	c03e0000 	.word	0xc03e0000
 80024fc:	c05e0000 	.word	0xc05e0000
 8002500:	2200      	movs	r2, #0
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	809a      	strh	r2, [r3, #4]
      break;
 8002506:	e000      	b.n	800250a <servo_move+0x3ba>
    default:
      break;
 8002508:	bf00      	nop
  }
}
 800250a:	bf00      	nop
 800250c:	3718      	adds	r7, #24
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop

08002514 <servo_reset_all>:
uint16_t servo_get_current_pos(HTD45H_Servo* target_servo) {
  servo_update_current_pos(target_servo);
  return target_servo->current_pos;
}

void servo_reset_all(void) {
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
  for (int i = 0; i < 6; i++)
 800251a:	2300      	movs	r3, #0
 800251c:	607b      	str	r3, [r7, #4]
 800251e:	e010      	b.n	8002542 <servo_reset_all+0x2e>
    servo_move(&(servos[i]), INITIAL_POS, 500);
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	4413      	add	r3, r2
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	4a0a      	ldr	r2, [pc, #40]	@ (8002554 <servo_reset_all+0x40>)
 800252c:	4413      	add	r3, r2
 800252e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002532:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff fe0a 	bl	8002150 <servo_move>
  for (int i = 0; i < 6; i++)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3301      	adds	r3, #1
 8002540:	607b      	str	r3, [r7, #4]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b05      	cmp	r3, #5
 8002546:	ddeb      	ble.n	8002520 <servo_reset_all+0xc>
 8002548:	bf00      	nop
 800254a:	bf00      	nop
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000060 	.word	0x20000060

08002558 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800255e:	4b0f      	ldr	r3, [pc, #60]	@ (800259c <HAL_MspInit+0x44>)
 8002560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002562:	4a0e      	ldr	r2, [pc, #56]	@ (800259c <HAL_MspInit+0x44>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	6613      	str	r3, [r2, #96]	@ 0x60
 800256a:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <HAL_MspInit+0x44>)
 800256c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	607b      	str	r3, [r7, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002576:	4b09      	ldr	r3, [pc, #36]	@ (800259c <HAL_MspInit+0x44>)
 8002578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800257a:	4a08      	ldr	r2, [pc, #32]	@ (800259c <HAL_MspInit+0x44>)
 800257c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002580:	6593      	str	r3, [r2, #88]	@ 0x58
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <HAL_MspInit+0x44>)
 8002584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800258a:	603b      	str	r3, [r7, #0]
 800258c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800258e:	f001 f921 	bl	80037d4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40021000 	.word	0x40021000

080025a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025a4:	bf00      	nop
 80025a6:	e7fd      	b.n	80025a4 <NMI_Handler+0x4>

080025a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025ac:	bf00      	nop
 80025ae:	e7fd      	b.n	80025ac <HardFault_Handler+0x4>

080025b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025b4:	bf00      	nop
 80025b6:	e7fd      	b.n	80025b4 <MemManage_Handler+0x4>

080025b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025bc:	bf00      	nop
 80025be:	e7fd      	b.n	80025bc <BusFault_Handler+0x4>

080025c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025c4:	bf00      	nop
 80025c6:	e7fd      	b.n	80025c4 <UsageFault_Handler+0x4>

080025c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025cc:	bf00      	nop
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr

080025d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025d6:	b480      	push	{r7}
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025f6:	f000 fd8b 	bl	8003110 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
	...

08002600 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002604:	4b06      	ldr	r3, [pc, #24]	@ (8002620 <SystemInit+0x20>)
 8002606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800260a:	4a05      	ldr	r2, [pc, #20]	@ (8002620 <SystemInit+0x20>)
 800260c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002610:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08c      	sub	sp, #48	@ 0x30
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800262a:	f107 030c 	add.w	r3, r7, #12
 800262e:	2224      	movs	r2, #36	@ 0x24
 8002630:	2100      	movs	r1, #0
 8002632:	4618      	mov	r0, r3
 8002634:	f004 fa44 	bl	8006ac0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002638:	463b      	mov	r3, r7
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	605a      	str	r2, [r3, #4]
 8002640:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002642:	4b23      	ldr	r3, [pc, #140]	@ (80026d0 <MX_TIM1_Init+0xac>)
 8002644:	4a23      	ldr	r2, [pc, #140]	@ (80026d4 <MX_TIM1_Init+0xb0>)
 8002646:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002648:	4b21      	ldr	r3, [pc, #132]	@ (80026d0 <MX_TIM1_Init+0xac>)
 800264a:	2200      	movs	r2, #0
 800264c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800264e:	4b20      	ldr	r3, [pc, #128]	@ (80026d0 <MX_TIM1_Init+0xac>)
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002654:	4b1e      	ldr	r3, [pc, #120]	@ (80026d0 <MX_TIM1_Init+0xac>)
 8002656:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800265a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800265c:	4b1c      	ldr	r3, [pc, #112]	@ (80026d0 <MX_TIM1_Init+0xac>)
 800265e:	2200      	movs	r2, #0
 8002660:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002662:	4b1b      	ldr	r3, [pc, #108]	@ (80026d0 <MX_TIM1_Init+0xac>)
 8002664:	2200      	movs	r2, #0
 8002666:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002668:	4b19      	ldr	r3, [pc, #100]	@ (80026d0 <MX_TIM1_Init+0xac>)
 800266a:	2280      	movs	r2, #128	@ 0x80
 800266c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800266e:	2303      	movs	r3, #3
 8002670:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002672:	2300      	movs	r3, #0
 8002674:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002676:	2301      	movs	r3, #1
 8002678:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800267a:	2300      	movs	r3, #0
 800267c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800267e:	230a      	movs	r3, #10
 8002680:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002682:	2300      	movs	r3, #0
 8002684:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002686:	2301      	movs	r3, #1
 8002688:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800268a:	2300      	movs	r3, #0
 800268c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 800268e:	230a      	movs	r3, #10
 8002690:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002692:	f107 030c 	add.w	r3, r7, #12
 8002696:	4619      	mov	r1, r3
 8002698:	480d      	ldr	r0, [pc, #52]	@ (80026d0 <MX_TIM1_Init+0xac>)
 800269a:	f002 fa6b 	bl	8004b74 <HAL_TIM_Encoder_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80026a4:	f7fe fedd 	bl	8001462 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a8:	2300      	movs	r3, #0
 80026aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026ac:	2300      	movs	r3, #0
 80026ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026b0:	2300      	movs	r3, #0
 80026b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026b4:	463b      	mov	r3, r7
 80026b6:	4619      	mov	r1, r3
 80026b8:	4805      	ldr	r0, [pc, #20]	@ (80026d0 <MX_TIM1_Init+0xac>)
 80026ba:	f003 fa6f 	bl	8005b9c <HAL_TIMEx_MasterConfigSynchronization>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80026c4:	f7fe fecd 	bl	8001462 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80026c8:	bf00      	nop
 80026ca:	3730      	adds	r7, #48	@ 0x30
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	200000c8 	.word	0x200000c8
 80026d4:	40012c00 	.word	0x40012c00

080026d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08e      	sub	sp, #56	@ 0x38
 80026dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]
 80026e8:	609a      	str	r2, [r3, #8]
 80026ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ec:	f107 031c 	add.w	r3, r7, #28
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026f8:	463b      	mov	r3, r7
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	611a      	str	r2, [r3, #16]
 8002706:	615a      	str	r2, [r3, #20]
 8002708:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800270a:	4b2d      	ldr	r3, [pc, #180]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 800270c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002710:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002712:	4b2b      	ldr	r3, [pc, #172]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 8002714:	2200      	movs	r2, #0
 8002716:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002718:	4b29      	ldr	r3, [pc, #164]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16800;
 800271e:	4b28      	ldr	r3, [pc, #160]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 8002720:	f244 12a0 	movw	r2, #16800	@ 0x41a0
 8002724:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002726:	4b26      	ldr	r3, [pc, #152]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 8002728:	2200      	movs	r2, #0
 800272a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800272c:	4b24      	ldr	r3, [pc, #144]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 800272e:	2280      	movs	r2, #128	@ 0x80
 8002730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002732:	4823      	ldr	r0, [pc, #140]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 8002734:	f001 ffda 	bl	80046ec <HAL_TIM_Base_Init>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800273e:	f7fe fe90 	bl	8001462 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002746:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002748:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800274c:	4619      	mov	r1, r3
 800274e:	481c      	ldr	r0, [pc, #112]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 8002750:	f002 fc78 	bl	8005044 <HAL_TIM_ConfigClockSource>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800275a:	f7fe fe82 	bl	8001462 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800275e:	4818      	ldr	r0, [pc, #96]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 8002760:	f002 f894 	bl	800488c <HAL_TIM_PWM_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800276a:	f7fe fe7a 	bl	8001462 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002772:	2300      	movs	r3, #0
 8002774:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002776:	f107 031c 	add.w	r3, r7, #28
 800277a:	4619      	mov	r1, r3
 800277c:	4810      	ldr	r0, [pc, #64]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 800277e:	f003 fa0d 	bl	8005b9c <HAL_TIMEx_MasterConfigSynchronization>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002788:	f7fe fe6b 	bl	8001462 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800278c:	2360      	movs	r3, #96	@ 0x60
 800278e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002790:	2300      	movs	r3, #0
 8002792:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002794:	2300      	movs	r3, #0
 8002796:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002798:	2300      	movs	r3, #0
 800279a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800279c:	463b      	mov	r3, r7
 800279e:	220c      	movs	r2, #12
 80027a0:	4619      	mov	r1, r3
 80027a2:	4807      	ldr	r0, [pc, #28]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 80027a4:	f002 fb3a 	bl	8004e1c <HAL_TIM_PWM_ConfigChannel>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80027ae:	f7fe fe58 	bl	8001462 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80027b2:	4803      	ldr	r0, [pc, #12]	@ (80027c0 <MX_TIM2_Init+0xe8>)
 80027b4:	f000 faa4 	bl	8002d00 <HAL_TIM_MspPostInit>

}
 80027b8:	bf00      	nop
 80027ba:	3738      	adds	r7, #56	@ 0x38
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000114 	.word	0x20000114

080027c4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b08e      	sub	sp, #56	@ 0x38
 80027c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]
 80027d2:	605a      	str	r2, [r3, #4]
 80027d4:	609a      	str	r2, [r3, #8]
 80027d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027d8:	f107 031c 	add.w	r3, r7, #28
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	605a      	str	r2, [r3, #4]
 80027e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027e4:	463b      	mov	r3, r7
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	609a      	str	r2, [r3, #8]
 80027ee:	60da      	str	r2, [r3, #12]
 80027f0:	611a      	str	r2, [r3, #16]
 80027f2:	615a      	str	r2, [r3, #20]
 80027f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027f6:	4b38      	ldr	r3, [pc, #224]	@ (80028d8 <MX_TIM3_Init+0x114>)
 80027f8:	4a38      	ldr	r2, [pc, #224]	@ (80028dc <MX_TIM3_Init+0x118>)
 80027fa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 80027fc:	4b36      	ldr	r3, [pc, #216]	@ (80028d8 <MX_TIM3_Init+0x114>)
 80027fe:	2200      	movs	r2, #0
 8002800:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002802:	4b35      	ldr	r3, [pc, #212]	@ (80028d8 <MX_TIM3_Init+0x114>)
 8002804:	2200      	movs	r2, #0
 8002806:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 16799;
 8002808:	4b33      	ldr	r3, [pc, #204]	@ (80028d8 <MX_TIM3_Init+0x114>)
 800280a:	f244 129f 	movw	r2, #16799	@ 0x419f
 800280e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002810:	4b31      	ldr	r3, [pc, #196]	@ (80028d8 <MX_TIM3_Init+0x114>)
 8002812:	2200      	movs	r2, #0
 8002814:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002816:	4b30      	ldr	r3, [pc, #192]	@ (80028d8 <MX_TIM3_Init+0x114>)
 8002818:	2280      	movs	r2, #128	@ 0x80
 800281a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800281c:	482e      	ldr	r0, [pc, #184]	@ (80028d8 <MX_TIM3_Init+0x114>)
 800281e:	f001 ff65 	bl	80046ec <HAL_TIM_Base_Init>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002828:	f7fe fe1b 	bl	8001462 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800282c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002830:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002832:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002836:	4619      	mov	r1, r3
 8002838:	4827      	ldr	r0, [pc, #156]	@ (80028d8 <MX_TIM3_Init+0x114>)
 800283a:	f002 fc03 	bl	8005044 <HAL_TIM_ConfigClockSource>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002844:	f7fe fe0d 	bl	8001462 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002848:	4823      	ldr	r0, [pc, #140]	@ (80028d8 <MX_TIM3_Init+0x114>)
 800284a:	f002 f81f 	bl	800488c <HAL_TIM_PWM_Init>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002854:	f7fe fe05 	bl	8001462 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002858:	2300      	movs	r3, #0
 800285a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800285c:	2300      	movs	r3, #0
 800285e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002860:	f107 031c 	add.w	r3, r7, #28
 8002864:	4619      	mov	r1, r3
 8002866:	481c      	ldr	r0, [pc, #112]	@ (80028d8 <MX_TIM3_Init+0x114>)
 8002868:	f003 f998 	bl	8005b9c <HAL_TIMEx_MasterConfigSynchronization>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002872:	f7fe fdf6 	bl	8001462 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002876:	2360      	movs	r3, #96	@ 0x60
 8002878:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800287e:	2300      	movs	r3, #0
 8002880:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002886:	463b      	mov	r3, r7
 8002888:	2200      	movs	r2, #0
 800288a:	4619      	mov	r1, r3
 800288c:	4812      	ldr	r0, [pc, #72]	@ (80028d8 <MX_TIM3_Init+0x114>)
 800288e:	f002 fac5 	bl	8004e1c <HAL_TIM_PWM_ConfigChannel>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002898:	f7fe fde3 	bl	8001462 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800289c:	463b      	mov	r3, r7
 800289e:	2204      	movs	r2, #4
 80028a0:	4619      	mov	r1, r3
 80028a2:	480d      	ldr	r0, [pc, #52]	@ (80028d8 <MX_TIM3_Init+0x114>)
 80028a4:	f002 faba 	bl	8004e1c <HAL_TIM_PWM_ConfigChannel>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80028ae:	f7fe fdd8 	bl	8001462 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028b2:	463b      	mov	r3, r7
 80028b4:	220c      	movs	r2, #12
 80028b6:	4619      	mov	r1, r3
 80028b8:	4807      	ldr	r0, [pc, #28]	@ (80028d8 <MX_TIM3_Init+0x114>)
 80028ba:	f002 faaf 	bl	8004e1c <HAL_TIM_PWM_ConfigChannel>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80028c4:	f7fe fdcd 	bl	8001462 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80028c8:	4803      	ldr	r0, [pc, #12]	@ (80028d8 <MX_TIM3_Init+0x114>)
 80028ca:	f000 fa19 	bl	8002d00 <HAL_TIM_MspPostInit>

}
 80028ce:	bf00      	nop
 80028d0:	3738      	adds	r7, #56	@ 0x38
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20000160 	.word	0x20000160
 80028dc:	40000400 	.word	0x40000400

080028e0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b08c      	sub	sp, #48	@ 0x30
 80028e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028e6:	f107 030c 	add.w	r3, r7, #12
 80028ea:	2224      	movs	r2, #36	@ 0x24
 80028ec:	2100      	movs	r1, #0
 80028ee:	4618      	mov	r0, r3
 80028f0:	f004 f8e6 	bl	8006ac0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028f4:	463b      	mov	r3, r7
 80028f6:	2200      	movs	r2, #0
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	605a      	str	r2, [r3, #4]
 80028fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80028fe:	4b21      	ldr	r3, [pc, #132]	@ (8002984 <MX_TIM4_Init+0xa4>)
 8002900:	4a21      	ldr	r2, [pc, #132]	@ (8002988 <MX_TIM4_Init+0xa8>)
 8002902:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002904:	4b1f      	ldr	r3, [pc, #124]	@ (8002984 <MX_TIM4_Init+0xa4>)
 8002906:	2200      	movs	r2, #0
 8002908:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800290a:	4b1e      	ldr	r3, [pc, #120]	@ (8002984 <MX_TIM4_Init+0xa4>)
 800290c:	2200      	movs	r2, #0
 800290e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002910:	4b1c      	ldr	r3, [pc, #112]	@ (8002984 <MX_TIM4_Init+0xa4>)
 8002912:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002916:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002918:	4b1a      	ldr	r3, [pc, #104]	@ (8002984 <MX_TIM4_Init+0xa4>)
 800291a:	2200      	movs	r2, #0
 800291c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800291e:	4b19      	ldr	r3, [pc, #100]	@ (8002984 <MX_TIM4_Init+0xa4>)
 8002920:	2280      	movs	r2, #128	@ 0x80
 8002922:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002924:	2303      	movs	r3, #3
 8002926:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002928:	2300      	movs	r3, #0
 800292a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800292c:	2301      	movs	r3, #1
 800292e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002930:	2300      	movs	r3, #0
 8002932:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002934:	230a      	movs	r3, #10
 8002936:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002938:	2300      	movs	r3, #0
 800293a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800293c:	2301      	movs	r3, #1
 800293e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002940:	2300      	movs	r3, #0
 8002942:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002944:	230a      	movs	r3, #10
 8002946:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002948:	f107 030c 	add.w	r3, r7, #12
 800294c:	4619      	mov	r1, r3
 800294e:	480d      	ldr	r0, [pc, #52]	@ (8002984 <MX_TIM4_Init+0xa4>)
 8002950:	f002 f910 	bl	8004b74 <HAL_TIM_Encoder_Init>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800295a:	f7fe fd82 	bl	8001462 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800295e:	2300      	movs	r3, #0
 8002960:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002962:	2300      	movs	r3, #0
 8002964:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002966:	463b      	mov	r3, r7
 8002968:	4619      	mov	r1, r3
 800296a:	4806      	ldr	r0, [pc, #24]	@ (8002984 <MX_TIM4_Init+0xa4>)
 800296c:	f003 f916 	bl	8005b9c <HAL_TIMEx_MasterConfigSynchronization>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002976:	f7fe fd74 	bl	8001462 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800297a:	bf00      	nop
 800297c:	3730      	adds	r7, #48	@ 0x30
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	200001ac 	.word	0x200001ac
 8002988:	40000800 	.word	0x40000800

0800298c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08c      	sub	sp, #48	@ 0x30
 8002990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002992:	f107 030c 	add.w	r3, r7, #12
 8002996:	2224      	movs	r2, #36	@ 0x24
 8002998:	2100      	movs	r1, #0
 800299a:	4618      	mov	r0, r3
 800299c:	f004 f890 	bl	8006ac0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029a0:	463b      	mov	r3, r7
 80029a2:	2200      	movs	r2, #0
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	605a      	str	r2, [r3, #4]
 80029a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80029aa:	4b21      	ldr	r3, [pc, #132]	@ (8002a30 <MX_TIM5_Init+0xa4>)
 80029ac:	4a21      	ldr	r2, [pc, #132]	@ (8002a34 <MX_TIM5_Init+0xa8>)
 80029ae:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80029b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002a30 <MX_TIM5_Init+0xa4>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002a30 <MX_TIM5_Init+0xa4>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 80029bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a30 <MX_TIM5_Init+0xa4>)
 80029be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029c2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a30 <MX_TIM5_Init+0xa4>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029ca:	4b19      	ldr	r3, [pc, #100]	@ (8002a30 <MX_TIM5_Init+0xa4>)
 80029cc:	2280      	movs	r2, #128	@ 0x80
 80029ce:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80029d0:	2303      	movs	r3, #3
 80029d2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029d4:	2300      	movs	r3, #0
 80029d6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029d8:	2301      	movs	r3, #1
 80029da:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029dc:	2300      	movs	r3, #0
 80029de:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80029e0:	230a      	movs	r3, #10
 80029e2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029e4:	2300      	movs	r3, #0
 80029e6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029e8:	2301      	movs	r3, #1
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029ec:	2300      	movs	r3, #0
 80029ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80029f0:	230a      	movs	r3, #10
 80029f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80029f4:	f107 030c 	add.w	r3, r7, #12
 80029f8:	4619      	mov	r1, r3
 80029fa:	480d      	ldr	r0, [pc, #52]	@ (8002a30 <MX_TIM5_Init+0xa4>)
 80029fc:	f002 f8ba 	bl	8004b74 <HAL_TIM_Encoder_Init>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8002a06:	f7fe fd2c 	bl	8001462 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002a12:	463b      	mov	r3, r7
 8002a14:	4619      	mov	r1, r3
 8002a16:	4806      	ldr	r0, [pc, #24]	@ (8002a30 <MX_TIM5_Init+0xa4>)
 8002a18:	f003 f8c0 	bl	8005b9c <HAL_TIMEx_MasterConfigSynchronization>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8002a22:	f7fe fd1e 	bl	8001462 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002a26:	bf00      	nop
 8002a28:	3730      	adds	r7, #48	@ 0x30
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	200001f8 	.word	0x200001f8
 8002a34:	40000c00 	.word	0x40000c00

08002a38 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b08c      	sub	sp, #48	@ 0x30
 8002a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a3e:	f107 030c 	add.w	r3, r7, #12
 8002a42:	2224      	movs	r2, #36	@ 0x24
 8002a44:	2100      	movs	r1, #0
 8002a46:	4618      	mov	r0, r3
 8002a48:	f004 f83a 	bl	8006ac0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a4c:	463b      	mov	r3, r7
 8002a4e:	2200      	movs	r2, #0
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	605a      	str	r2, [r3, #4]
 8002a54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002a56:	4b23      	ldr	r3, [pc, #140]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002a58:	4a23      	ldr	r2, [pc, #140]	@ (8002ae8 <MX_TIM8_Init+0xb0>)
 8002a5a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002a5c:	4b21      	ldr	r3, [pc, #132]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a62:	4b20      	ldr	r3, [pc, #128]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002a68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002a6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a6e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a70:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002a76:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002a7e:	2280      	movs	r2, #128	@ 0x80
 8002a80:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002a82:	2303      	movs	r3, #3
 8002a84:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a86:	2300      	movs	r3, #0
 8002a88:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002a92:	230a      	movs	r3, #10
 8002a94:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a96:	2300      	movs	r3, #0
 8002a98:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002aa2:	230a      	movs	r3, #10
 8002aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002aa6:	f107 030c 	add.w	r3, r7, #12
 8002aaa:	4619      	mov	r1, r3
 8002aac:	480d      	ldr	r0, [pc, #52]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002aae:	f002 f861 	bl	8004b74 <HAL_TIM_Encoder_Init>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8002ab8:	f7fe fcd3 	bl	8001462 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002abc:	2300      	movs	r3, #0
 8002abe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002ac8:	463b      	mov	r3, r7
 8002aca:	4619      	mov	r1, r3
 8002acc:	4805      	ldr	r0, [pc, #20]	@ (8002ae4 <MX_TIM8_Init+0xac>)
 8002ace:	f003 f865 	bl	8005b9c <HAL_TIMEx_MasterConfigSynchronization>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002ad8:	f7fe fcc3 	bl	8001462 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002adc:	bf00      	nop
 8002ade:	3730      	adds	r7, #48	@ 0x30
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	20000244 	.word	0x20000244
 8002ae8:	40013400 	.word	0x40013400

08002aec <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b090      	sub	sp, #64	@ 0x40
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002af8:	2200      	movs	r2, #0
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	605a      	str	r2, [r3, #4]
 8002afe:	609a      	str	r2, [r3, #8]
 8002b00:	60da      	str	r2, [r3, #12]
 8002b02:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a5d      	ldr	r2, [pc, #372]	@ (8002c80 <HAL_TIM_Encoder_MspInit+0x194>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d128      	bne.n	8002b60 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b12:	4a5c      	ldr	r2, [pc, #368]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b14:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b18:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b1a:	4b5a      	ldr	r3, [pc, #360]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b26:	4b57      	ldr	r3, [pc, #348]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b2a:	4a56      	ldr	r2, [pc, #344]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b32:	4b54      	ldr	r3, [pc, #336]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b42:	2302      	movs	r3, #2
 8002b44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b56:	4619      	mov	r1, r3
 8002b58:	484b      	ldr	r0, [pc, #300]	@ (8002c88 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002b5a:	f000 fbfd 	bl	8003358 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002b5e:	e08a      	b.n	8002c76 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM4)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a49      	ldr	r2, [pc, #292]	@ (8002c8c <HAL_TIM_Encoder_MspInit+0x1a0>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d129      	bne.n	8002bbe <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b6a:	4b46      	ldr	r3, [pc, #280]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6e:	4a45      	ldr	r2, [pc, #276]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b70:	f043 0304 	orr.w	r3, r3, #4
 8002b74:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b76:	4b43      	ldr	r3, [pc, #268]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7a:	f003 0304 	and.w	r3, r3, #4
 8002b7e:	623b      	str	r3, [r7, #32]
 8002b80:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b82:	4b40      	ldr	r3, [pc, #256]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b86:	4a3f      	ldr	r2, [pc, #252]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b88:	f043 0308 	orr.w	r3, r3, #8
 8002b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b92:	f003 0308 	and.w	r3, r3, #8
 8002b96:	61fb      	str	r3, [r7, #28]
 8002b98:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002b9a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bac:	2302      	movs	r3, #2
 8002bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bb0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4836      	ldr	r0, [pc, #216]	@ (8002c90 <HAL_TIM_Encoder_MspInit+0x1a4>)
 8002bb8:	f000 fbce 	bl	8003358 <HAL_GPIO_Init>
}
 8002bbc:	e05b      	b.n	8002c76 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM5)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a34      	ldr	r2, [pc, #208]	@ (8002c94 <HAL_TIM_Encoder_MspInit+0x1a8>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d129      	bne.n	8002c1c <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002bc8:	4b2e      	ldr	r3, [pc, #184]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bcc:	4a2d      	ldr	r2, [pc, #180]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002bce:	f043 0308 	orr.w	r3, r3, #8
 8002bd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	61bb      	str	r3, [r7, #24]
 8002bde:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be0:	4b28      	ldr	r3, [pc, #160]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002be4:	4a27      	ldr	r2, [pc, #156]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002be6:	f043 0301 	orr.w	r3, r3, #1
 8002bea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bec:	4b25      	ldr	r3, [pc, #148]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c00:	2300      	movs	r3, #0
 8002c02:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c04:	2300      	movs	r3, #0
 8002c06:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c10:	4619      	mov	r1, r3
 8002c12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c16:	f000 fb9f 	bl	8003358 <HAL_GPIO_Init>
}
 8002c1a:	e02c      	b.n	8002c76 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM8)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a1d      	ldr	r2, [pc, #116]	@ (8002c98 <HAL_TIM_Encoder_MspInit+0x1ac>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d127      	bne.n	8002c76 <HAL_TIM_Encoder_MspInit+0x18a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002c26:	4b17      	ldr	r3, [pc, #92]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2a:	4a16      	ldr	r2, [pc, #88]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002c2c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c30:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c32:	4b14      	ldr	r3, [pc, #80]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002c34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c3e:	4b11      	ldr	r3, [pc, #68]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c42:	4a10      	ldr	r2, [pc, #64]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c84 <HAL_TIM_Encoder_MspInit+0x198>)
 8002c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c56:	23c0      	movs	r3, #192	@ 0xc0
 8002c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c62:	2300      	movs	r3, #0
 8002c64:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002c66:	2304      	movs	r3, #4
 8002c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4805      	ldr	r0, [pc, #20]	@ (8002c88 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002c72:	f000 fb71 	bl	8003358 <HAL_GPIO_Init>
}
 8002c76:	bf00      	nop
 8002c78:	3740      	adds	r7, #64	@ 0x40
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40012c00 	.word	0x40012c00
 8002c84:	40021000 	.word	0x40021000
 8002c88:	48000800 	.word	0x48000800
 8002c8c:	40000800 	.word	0x40000800
 8002c90:	48000c00 	.word	0x48000c00
 8002c94:	40000c00 	.word	0x40000c00
 8002c98:	40013400 	.word	0x40013400

08002c9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cac:	d10c      	bne.n	8002cc8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cae:	4b12      	ldr	r3, [pc, #72]	@ (8002cf8 <HAL_TIM_Base_MspInit+0x5c>)
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb2:	4a11      	ldr	r2, [pc, #68]	@ (8002cf8 <HAL_TIM_Base_MspInit+0x5c>)
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cba:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf8 <HAL_TIM_Base_MspInit+0x5c>)
 8002cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002cc6:	e010      	b.n	8002cea <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a0b      	ldr	r2, [pc, #44]	@ (8002cfc <HAL_TIM_Base_MspInit+0x60>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d10b      	bne.n	8002cea <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cd2:	4b09      	ldr	r3, [pc, #36]	@ (8002cf8 <HAL_TIM_Base_MspInit+0x5c>)
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd6:	4a08      	ldr	r2, [pc, #32]	@ (8002cf8 <HAL_TIM_Base_MspInit+0x5c>)
 8002cd8:	f043 0302 	orr.w	r3, r3, #2
 8002cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cde:	4b06      	ldr	r3, [pc, #24]	@ (8002cf8 <HAL_TIM_Base_MspInit+0x5c>)
 8002ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	60bb      	str	r3, [r7, #8]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
}
 8002cea:	bf00      	nop
 8002cec:	3714      	adds	r7, #20
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	40000400 	.word	0x40000400

08002d00 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b08a      	sub	sp, #40	@ 0x28
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d08:	f107 0314 	add.w	r3, r7, #20
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	60da      	str	r2, [r3, #12]
 8002d16:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d20:	d11c      	bne.n	8002d5c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d22:	4b21      	ldr	r3, [pc, #132]	@ (8002da8 <HAL_TIM_MspPostInit+0xa8>)
 8002d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d26:	4a20      	ldr	r2, [pc, #128]	@ (8002da8 <HAL_TIM_MspPostInit+0xa8>)
 8002d28:	f043 0308 	orr.w	r3, r3, #8
 8002d2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002da8 <HAL_TIM_MspPostInit+0xa8>)
 8002d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d32:	f003 0308 	and.w	r3, r3, #8
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PD6     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002d3a:	2340      	movs	r3, #64	@ 0x40
 8002d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3e:	2302      	movs	r3, #2
 8002d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d46:	2300      	movs	r3, #0
 8002d48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d4e:	f107 0314 	add.w	r3, r7, #20
 8002d52:	4619      	mov	r1, r3
 8002d54:	4815      	ldr	r0, [pc, #84]	@ (8002dac <HAL_TIM_MspPostInit+0xac>)
 8002d56:	f000 faff 	bl	8003358 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002d5a:	e020      	b.n	8002d9e <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM3)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a13      	ldr	r2, [pc, #76]	@ (8002db0 <HAL_TIM_MspPostInit+0xb0>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d11b      	bne.n	8002d9e <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d66:	4b10      	ldr	r3, [pc, #64]	@ (8002da8 <HAL_TIM_MspPostInit+0xa8>)
 8002d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d6a:	4a0f      	ldr	r2, [pc, #60]	@ (8002da8 <HAL_TIM_MspPostInit+0xa8>)
 8002d6c:	f043 0310 	orr.w	r3, r3, #16
 8002d70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d72:	4b0d      	ldr	r3, [pc, #52]	@ (8002da8 <HAL_TIM_MspPostInit+0xa8>)
 8002d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d76:	f003 0310 	and.w	r3, r3, #16
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 8002d7e:	232c      	movs	r3, #44	@ 0x2c
 8002d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d82:	2302      	movs	r3, #2
 8002d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d8e:	2302      	movs	r3, #2
 8002d90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d92:	f107 0314 	add.w	r3, r7, #20
 8002d96:	4619      	mov	r1, r3
 8002d98:	4806      	ldr	r0, [pc, #24]	@ (8002db4 <HAL_TIM_MspPostInit+0xb4>)
 8002d9a:	f000 fadd 	bl	8003358 <HAL_GPIO_Init>
}
 8002d9e:	bf00      	nop
 8002da0:	3728      	adds	r7, #40	@ 0x28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40021000 	.word	0x40021000
 8002dac:	48000c00 	.word	0x48000c00
 8002db0:	40000400 	.word	0x40000400
 8002db4:	48001000 	.word	0x48001000

08002db8 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002dbc:	4b22      	ldr	r3, [pc, #136]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002dbe:	4a23      	ldr	r2, [pc, #140]	@ (8002e4c <MX_UART4_Init+0x94>)
 8002dc0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002dc2:	4b21      	ldr	r3, [pc, #132]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002dc4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002dc8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002dca:	4b1f      	ldr	r3, [pc, #124]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002dde:	220c      	movs	r2, #12
 8002de0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002de2:	4b19      	ldr	r3, [pc, #100]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002de8:	4b17      	ldr	r3, [pc, #92]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dee:	4b16      	ldr	r3, [pc, #88]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002df4:	4b14      	ldr	r3, [pc, #80]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dfa:	4b13      	ldr	r3, [pc, #76]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002e00:	4811      	ldr	r0, [pc, #68]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002e02:	f002 ff61 	bl	8005cc8 <HAL_UART_Init>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002e0c:	f7fe fb29 	bl	8001462 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e10:	2100      	movs	r1, #0
 8002e12:	480d      	ldr	r0, [pc, #52]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002e14:	f003 fd8a 	bl	800692c <HAL_UARTEx_SetTxFifoThreshold>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002e1e:	f7fe fb20 	bl	8001462 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e22:	2100      	movs	r1, #0
 8002e24:	4808      	ldr	r0, [pc, #32]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002e26:	f003 fdbf 	bl	80069a8 <HAL_UARTEx_SetRxFifoThreshold>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002e30:	f7fe fb17 	bl	8001462 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002e34:	4804      	ldr	r0, [pc, #16]	@ (8002e48 <MX_UART4_Init+0x90>)
 8002e36:	f003 fd40 	bl	80068ba <HAL_UARTEx_DisableFifoMode>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d001      	beq.n	8002e44 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002e40:	f7fe fb0f 	bl	8001462 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002e44:	bf00      	nop
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	20000290 	.word	0x20000290
 8002e4c:	40004c00 	.word	0x40004c00

08002e50 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e54:	4b22      	ldr	r3, [pc, #136]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e56:	4a23      	ldr	r2, [pc, #140]	@ (8002ee4 <MX_USART1_UART_Init+0x94>)
 8002e58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002e5a:	4b21      	ldr	r3, [pc, #132]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e62:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e68:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e76:	220c      	movs	r2, #12
 8002e78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e7a:	4b19      	ldr	r3, [pc, #100]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e80:	4b17      	ldr	r3, [pc, #92]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e86:	4b16      	ldr	r3, [pc, #88]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e92:	4b13      	ldr	r3, [pc, #76]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e98:	4811      	ldr	r0, [pc, #68]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002e9a:	f002 ff15 	bl	8005cc8 <HAL_UART_Init>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002ea4:	f7fe fadd 	bl	8001462 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	480d      	ldr	r0, [pc, #52]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002eac:	f003 fd3e 	bl	800692c <HAL_UARTEx_SetTxFifoThreshold>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002eb6:	f7fe fad4 	bl	8001462 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eba:	2100      	movs	r1, #0
 8002ebc:	4808      	ldr	r0, [pc, #32]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002ebe:	f003 fd73 	bl	80069a8 <HAL_UARTEx_SetRxFifoThreshold>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002ec8:	f7fe facb 	bl	8001462 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002ecc:	4804      	ldr	r0, [pc, #16]	@ (8002ee0 <MX_USART1_UART_Init+0x90>)
 8002ece:	f003 fcf4 	bl	80068ba <HAL_UARTEx_DisableFifoMode>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002ed8:	f7fe fac3 	bl	8001462 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002edc:	bf00      	nop
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	20000324 	.word	0x20000324
 8002ee4:	40013800 	.word	0x40013800

08002ee8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b0a0      	sub	sp, #128	@ 0x80
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f00:	f107 0318 	add.w	r3, r7, #24
 8002f04:	2254      	movs	r2, #84	@ 0x54
 8002f06:	2100      	movs	r1, #0
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f003 fdd9 	bl	8006ac0 <memset>
  if(uartHandle->Instance==UART4)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a3d      	ldr	r2, [pc, #244]	@ (8003008 <HAL_UART_MspInit+0x120>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d137      	bne.n	8002f88 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002f18:	2308      	movs	r3, #8
 8002f1a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f20:	f107 0318 	add.w	r3, r7, #24
 8002f24:	4618      	mov	r0, r3
 8002f26:	f001 f993 	bl	8004250 <HAL_RCCEx_PeriphCLKConfig>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002f30:	f7fe fa97 	bl	8001462 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002f34:	4b35      	ldr	r3, [pc, #212]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	4a34      	ldr	r2, [pc, #208]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002f3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002f3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f40:	4b32      	ldr	r3, [pc, #200]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f50:	4a2e      	ldr	r2, [pc, #184]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002f52:	f043 0304 	orr.w	r3, r3, #4
 8002f56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f58:	4b2c      	ldr	r3, [pc, #176]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002f5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002f64:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002f68:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f72:	2300      	movs	r3, #0
 8002f74:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002f76:	2305      	movs	r3, #5
 8002f78:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f7a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4823      	ldr	r0, [pc, #140]	@ (8003010 <HAL_UART_MspInit+0x128>)
 8002f82:	f000 f9e9 	bl	8003358 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002f86:	e03a      	b.n	8002ffe <HAL_UART_MspInit+0x116>
  else if(uartHandle->Instance==USART1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a21      	ldr	r2, [pc, #132]	@ (8003014 <HAL_UART_MspInit+0x12c>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d135      	bne.n	8002ffe <HAL_UART_MspInit+0x116>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f92:	2301      	movs	r3, #1
 8002f94:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002f96:	2300      	movs	r3, #0
 8002f98:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f9a:	f107 0318 	add.w	r3, r7, #24
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f001 f956 	bl	8004250 <HAL_RCCEx_PeriphCLKConfig>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8002faa:	f7fe fa5a 	bl	8001462 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fae:	4b17      	ldr	r3, [pc, #92]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fb2:	4a16      	ldr	r2, [pc, #88]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002fb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fb8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002fba:	4b14      	ldr	r3, [pc, #80]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc6:	4b11      	ldr	r3, [pc, #68]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fca:	4a10      	ldr	r2, [pc, #64]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002fcc:	f043 0304 	orr.w	r3, r3, #4
 8002fd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800300c <HAL_UART_MspInit+0x124>)
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fd6:	f003 0304 	and.w	r3, r3, #4
 8002fda:	60bb      	str	r3, [r7, #8]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002fde:	2330      	movs	r3, #48	@ 0x30
 8002fe0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	2300      	movs	r3, #0
 8002fec:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fee:	2307      	movs	r3, #7
 8002ff0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ff2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4805      	ldr	r0, [pc, #20]	@ (8003010 <HAL_UART_MspInit+0x128>)
 8002ffa:	f000 f9ad 	bl	8003358 <HAL_GPIO_Init>
}
 8002ffe:	bf00      	nop
 8003000:	3780      	adds	r7, #128	@ 0x80
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	40004c00 	.word	0x40004c00
 800300c:	40021000 	.word	0x40021000
 8003010:	48000800 	.word	0x48000800
 8003014:	40013800 	.word	0x40013800

08003018 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003018:	480d      	ldr	r0, [pc, #52]	@ (8003050 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800301a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800301c:	f7ff faf0 	bl	8002600 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003020:	480c      	ldr	r0, [pc, #48]	@ (8003054 <LoopForever+0x6>)
  ldr r1, =_edata
 8003022:	490d      	ldr	r1, [pc, #52]	@ (8003058 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003024:	4a0d      	ldr	r2, [pc, #52]	@ (800305c <LoopForever+0xe>)
  movs r3, #0
 8003026:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003028:	e002      	b.n	8003030 <LoopCopyDataInit>

0800302a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800302a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800302c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800302e:	3304      	adds	r3, #4

08003030 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003030:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003032:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003034:	d3f9      	bcc.n	800302a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003036:	4a0a      	ldr	r2, [pc, #40]	@ (8003060 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003038:	4c0a      	ldr	r4, [pc, #40]	@ (8003064 <LoopForever+0x16>)
  movs r3, #0
 800303a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800303c:	e001      	b.n	8003042 <LoopFillZerobss>

0800303e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800303e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003040:	3204      	adds	r2, #4

08003042 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003042:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003044:	d3fb      	bcc.n	800303e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003046:	f003 fd43 	bl	8006ad0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800304a:	f7fe f903 	bl	8001254 <main>

0800304e <LoopForever>:

LoopForever:
    b LoopForever
 800304e:	e7fe      	b.n	800304e <LoopForever>
  ldr   r0, =_estack
 8003050:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003054:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003058:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 800305c:	080070c8 	.word	0x080070c8
  ldr r2, =_sbss
 8003060:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8003064:	200003bc 	.word	0x200003bc

08003068 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003068:	e7fe      	b.n	8003068 <ADC1_2_IRQHandler>

0800306a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b082      	sub	sp, #8
 800306e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003070:	2300      	movs	r3, #0
 8003072:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003074:	2003      	movs	r0, #3
 8003076:	f000 f93d 	bl	80032f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800307a:	200f      	movs	r0, #15
 800307c:	f000 f80e 	bl	800309c <HAL_InitTick>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d002      	beq.n	800308c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	71fb      	strb	r3, [r7, #7]
 800308a:	e001      	b.n	8003090 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800308c:	f7ff fa64 	bl	8002558 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003090:	79fb      	ldrb	r3, [r7, #7]

}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
	...

0800309c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80030a4:	2300      	movs	r3, #0
 80030a6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80030a8:	4b16      	ldr	r3, [pc, #88]	@ (8003104 <HAL_InitTick+0x68>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d022      	beq.n	80030f6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80030b0:	4b15      	ldr	r3, [pc, #84]	@ (8003108 <HAL_InitTick+0x6c>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4b13      	ldr	r3, [pc, #76]	@ (8003104 <HAL_InitTick+0x68>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80030bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c4:	4618      	mov	r0, r3
 80030c6:	f000 f93a 	bl	800333e <HAL_SYSTICK_Config>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10f      	bne.n	80030f0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b0f      	cmp	r3, #15
 80030d4:	d809      	bhi.n	80030ea <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030d6:	2200      	movs	r2, #0
 80030d8:	6879      	ldr	r1, [r7, #4]
 80030da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030de:	f000 f914 	bl	800330a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030e2:	4a0a      	ldr	r2, [pc, #40]	@ (800310c <HAL_InitTick+0x70>)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6013      	str	r3, [r2, #0]
 80030e8:	e007      	b.n	80030fa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	73fb      	strb	r3, [r7, #15]
 80030ee:	e004      	b.n	80030fa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	73fb      	strb	r3, [r7, #15]
 80030f4:	e001      	b.n	80030fa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80030fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3710      	adds	r7, #16
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	2000008c 	.word	0x2000008c
 8003108:	20000084 	.word	0x20000084
 800310c:	20000088 	.word	0x20000088

08003110 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003114:	4b05      	ldr	r3, [pc, #20]	@ (800312c <HAL_IncTick+0x1c>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	4b05      	ldr	r3, [pc, #20]	@ (8003130 <HAL_IncTick+0x20>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4413      	add	r3, r2
 800311e:	4a03      	ldr	r2, [pc, #12]	@ (800312c <HAL_IncTick+0x1c>)
 8003120:	6013      	str	r3, [r2, #0]
}
 8003122:	bf00      	nop
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	200003b8 	.word	0x200003b8
 8003130:	2000008c 	.word	0x2000008c

08003134 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  return uwTick;
 8003138:	4b03      	ldr	r3, [pc, #12]	@ (8003148 <HAL_GetTick+0x14>)
 800313a:	681b      	ldr	r3, [r3, #0]
}
 800313c:	4618      	mov	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	200003b8 	.word	0x200003b8

0800314c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003154:	f7ff ffee 	bl	8003134 <HAL_GetTick>
 8003158:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003164:	d004      	beq.n	8003170 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003166:	4b09      	ldr	r3, [pc, #36]	@ (800318c <HAL_Delay+0x40>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	68fa      	ldr	r2, [r7, #12]
 800316c:	4413      	add	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003170:	bf00      	nop
 8003172:	f7ff ffdf 	bl	8003134 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	429a      	cmp	r2, r3
 8003180:	d8f7      	bhi.n	8003172 <HAL_Delay+0x26>
  {
  }
}
 8003182:	bf00      	nop
 8003184:	bf00      	nop
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	2000008c 	.word	0x2000008c

08003190 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f003 0307 	and.w	r3, r3, #7
 800319e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031a0:	4b0c      	ldr	r3, [pc, #48]	@ (80031d4 <__NVIC_SetPriorityGrouping+0x44>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031ac:	4013      	ands	r3, r2
 80031ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031c2:	4a04      	ldr	r2, [pc, #16]	@ (80031d4 <__NVIC_SetPriorityGrouping+0x44>)
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	60d3      	str	r3, [r2, #12]
}
 80031c8:	bf00      	nop
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	e000ed00 	.word	0xe000ed00

080031d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031dc:	4b04      	ldr	r3, [pc, #16]	@ (80031f0 <__NVIC_GetPriorityGrouping+0x18>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	0a1b      	lsrs	r3, r3, #8
 80031e2:	f003 0307 	and.w	r3, r3, #7
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	4603      	mov	r3, r0
 80031fc:	6039      	str	r1, [r7, #0]
 80031fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003204:	2b00      	cmp	r3, #0
 8003206:	db0a      	blt.n	800321e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	b2da      	uxtb	r2, r3
 800320c:	490c      	ldr	r1, [pc, #48]	@ (8003240 <__NVIC_SetPriority+0x4c>)
 800320e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003212:	0112      	lsls	r2, r2, #4
 8003214:	b2d2      	uxtb	r2, r2
 8003216:	440b      	add	r3, r1
 8003218:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800321c:	e00a      	b.n	8003234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	b2da      	uxtb	r2, r3
 8003222:	4908      	ldr	r1, [pc, #32]	@ (8003244 <__NVIC_SetPriority+0x50>)
 8003224:	79fb      	ldrb	r3, [r7, #7]
 8003226:	f003 030f 	and.w	r3, r3, #15
 800322a:	3b04      	subs	r3, #4
 800322c:	0112      	lsls	r2, r2, #4
 800322e:	b2d2      	uxtb	r2, r2
 8003230:	440b      	add	r3, r1
 8003232:	761a      	strb	r2, [r3, #24]
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	e000e100 	.word	0xe000e100
 8003244:	e000ed00 	.word	0xe000ed00

08003248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003248:	b480      	push	{r7}
 800324a:	b089      	sub	sp, #36	@ 0x24
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f003 0307 	and.w	r3, r3, #7
 800325a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f1c3 0307 	rsb	r3, r3, #7
 8003262:	2b04      	cmp	r3, #4
 8003264:	bf28      	it	cs
 8003266:	2304      	movcs	r3, #4
 8003268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	3304      	adds	r3, #4
 800326e:	2b06      	cmp	r3, #6
 8003270:	d902      	bls.n	8003278 <NVIC_EncodePriority+0x30>
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3b03      	subs	r3, #3
 8003276:	e000      	b.n	800327a <NVIC_EncodePriority+0x32>
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800327c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	43da      	mvns	r2, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	401a      	ands	r2, r3
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003290:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	fa01 f303 	lsl.w	r3, r1, r3
 800329a:	43d9      	mvns	r1, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a0:	4313      	orrs	r3, r2
         );
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3724      	adds	r7, #36	@ 0x24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
	...

080032b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032c0:	d301      	bcc.n	80032c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032c2:	2301      	movs	r3, #1
 80032c4:	e00f      	b.n	80032e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032c6:	4a0a      	ldr	r2, [pc, #40]	@ (80032f0 <SysTick_Config+0x40>)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	3b01      	subs	r3, #1
 80032cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032ce:	210f      	movs	r1, #15
 80032d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032d4:	f7ff ff8e 	bl	80031f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032d8:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <SysTick_Config+0x40>)
 80032da:	2200      	movs	r2, #0
 80032dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032de:	4b04      	ldr	r3, [pc, #16]	@ (80032f0 <SysTick_Config+0x40>)
 80032e0:	2207      	movs	r2, #7
 80032e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	e000e010 	.word	0xe000e010

080032f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f7ff ff47 	bl	8003190 <__NVIC_SetPriorityGrouping>
}
 8003302:	bf00      	nop
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b086      	sub	sp, #24
 800330e:	af00      	add	r7, sp, #0
 8003310:	4603      	mov	r3, r0
 8003312:	60b9      	str	r1, [r7, #8]
 8003314:	607a      	str	r2, [r7, #4]
 8003316:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003318:	f7ff ff5e 	bl	80031d8 <__NVIC_GetPriorityGrouping>
 800331c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	68b9      	ldr	r1, [r7, #8]
 8003322:	6978      	ldr	r0, [r7, #20]
 8003324:	f7ff ff90 	bl	8003248 <NVIC_EncodePriority>
 8003328:	4602      	mov	r2, r0
 800332a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800332e:	4611      	mov	r1, r2
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff ff5f 	bl	80031f4 <__NVIC_SetPriority>
}
 8003336:	bf00      	nop
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b082      	sub	sp, #8
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff ffb2 	bl	80032b0 <SysTick_Config>
 800334c:	4603      	mov	r3, r0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003358:	b480      	push	{r7}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003366:	e15a      	b.n	800361e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	2101      	movs	r1, #1
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	fa01 f303 	lsl.w	r3, r1, r3
 8003374:	4013      	ands	r3, r2
 8003376:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2b00      	cmp	r3, #0
 800337c:	f000 814c 	beq.w	8003618 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 0303 	and.w	r3, r3, #3
 8003388:	2b01      	cmp	r3, #1
 800338a:	d005      	beq.n	8003398 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003394:	2b02      	cmp	r3, #2
 8003396:	d130      	bne.n	80033fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	2203      	movs	r2, #3
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	4013      	ands	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	4313      	orrs	r3, r2
 80033c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033ce:	2201      	movs	r2, #1
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	4013      	ands	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	091b      	lsrs	r3, r3, #4
 80033e4:	f003 0201 	and.w	r2, r3, #1
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 0303 	and.w	r3, r3, #3
 8003402:	2b03      	cmp	r3, #3
 8003404:	d017      	beq.n	8003436 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f003 0303 	and.w	r3, r3, #3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d123      	bne.n	800348a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	08da      	lsrs	r2, r3, #3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	3208      	adds	r2, #8
 800344a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800344e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	220f      	movs	r2, #15
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43db      	mvns	r3, r3
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	4013      	ands	r3, r2
 8003464:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	08da      	lsrs	r2, r3, #3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	3208      	adds	r2, #8
 8003484:	6939      	ldr	r1, [r7, #16]
 8003486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	2203      	movs	r2, #3
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	43db      	mvns	r3, r3
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	4013      	ands	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f003 0203 	and.w	r2, r3, #3
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80a6 	beq.w	8003618 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034cc:	4b5b      	ldr	r3, [pc, #364]	@ (800363c <HAL_GPIO_Init+0x2e4>)
 80034ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d0:	4a5a      	ldr	r2, [pc, #360]	@ (800363c <HAL_GPIO_Init+0x2e4>)
 80034d2:	f043 0301 	orr.w	r3, r3, #1
 80034d6:	6613      	str	r3, [r2, #96]	@ 0x60
 80034d8:	4b58      	ldr	r3, [pc, #352]	@ (800363c <HAL_GPIO_Init+0x2e4>)
 80034da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034e4:	4a56      	ldr	r2, [pc, #344]	@ (8003640 <HAL_GPIO_Init+0x2e8>)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	089b      	lsrs	r3, r3, #2
 80034ea:	3302      	adds	r3, #2
 80034ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	220f      	movs	r2, #15
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4013      	ands	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800350e:	d01f      	beq.n	8003550 <HAL_GPIO_Init+0x1f8>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a4c      	ldr	r2, [pc, #304]	@ (8003644 <HAL_GPIO_Init+0x2ec>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d019      	beq.n	800354c <HAL_GPIO_Init+0x1f4>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a4b      	ldr	r2, [pc, #300]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d013      	beq.n	8003548 <HAL_GPIO_Init+0x1f0>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a4a      	ldr	r2, [pc, #296]	@ (800364c <HAL_GPIO_Init+0x2f4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00d      	beq.n	8003544 <HAL_GPIO_Init+0x1ec>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a49      	ldr	r2, [pc, #292]	@ (8003650 <HAL_GPIO_Init+0x2f8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d007      	beq.n	8003540 <HAL_GPIO_Init+0x1e8>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a48      	ldr	r2, [pc, #288]	@ (8003654 <HAL_GPIO_Init+0x2fc>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d101      	bne.n	800353c <HAL_GPIO_Init+0x1e4>
 8003538:	2305      	movs	r3, #5
 800353a:	e00a      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 800353c:	2306      	movs	r3, #6
 800353e:	e008      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 8003540:	2304      	movs	r3, #4
 8003542:	e006      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 8003544:	2303      	movs	r3, #3
 8003546:	e004      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 8003548:	2302      	movs	r3, #2
 800354a:	e002      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 800354c:	2301      	movs	r3, #1
 800354e:	e000      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 8003550:	2300      	movs	r3, #0
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	f002 0203 	and.w	r2, r2, #3
 8003558:	0092      	lsls	r2, r2, #2
 800355a:	4093      	lsls	r3, r2
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	4313      	orrs	r3, r2
 8003560:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003562:	4937      	ldr	r1, [pc, #220]	@ (8003640 <HAL_GPIO_Init+0x2e8>)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	089b      	lsrs	r3, r3, #2
 8003568:	3302      	adds	r3, #2
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003570:	4b39      	ldr	r3, [pc, #228]	@ (8003658 <HAL_GPIO_Init+0x300>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	43db      	mvns	r3, r3
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4013      	ands	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d003      	beq.n	8003594 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4313      	orrs	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003594:	4a30      	ldr	r2, [pc, #192]	@ (8003658 <HAL_GPIO_Init+0x300>)
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800359a:	4b2f      	ldr	r3, [pc, #188]	@ (8003658 <HAL_GPIO_Init+0x300>)
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035be:	4a26      	ldr	r2, [pc, #152]	@ (8003658 <HAL_GPIO_Init+0x300>)
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80035c4:	4b24      	ldr	r3, [pc, #144]	@ (8003658 <HAL_GPIO_Init+0x300>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	43db      	mvns	r3, r3
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4013      	ands	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003658 <HAL_GPIO_Init+0x300>)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80035ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003658 <HAL_GPIO_Init+0x300>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	4013      	ands	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003612:	4a11      	ldr	r2, [pc, #68]	@ (8003658 <HAL_GPIO_Init+0x300>)
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	3301      	adds	r3, #1
 800361c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	fa22 f303 	lsr.w	r3, r2, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	f47f ae9d 	bne.w	8003368 <HAL_GPIO_Init+0x10>
  }
}
 800362e:	bf00      	nop
 8003630:	bf00      	nop
 8003632:	371c      	adds	r7, #28
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	40021000 	.word	0x40021000
 8003640:	40010000 	.word	0x40010000
 8003644:	48000400 	.word	0x48000400
 8003648:	48000800 	.word	0x48000800
 800364c:	48000c00 	.word	0x48000c00
 8003650:	48001000 	.word	0x48001000
 8003654:	48001400 	.word	0x48001400
 8003658:	40010400 	.word	0x40010400

0800365c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	807b      	strh	r3, [r7, #2]
 8003668:	4613      	mov	r3, r2
 800366a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800366c:	787b      	ldrb	r3, [r7, #1]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003672:	887a      	ldrh	r2, [r7, #2]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003678:	e002      	b.n	8003680 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800367a:	887a      	ldrh	r2, [r7, #2]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d141      	bne.n	800371e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800369a:	4b4b      	ldr	r3, [pc, #300]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036a6:	d131      	bne.n	800370c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036a8:	4b47      	ldr	r3, [pc, #284]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ae:	4a46      	ldr	r2, [pc, #280]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036b8:	4b43      	ldr	r3, [pc, #268]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80036c0:	4a41      	ldr	r2, [pc, #260]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80036c8:	4b40      	ldr	r3, [pc, #256]	@ (80037cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2232      	movs	r2, #50	@ 0x32
 80036ce:	fb02 f303 	mul.w	r3, r2, r3
 80036d2:	4a3f      	ldr	r2, [pc, #252]	@ (80037d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80036d4:	fba2 2303 	umull	r2, r3, r2, r3
 80036d8:	0c9b      	lsrs	r3, r3, #18
 80036da:	3301      	adds	r3, #1
 80036dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036de:	e002      	b.n	80036e6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036e6:	4b38      	ldr	r3, [pc, #224]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036f2:	d102      	bne.n	80036fa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d1f2      	bne.n	80036e0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036fa:	4b33      	ldr	r3, [pc, #204]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003706:	d158      	bne.n	80037ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e057      	b.n	80037bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800370c:	4b2e      	ldr	r3, [pc, #184]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800370e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003712:	4a2d      	ldr	r2, [pc, #180]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003714:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003718:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800371c:	e04d      	b.n	80037ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003724:	d141      	bne.n	80037aa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003726:	4b28      	ldr	r3, [pc, #160]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800372e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003732:	d131      	bne.n	8003798 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003734:	4b24      	ldr	r3, [pc, #144]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800373a:	4a23      	ldr	r2, [pc, #140]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800373c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003740:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003744:	4b20      	ldr	r3, [pc, #128]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800374c:	4a1e      	ldr	r2, [pc, #120]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800374e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003752:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003754:	4b1d      	ldr	r3, [pc, #116]	@ (80037cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2232      	movs	r2, #50	@ 0x32
 800375a:	fb02 f303 	mul.w	r3, r2, r3
 800375e:	4a1c      	ldr	r2, [pc, #112]	@ (80037d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003760:	fba2 2303 	umull	r2, r3, r2, r3
 8003764:	0c9b      	lsrs	r3, r3, #18
 8003766:	3301      	adds	r3, #1
 8003768:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800376a:	e002      	b.n	8003772 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	3b01      	subs	r3, #1
 8003770:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003772:	4b15      	ldr	r3, [pc, #84]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800377a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377e:	d102      	bne.n	8003786 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1f2      	bne.n	800376c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003786:	4b10      	ldr	r3, [pc, #64]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800378e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003792:	d112      	bne.n	80037ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e011      	b.n	80037bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003798:	4b0b      	ldr	r3, [pc, #44]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800379e:	4a0a      	ldr	r2, [pc, #40]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037a8:	e007      	b.n	80037ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037aa:	4b07      	ldr	r3, [pc, #28]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037b2:	4a05      	ldr	r2, [pc, #20]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037b8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	40007000 	.word	0x40007000
 80037cc:	20000084 	.word	0x20000084
 80037d0:	431bde83 	.word	0x431bde83

080037d4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80037d8:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	4a04      	ldr	r2, [pc, #16]	@ (80037f0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037e2:	6093      	str	r3, [r2, #8]
}
 80037e4:	bf00      	nop
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	40007000 	.word	0x40007000

080037f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b088      	sub	sp, #32
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e2fe      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	d075      	beq.n	80038fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003812:	4b97      	ldr	r3, [pc, #604]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f003 030c 	and.w	r3, r3, #12
 800381a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800381c:	4b94      	ldr	r3, [pc, #592]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f003 0303 	and.w	r3, r3, #3
 8003824:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	2b0c      	cmp	r3, #12
 800382a:	d102      	bne.n	8003832 <HAL_RCC_OscConfig+0x3e>
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	2b03      	cmp	r3, #3
 8003830:	d002      	beq.n	8003838 <HAL_RCC_OscConfig+0x44>
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	2b08      	cmp	r3, #8
 8003836:	d10b      	bne.n	8003850 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003838:	4b8d      	ldr	r3, [pc, #564]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d05b      	beq.n	80038fc <HAL_RCC_OscConfig+0x108>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d157      	bne.n	80038fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e2d9      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003858:	d106      	bne.n	8003868 <HAL_RCC_OscConfig+0x74>
 800385a:	4b85      	ldr	r3, [pc, #532]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a84      	ldr	r2, [pc, #528]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003864:	6013      	str	r3, [r2, #0]
 8003866:	e01d      	b.n	80038a4 <HAL_RCC_OscConfig+0xb0>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003870:	d10c      	bne.n	800388c <HAL_RCC_OscConfig+0x98>
 8003872:	4b7f      	ldr	r3, [pc, #508]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a7e      	ldr	r2, [pc, #504]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003878:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800387c:	6013      	str	r3, [r2, #0]
 800387e:	4b7c      	ldr	r3, [pc, #496]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a7b      	ldr	r2, [pc, #492]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003888:	6013      	str	r3, [r2, #0]
 800388a:	e00b      	b.n	80038a4 <HAL_RCC_OscConfig+0xb0>
 800388c:	4b78      	ldr	r3, [pc, #480]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a77      	ldr	r2, [pc, #476]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003896:	6013      	str	r3, [r2, #0]
 8003898:	4b75      	ldr	r3, [pc, #468]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a74      	ldr	r2, [pc, #464]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800389e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d013      	beq.n	80038d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ac:	f7ff fc42 	bl	8003134 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038b4:	f7ff fc3e 	bl	8003134 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b64      	cmp	r3, #100	@ 0x64
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e29e      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038c6:	4b6a      	ldr	r3, [pc, #424]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCC_OscConfig+0xc0>
 80038d2:	e014      	b.n	80038fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d4:	f7ff fc2e 	bl	8003134 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038da:	e008      	b.n	80038ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038dc:	f7ff fc2a 	bl	8003134 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b64      	cmp	r3, #100	@ 0x64
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e28a      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038ee:	4b60      	ldr	r3, [pc, #384]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d1f0      	bne.n	80038dc <HAL_RCC_OscConfig+0xe8>
 80038fa:	e000      	b.n	80038fe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d075      	beq.n	80039f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800390a:	4b59      	ldr	r3, [pc, #356]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 030c 	and.w	r3, r3, #12
 8003912:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003914:	4b56      	ldr	r3, [pc, #344]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	f003 0303 	and.w	r3, r3, #3
 800391c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	2b0c      	cmp	r3, #12
 8003922:	d102      	bne.n	800392a <HAL_RCC_OscConfig+0x136>
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	2b02      	cmp	r3, #2
 8003928:	d002      	beq.n	8003930 <HAL_RCC_OscConfig+0x13c>
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	2b04      	cmp	r3, #4
 800392e:	d11f      	bne.n	8003970 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003930:	4b4f      	ldr	r3, [pc, #316]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_RCC_OscConfig+0x154>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e25d      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003948:	4b49      	ldr	r3, [pc, #292]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	061b      	lsls	r3, r3, #24
 8003956:	4946      	ldr	r1, [pc, #280]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003958:	4313      	orrs	r3, r2
 800395a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800395c:	4b45      	ldr	r3, [pc, #276]	@ (8003a74 <HAL_RCC_OscConfig+0x280>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff fb9b 	bl	800309c <HAL_InitTick>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d043      	beq.n	80039f4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e249      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d023      	beq.n	80039c0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003978:	4b3d      	ldr	r3, [pc, #244]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a3c      	ldr	r2, [pc, #240]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 800397e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003982:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003984:	f7ff fbd6 	bl	8003134 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800398c:	f7ff fbd2 	bl	8003134 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e232      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800399e:	4b34      	ldr	r3, [pc, #208]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039aa:	4b31      	ldr	r3, [pc, #196]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	061b      	lsls	r3, r3, #24
 80039b8:	492d      	ldr	r1, [pc, #180]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	604b      	str	r3, [r1, #4]
 80039be:	e01a      	b.n	80039f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 80039c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039cc:	f7ff fbb2 	bl	8003134 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039d4:	f7ff fbae 	bl	8003134 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e20e      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039e6:	4b22      	ldr	r3, [pc, #136]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0x1e0>
 80039f2:	e000      	b.n	80039f6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039f4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0308 	and.w	r3, r3, #8
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d041      	beq.n	8003a86 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d01c      	beq.n	8003a44 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a0a:	4b19      	ldr	r3, [pc, #100]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003a0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a10:	4a17      	ldr	r2, [pc, #92]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a1a:	f7ff fb8b 	bl	8003134 <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a20:	e008      	b.n	8003a34 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a22:	f7ff fb87 	bl	8003134 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e1e7      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a34:	4b0e      	ldr	r3, [pc, #56]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003a36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0ef      	beq.n	8003a22 <HAL_RCC_OscConfig+0x22e>
 8003a42:	e020      	b.n	8003a86 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a44:	4b0a      	ldr	r3, [pc, #40]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a4a:	4a09      	ldr	r2, [pc, #36]	@ (8003a70 <HAL_RCC_OscConfig+0x27c>)
 8003a4c:	f023 0301 	bic.w	r3, r3, #1
 8003a50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a54:	f7ff fb6e 	bl	8003134 <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a5a:	e00d      	b.n	8003a78 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a5c:	f7ff fb6a 	bl	8003134 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d906      	bls.n	8003a78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e1ca      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
 8003a6e:	bf00      	nop
 8003a70:	40021000 	.word	0x40021000
 8003a74:	20000088 	.word	0x20000088
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a78:	4b8c      	ldr	r3, [pc, #560]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d1ea      	bne.n	8003a5c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0304 	and.w	r3, r3, #4
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	f000 80a6 	beq.w	8003be0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a94:	2300      	movs	r3, #0
 8003a96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a98:	4b84      	ldr	r3, [pc, #528]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x2b4>
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x2b6>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00d      	beq.n	8003aca <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aae:	4b7f      	ldr	r3, [pc, #508]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab2:	4a7e      	ldr	r2, [pc, #504]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ab8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aba:	4b7c      	ldr	r3, [pc, #496]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aca:	4b79      	ldr	r3, [pc, #484]	@ (8003cb0 <HAL_RCC_OscConfig+0x4bc>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d118      	bne.n	8003b08 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ad6:	4b76      	ldr	r3, [pc, #472]	@ (8003cb0 <HAL_RCC_OscConfig+0x4bc>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a75      	ldr	r2, [pc, #468]	@ (8003cb0 <HAL_RCC_OscConfig+0x4bc>)
 8003adc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ae2:	f7ff fb27 	bl	8003134 <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae8:	e008      	b.n	8003afc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aea:	f7ff fb23 	bl	8003134 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d901      	bls.n	8003afc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e183      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003afc:	4b6c      	ldr	r3, [pc, #432]	@ (8003cb0 <HAL_RCC_OscConfig+0x4bc>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d0f0      	beq.n	8003aea <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d108      	bne.n	8003b22 <HAL_RCC_OscConfig+0x32e>
 8003b10:	4b66      	ldr	r3, [pc, #408]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b16:	4a65      	ldr	r2, [pc, #404]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b18:	f043 0301 	orr.w	r3, r3, #1
 8003b1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b20:	e024      	b.n	8003b6c <HAL_RCC_OscConfig+0x378>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	2b05      	cmp	r3, #5
 8003b28:	d110      	bne.n	8003b4c <HAL_RCC_OscConfig+0x358>
 8003b2a:	4b60      	ldr	r3, [pc, #384]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b30:	4a5e      	ldr	r2, [pc, #376]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b32:	f043 0304 	orr.w	r3, r3, #4
 8003b36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b3a:	4b5c      	ldr	r3, [pc, #368]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b40:	4a5a      	ldr	r2, [pc, #360]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b42:	f043 0301 	orr.w	r3, r3, #1
 8003b46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b4a:	e00f      	b.n	8003b6c <HAL_RCC_OscConfig+0x378>
 8003b4c:	4b57      	ldr	r3, [pc, #348]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b52:	4a56      	ldr	r2, [pc, #344]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b54:	f023 0301 	bic.w	r3, r3, #1
 8003b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b5c:	4b53      	ldr	r3, [pc, #332]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b62:	4a52      	ldr	r2, [pc, #328]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b64:	f023 0304 	bic.w	r3, r3, #4
 8003b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d016      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b74:	f7ff fade 	bl	8003134 <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b7a:	e00a      	b.n	8003b92 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b7c:	f7ff fada 	bl	8003134 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e138      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b92:	4b46      	ldr	r3, [pc, #280]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d0ed      	beq.n	8003b7c <HAL_RCC_OscConfig+0x388>
 8003ba0:	e015      	b.n	8003bce <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba2:	f7ff fac7 	bl	8003134 <HAL_GetTick>
 8003ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ba8:	e00a      	b.n	8003bc0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003baa:	f7ff fac3 	bl	8003134 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e121      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bc0:	4b3a      	ldr	r3, [pc, #232]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1ed      	bne.n	8003baa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003bce:	7ffb      	ldrb	r3, [r7, #31]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d105      	bne.n	8003be0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bd4:	4b35      	ldr	r3, [pc, #212]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd8:	4a34      	ldr	r2, [pc, #208]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bde:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d03c      	beq.n	8003c66 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d01c      	beq.n	8003c2e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003bf4:	4b2d      	ldr	r3, [pc, #180]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003bf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bfa:	4a2c      	ldr	r2, [pc, #176]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003bfc:	f043 0301 	orr.w	r3, r3, #1
 8003c00:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c04:	f7ff fa96 	bl	8003134 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c0c:	f7ff fa92 	bl	8003134 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e0f2      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c1e:	4b23      	ldr	r3, [pc, #140]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003c20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0ef      	beq.n	8003c0c <HAL_RCC_OscConfig+0x418>
 8003c2c:	e01b      	b.n	8003c66 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c2e:	4b1f      	ldr	r3, [pc, #124]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003c30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c34:	4a1d      	ldr	r2, [pc, #116]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003c36:	f023 0301 	bic.w	r3, r3, #1
 8003c3a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c3e:	f7ff fa79 	bl	8003134 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c46:	f7ff fa75 	bl	8003134 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e0d5      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c58:	4b14      	ldr	r3, [pc, #80]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003c5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1ef      	bne.n	8003c46 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f000 80c9 	beq.w	8003e02 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c70:	4b0e      	ldr	r3, [pc, #56]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 030c 	and.w	r3, r3, #12
 8003c78:	2b0c      	cmp	r3, #12
 8003c7a:	f000 8083 	beq.w	8003d84 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69db      	ldr	r3, [r3, #28]
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d15e      	bne.n	8003d44 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c86:	4b09      	ldr	r3, [pc, #36]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a08      	ldr	r2, [pc, #32]	@ (8003cac <HAL_RCC_OscConfig+0x4b8>)
 8003c8c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c92:	f7ff fa4f 	bl	8003134 <HAL_GetTick>
 8003c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c98:	e00c      	b.n	8003cb4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c9a:	f7ff fa4b 	bl	8003134 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d905      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e0ab      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cb4:	4b55      	ldr	r3, [pc, #340]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1ec      	bne.n	8003c9a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc0:	4b52      	ldr	r3, [pc, #328]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003cc2:	68da      	ldr	r2, [r3, #12]
 8003cc4:	4b52      	ldr	r3, [pc, #328]	@ (8003e10 <HAL_RCC_OscConfig+0x61c>)
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6a11      	ldr	r1, [r2, #32]
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cd0:	3a01      	subs	r2, #1
 8003cd2:	0112      	lsls	r2, r2, #4
 8003cd4:	4311      	orrs	r1, r2
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003cda:	0212      	lsls	r2, r2, #8
 8003cdc:	4311      	orrs	r1, r2
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ce2:	0852      	lsrs	r2, r2, #1
 8003ce4:	3a01      	subs	r2, #1
 8003ce6:	0552      	lsls	r2, r2, #21
 8003ce8:	4311      	orrs	r1, r2
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cee:	0852      	lsrs	r2, r2, #1
 8003cf0:	3a01      	subs	r2, #1
 8003cf2:	0652      	lsls	r2, r2, #25
 8003cf4:	4311      	orrs	r1, r2
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003cfa:	06d2      	lsls	r2, r2, #27
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	4943      	ldr	r1, [pc, #268]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d04:	4b41      	ldr	r3, [pc, #260]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a40      	ldr	r2, [pc, #256]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d0e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d10:	4b3e      	ldr	r3, [pc, #248]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	4a3d      	ldr	r2, [pc, #244]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d1a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1c:	f7ff fa0a 	bl	8003134 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d24:	f7ff fa06 	bl	8003134 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e066      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d36:	4b35      	ldr	r3, [pc, #212]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d0f0      	beq.n	8003d24 <HAL_RCC_OscConfig+0x530>
 8003d42:	e05e      	b.n	8003e02 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d44:	4b31      	ldr	r3, [pc, #196]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a30      	ldr	r2, [pc, #192]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d50:	f7ff f9f0 	bl	8003134 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d58:	f7ff f9ec 	bl	8003134 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e04c      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d6a:	4b28      	ldr	r3, [pc, #160]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1f0      	bne.n	8003d58 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003d76:	4b25      	ldr	r3, [pc, #148]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	4924      	ldr	r1, [pc, #144]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d7c:	4b25      	ldr	r3, [pc, #148]	@ (8003e14 <HAL_RCC_OscConfig+0x620>)
 8003d7e:	4013      	ands	r3, r2
 8003d80:	60cb      	str	r3, [r1, #12]
 8003d82:	e03e      	b.n	8003e02 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	69db      	ldr	r3, [r3, #28]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d101      	bne.n	8003d90 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e039      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003d90:	4b1e      	ldr	r3, [pc, #120]	@ (8003e0c <HAL_RCC_OscConfig+0x618>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f003 0203 	and.w	r2, r3, #3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d12c      	bne.n	8003dfe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dae:	3b01      	subs	r3, #1
 8003db0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d123      	bne.n	8003dfe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d11b      	bne.n	8003dfe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d113      	bne.n	8003dfe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de0:	085b      	lsrs	r3, r3, #1
 8003de2:	3b01      	subs	r3, #1
 8003de4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d109      	bne.n	8003dfe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df4:	085b      	lsrs	r3, r3, #1
 8003df6:	3b01      	subs	r3, #1
 8003df8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d001      	beq.n	8003e02 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e000      	b.n	8003e04 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3720      	adds	r7, #32
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	019f800c 	.word	0x019f800c
 8003e14:	feeefffc 	.word	0xfeeefffc

08003e18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e22:	2300      	movs	r3, #0
 8003e24:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e11e      	b.n	800406e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e30:	4b91      	ldr	r3, [pc, #580]	@ (8004078 <HAL_RCC_ClockConfig+0x260>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 030f 	and.w	r3, r3, #15
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d910      	bls.n	8003e60 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e3e:	4b8e      	ldr	r3, [pc, #568]	@ (8004078 <HAL_RCC_ClockConfig+0x260>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 020f 	bic.w	r2, r3, #15
 8003e46:	498c      	ldr	r1, [pc, #560]	@ (8004078 <HAL_RCC_ClockConfig+0x260>)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4e:	4b8a      	ldr	r3, [pc, #552]	@ (8004078 <HAL_RCC_ClockConfig+0x260>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 030f 	and.w	r3, r3, #15
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e106      	b.n	800406e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0301 	and.w	r3, r3, #1
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d073      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	2b03      	cmp	r3, #3
 8003e72:	d129      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e74:	4b81      	ldr	r3, [pc, #516]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e0f4      	b.n	800406e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003e84:	f000 f99e 	bl	80041c4 <RCC_GetSysClockFreqFromPLLSource>
 8003e88:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	4a7c      	ldr	r2, [pc, #496]	@ (8004080 <HAL_RCC_ClockConfig+0x268>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d93f      	bls.n	8003f12 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003e92:	4b7a      	ldr	r3, [pc, #488]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d009      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d033      	beq.n	8003f12 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d12f      	bne.n	8003f12 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003eb2:	4b72      	ldr	r3, [pc, #456]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003eba:	4a70      	ldr	r2, [pc, #448]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ec0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003ec2:	2380      	movs	r3, #128	@ 0x80
 8003ec4:	617b      	str	r3, [r7, #20]
 8003ec6:	e024      	b.n	8003f12 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d107      	bne.n	8003ee0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ed0:	4b6a      	ldr	r3, [pc, #424]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d109      	bne.n	8003ef0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e0c6      	b.n	800406e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ee0:	4b66      	ldr	r3, [pc, #408]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d101      	bne.n	8003ef0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e0be      	b.n	800406e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003ef0:	f000 f8ce 	bl	8004090 <HAL_RCC_GetSysClockFreq>
 8003ef4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	4a61      	ldr	r2, [pc, #388]	@ (8004080 <HAL_RCC_ClockConfig+0x268>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d909      	bls.n	8003f12 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003efe:	4b5f      	ldr	r3, [pc, #380]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f06:	4a5d      	ldr	r2, [pc, #372]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f0c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003f0e:	2380      	movs	r3, #128	@ 0x80
 8003f10:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f12:	4b5a      	ldr	r3, [pc, #360]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f023 0203 	bic.w	r2, r3, #3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	4957      	ldr	r1, [pc, #348]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f24:	f7ff f906 	bl	8003134 <HAL_GetTick>
 8003f28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f2a:	e00a      	b.n	8003f42 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f2c:	f7ff f902 	bl	8003134 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e095      	b.n	800406e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f42:	4b4e      	ldr	r3, [pc, #312]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f003 020c 	and.w	r2, r3, #12
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d1eb      	bne.n	8003f2c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d023      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d005      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f6c:	4b43      	ldr	r3, [pc, #268]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	4a42      	ldr	r2, [pc, #264]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f72:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f76:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0308 	and.w	r3, r3, #8
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d007      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003f84:	4b3d      	ldr	r3, [pc, #244]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003f8c:	4a3b      	ldr	r2, [pc, #236]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f92:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f94:	4b39      	ldr	r3, [pc, #228]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	4936      	ldr	r1, [pc, #216]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	608b      	str	r3, [r1, #8]
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	2b80      	cmp	r3, #128	@ 0x80
 8003fac:	d105      	bne.n	8003fba <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003fae:	4b33      	ldr	r3, [pc, #204]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	4a32      	ldr	r2, [pc, #200]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8003fb4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fb8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fba:	4b2f      	ldr	r3, [pc, #188]	@ (8004078 <HAL_RCC_ClockConfig+0x260>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d21d      	bcs.n	8004004 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8004078 <HAL_RCC_ClockConfig+0x260>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f023 020f 	bic.w	r2, r3, #15
 8003fd0:	4929      	ldr	r1, [pc, #164]	@ (8004078 <HAL_RCC_ClockConfig+0x260>)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003fd8:	f7ff f8ac 	bl	8003134 <HAL_GetTick>
 8003fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fe0:	f7ff f8a8 	bl	8003134 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e03b      	b.n	800406e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ff6:	4b20      	ldr	r3, [pc, #128]	@ (8004078 <HAL_RCC_ClockConfig+0x260>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 030f 	and.w	r3, r3, #15
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	429a      	cmp	r2, r3
 8004002:	d1ed      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	d008      	beq.n	8004022 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004010:	4b1a      	ldr	r3, [pc, #104]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	4917      	ldr	r1, [pc, #92]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 800401e:	4313      	orrs	r3, r2
 8004020:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0308 	and.w	r3, r3, #8
 800402a:	2b00      	cmp	r3, #0
 800402c:	d009      	beq.n	8004042 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800402e:	4b13      	ldr	r3, [pc, #76]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	490f      	ldr	r1, [pc, #60]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 800403e:	4313      	orrs	r3, r2
 8004040:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004042:	f000 f825 	bl	8004090 <HAL_RCC_GetSysClockFreq>
 8004046:	4602      	mov	r2, r0
 8004048:	4b0c      	ldr	r3, [pc, #48]	@ (800407c <HAL_RCC_ClockConfig+0x264>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	091b      	lsrs	r3, r3, #4
 800404e:	f003 030f 	and.w	r3, r3, #15
 8004052:	490c      	ldr	r1, [pc, #48]	@ (8004084 <HAL_RCC_ClockConfig+0x26c>)
 8004054:	5ccb      	ldrb	r3, [r1, r3]
 8004056:	f003 031f 	and.w	r3, r3, #31
 800405a:	fa22 f303 	lsr.w	r3, r2, r3
 800405e:	4a0a      	ldr	r2, [pc, #40]	@ (8004088 <HAL_RCC_ClockConfig+0x270>)
 8004060:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004062:	4b0a      	ldr	r3, [pc, #40]	@ (800408c <HAL_RCC_ClockConfig+0x274>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff f818 	bl	800309c <HAL_InitTick>
 800406c:	4603      	mov	r3, r0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	40022000 	.word	0x40022000
 800407c:	40021000 	.word	0x40021000
 8004080:	04c4b400 	.word	0x04c4b400
 8004084:	08007008 	.word	0x08007008
 8004088:	20000084 	.word	0x20000084
 800408c:	20000088 	.word	0x20000088

08004090 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004090:	b480      	push	{r7}
 8004092:	b087      	sub	sp, #28
 8004094:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004096:	4b2c      	ldr	r3, [pc, #176]	@ (8004148 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 030c 	and.w	r3, r3, #12
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d102      	bne.n	80040a8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040a2:	4b2a      	ldr	r3, [pc, #168]	@ (800414c <HAL_RCC_GetSysClockFreq+0xbc>)
 80040a4:	613b      	str	r3, [r7, #16]
 80040a6:	e047      	b.n	8004138 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80040a8:	4b27      	ldr	r3, [pc, #156]	@ (8004148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 030c 	and.w	r3, r3, #12
 80040b0:	2b08      	cmp	r3, #8
 80040b2:	d102      	bne.n	80040ba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040b4:	4b26      	ldr	r3, [pc, #152]	@ (8004150 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040b6:	613b      	str	r3, [r7, #16]
 80040b8:	e03e      	b.n	8004138 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80040ba:	4b23      	ldr	r3, [pc, #140]	@ (8004148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 030c 	and.w	r3, r3, #12
 80040c2:	2b0c      	cmp	r3, #12
 80040c4:	d136      	bne.n	8004134 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040c6:	4b20      	ldr	r3, [pc, #128]	@ (8004148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	f003 0303 	and.w	r3, r3, #3
 80040ce:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	3301      	adds	r3, #1
 80040dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2b03      	cmp	r3, #3
 80040e2:	d10c      	bne.n	80040fe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040e4:	4a1a      	ldr	r2, [pc, #104]	@ (8004150 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ec:	4a16      	ldr	r2, [pc, #88]	@ (8004148 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040ee:	68d2      	ldr	r2, [r2, #12]
 80040f0:	0a12      	lsrs	r2, r2, #8
 80040f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80040f6:	fb02 f303 	mul.w	r3, r2, r3
 80040fa:	617b      	str	r3, [r7, #20]
      break;
 80040fc:	e00c      	b.n	8004118 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040fe:	4a13      	ldr	r2, [pc, #76]	@ (800414c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	fbb2 f3f3 	udiv	r3, r2, r3
 8004106:	4a10      	ldr	r2, [pc, #64]	@ (8004148 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004108:	68d2      	ldr	r2, [r2, #12]
 800410a:	0a12      	lsrs	r2, r2, #8
 800410c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004110:	fb02 f303 	mul.w	r3, r2, r3
 8004114:	617b      	str	r3, [r7, #20]
      break;
 8004116:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004118:	4b0b      	ldr	r3, [pc, #44]	@ (8004148 <HAL_RCC_GetSysClockFreq+0xb8>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	0e5b      	lsrs	r3, r3, #25
 800411e:	f003 0303 	and.w	r3, r3, #3
 8004122:	3301      	adds	r3, #1
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	e001      	b.n	8004138 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004134:	2300      	movs	r3, #0
 8004136:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004138:	693b      	ldr	r3, [r7, #16]
}
 800413a:	4618      	mov	r0, r3
 800413c:	371c      	adds	r7, #28
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	40021000 	.word	0x40021000
 800414c:	00f42400 	.word	0x00f42400
 8004150:	007a1200 	.word	0x007a1200

08004154 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004154:	b480      	push	{r7}
 8004156:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004158:	4b03      	ldr	r3, [pc, #12]	@ (8004168 <HAL_RCC_GetHCLKFreq+0x14>)
 800415a:	681b      	ldr	r3, [r3, #0]
}
 800415c:	4618      	mov	r0, r3
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	20000084 	.word	0x20000084

0800416c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004170:	f7ff fff0 	bl	8004154 <HAL_RCC_GetHCLKFreq>
 8004174:	4602      	mov	r2, r0
 8004176:	4b06      	ldr	r3, [pc, #24]	@ (8004190 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	0a1b      	lsrs	r3, r3, #8
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	4904      	ldr	r1, [pc, #16]	@ (8004194 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004182:	5ccb      	ldrb	r3, [r1, r3]
 8004184:	f003 031f 	and.w	r3, r3, #31
 8004188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800418c:	4618      	mov	r0, r3
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000
 8004194:	08007018 	.word	0x08007018

08004198 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800419c:	f7ff ffda 	bl	8004154 <HAL_RCC_GetHCLKFreq>
 80041a0:	4602      	mov	r2, r0
 80041a2:	4b06      	ldr	r3, [pc, #24]	@ (80041bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	0adb      	lsrs	r3, r3, #11
 80041a8:	f003 0307 	and.w	r3, r3, #7
 80041ac:	4904      	ldr	r1, [pc, #16]	@ (80041c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041ae:	5ccb      	ldrb	r3, [r1, r3]
 80041b0:	f003 031f 	and.w	r3, r3, #31
 80041b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40021000 	.word	0x40021000
 80041c0:	08007018 	.word	0x08007018

080041c4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b087      	sub	sp, #28
 80041c8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004244 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	f003 0303 	and.w	r3, r3, #3
 80041d2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004244 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	091b      	lsrs	r3, r3, #4
 80041da:	f003 030f 	and.w	r3, r3, #15
 80041de:	3301      	adds	r3, #1
 80041e0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b03      	cmp	r3, #3
 80041e6:	d10c      	bne.n	8004202 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041e8:	4a17      	ldr	r2, [pc, #92]	@ (8004248 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f0:	4a14      	ldr	r2, [pc, #80]	@ (8004244 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041f2:	68d2      	ldr	r2, [r2, #12]
 80041f4:	0a12      	lsrs	r2, r2, #8
 80041f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041fa:	fb02 f303 	mul.w	r3, r2, r3
 80041fe:	617b      	str	r3, [r7, #20]
    break;
 8004200:	e00c      	b.n	800421c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004202:	4a12      	ldr	r2, [pc, #72]	@ (800424c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	fbb2 f3f3 	udiv	r3, r2, r3
 800420a:	4a0e      	ldr	r2, [pc, #56]	@ (8004244 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800420c:	68d2      	ldr	r2, [r2, #12]
 800420e:	0a12      	lsrs	r2, r2, #8
 8004210:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004214:	fb02 f303 	mul.w	r3, r2, r3
 8004218:	617b      	str	r3, [r7, #20]
    break;
 800421a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800421c:	4b09      	ldr	r3, [pc, #36]	@ (8004244 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	0e5b      	lsrs	r3, r3, #25
 8004222:	f003 0303 	and.w	r3, r3, #3
 8004226:	3301      	adds	r3, #1
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	fbb2 f3f3 	udiv	r3, r2, r3
 8004234:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004236:	687b      	ldr	r3, [r7, #4]
}
 8004238:	4618      	mov	r0, r3
 800423a:	371c      	adds	r7, #28
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr
 8004244:	40021000 	.word	0x40021000
 8004248:	007a1200 	.word	0x007a1200
 800424c:	00f42400 	.word	0x00f42400

08004250 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004258:	2300      	movs	r3, #0
 800425a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800425c:	2300      	movs	r3, #0
 800425e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004268:	2b00      	cmp	r3, #0
 800426a:	f000 8098 	beq.w	800439e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800426e:	2300      	movs	r3, #0
 8004270:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004272:	4b43      	ldr	r3, [pc, #268]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10d      	bne.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800427e:	4b40      	ldr	r3, [pc, #256]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004282:	4a3f      	ldr	r2, [pc, #252]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004288:	6593      	str	r3, [r2, #88]	@ 0x58
 800428a:	4b3d      	ldr	r3, [pc, #244]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800428c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800428e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004292:	60bb      	str	r3, [r7, #8]
 8004294:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004296:	2301      	movs	r3, #1
 8004298:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800429a:	4b3a      	ldr	r3, [pc, #232]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a39      	ldr	r2, [pc, #228]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042a6:	f7fe ff45 	bl	8003134 <HAL_GetTick>
 80042aa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042ac:	e009      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ae:	f7fe ff41 	bl	8003134 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d902      	bls.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	74fb      	strb	r3, [r7, #19]
        break;
 80042c0:	e005      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042c2:	4b30      	ldr	r3, [pc, #192]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0ef      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80042ce:	7cfb      	ldrb	r3, [r7, #19]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d159      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042d4:	4b2a      	ldr	r3, [pc, #168]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042de:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d01e      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d019      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042f0:	4b23      	ldr	r3, [pc, #140]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042fc:	4b20      	ldr	r3, [pc, #128]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004302:	4a1f      	ldr	r2, [pc, #124]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004308:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800430c:	4b1c      	ldr	r3, [pc, #112]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800430e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004312:	4a1b      	ldr	r2, [pc, #108]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004314:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800431c:	4a18      	ldr	r2, [pc, #96]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	f003 0301 	and.w	r3, r3, #1
 800432a:	2b00      	cmp	r3, #0
 800432c:	d016      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432e:	f7fe ff01 	bl	8003134 <HAL_GetTick>
 8004332:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004334:	e00b      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004336:	f7fe fefd 	bl	8003134 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004344:	4293      	cmp	r3, r2
 8004346:	d902      	bls.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	74fb      	strb	r3, [r7, #19]
            break;
 800434c:	e006      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800434e:	4b0c      	ldr	r3, [pc, #48]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d0ec      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800435c:	7cfb      	ldrb	r3, [r7, #19]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10b      	bne.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004362:	4b07      	ldr	r3, [pc, #28]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004368:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004370:	4903      	ldr	r1, [pc, #12]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004372:	4313      	orrs	r3, r2
 8004374:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004378:	e008      	b.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800437a:	7cfb      	ldrb	r3, [r7, #19]
 800437c:	74bb      	strb	r3, [r7, #18]
 800437e:	e005      	b.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004380:	40021000 	.word	0x40021000
 8004384:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004388:	7cfb      	ldrb	r3, [r7, #19]
 800438a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800438c:	7c7b      	ldrb	r3, [r7, #17]
 800438e:	2b01      	cmp	r3, #1
 8004390:	d105      	bne.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004392:	4ba7      	ldr	r3, [pc, #668]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004396:	4aa6      	ldr	r2, [pc, #664]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004398:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800439c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043aa:	4ba1      	ldr	r3, [pc, #644]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b0:	f023 0203 	bic.w	r2, r3, #3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	499d      	ldr	r1, [pc, #628]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00a      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043cc:	4b98      	ldr	r3, [pc, #608]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d2:	f023 020c 	bic.w	r2, r3, #12
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	4995      	ldr	r1, [pc, #596]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0304 	and.w	r3, r3, #4
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043ee:	4b90      	ldr	r3, [pc, #576]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	498c      	ldr	r1, [pc, #560]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0308 	and.w	r3, r3, #8
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00a      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004410:	4b87      	ldr	r3, [pc, #540]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004416:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	4984      	ldr	r1, [pc, #528]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004420:	4313      	orrs	r3, r2
 8004422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0310 	and.w	r3, r3, #16
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00a      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004432:	4b7f      	ldr	r3, [pc, #508]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004438:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	497b      	ldr	r1, [pc, #492]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004442:	4313      	orrs	r3, r2
 8004444:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0320 	and.w	r3, r3, #32
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00a      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004454:	4b76      	ldr	r3, [pc, #472]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	4973      	ldr	r1, [pc, #460]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004464:	4313      	orrs	r3, r2
 8004466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00a      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004476:	4b6e      	ldr	r3, [pc, #440]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004478:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800447c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	496a      	ldr	r1, [pc, #424]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004486:	4313      	orrs	r3, r2
 8004488:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00a      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004498:	4b65      	ldr	r3, [pc, #404]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a1b      	ldr	r3, [r3, #32]
 80044a6:	4962      	ldr	r1, [pc, #392]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00a      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044ba:	4b5d      	ldr	r3, [pc, #372]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	4959      	ldr	r1, [pc, #356]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00a      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80044dc:	4b54      	ldr	r3, [pc, #336]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044e2:	f023 0203 	bic.w	r2, r3, #3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ea:	4951      	ldr	r1, [pc, #324]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00a      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004504:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450c:	4948      	ldr	r1, [pc, #288]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450e:	4313      	orrs	r3, r2
 8004510:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800451c:	2b00      	cmp	r3, #0
 800451e:	d015      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004520:	4b43      	ldr	r3, [pc, #268]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004526:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452e:	4940      	ldr	r1, [pc, #256]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004530:	4313      	orrs	r3, r2
 8004532:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800453e:	d105      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004540:	4b3b      	ldr	r3, [pc, #236]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	4a3a      	ldr	r2, [pc, #232]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004546:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800454a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004554:	2b00      	cmp	r3, #0
 8004556:	d015      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004558:	4b35      	ldr	r3, [pc, #212]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800455a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004566:	4932      	ldr	r1, [pc, #200]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004568:	4313      	orrs	r3, r2
 800456a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004572:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004576:	d105      	bne.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004578:	4b2d      	ldr	r3, [pc, #180]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	4a2c      	ldr	r2, [pc, #176]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800457e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004582:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d015      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004590:	4b27      	ldr	r3, [pc, #156]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004596:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459e:	4924      	ldr	r1, [pc, #144]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045ae:	d105      	bne.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045ba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d015      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045c8:	4b19      	ldr	r3, [pc, #100]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045d6:	4916      	ldr	r1, [pc, #88]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045e6:	d105      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e8:	4b11      	ldr	r3, [pc, #68]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4a10      	ldr	r2, [pc, #64]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045f2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d019      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004600:	4b0b      	ldr	r3, [pc, #44]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004606:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800460e:	4908      	ldr	r1, [pc, #32]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800461e:	d109      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004620:	4b03      	ldr	r3, [pc, #12]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	4a02      	ldr	r2, [pc, #8]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004626:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800462a:	60d3      	str	r3, [r2, #12]
 800462c:	e002      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800462e:	bf00      	nop
 8004630:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d015      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004640:	4b29      	ldr	r3, [pc, #164]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004646:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800464e:	4926      	ldr	r1, [pc, #152]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004650:	4313      	orrs	r3, r2
 8004652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800465a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800465e:	d105      	bne.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004660:	4b21      	ldr	r3, [pc, #132]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4a20      	ldr	r2, [pc, #128]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004666:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800466a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d015      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004678:	4b1b      	ldr	r3, [pc, #108]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800467a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800467e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004686:	4918      	ldr	r1, [pc, #96]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004688:	4313      	orrs	r3, r2
 800468a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004696:	d105      	bne.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004698:	4b13      	ldr	r3, [pc, #76]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4a12      	ldr	r2, [pc, #72]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800469e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046a2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d015      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80046b0:	4b0d      	ldr	r3, [pc, #52]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046be:	490a      	ldr	r1, [pc, #40]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046ce:	d105      	bne.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046d0:	4b05      	ldr	r3, [pc, #20]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	4a04      	ldr	r2, [pc, #16]	@ (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046da:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80046dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40021000 	.word	0x40021000

080046ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e049      	b.n	8004792 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fe fac2 	bl	8002c9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3304      	adds	r3, #4
 8004728:	4619      	mov	r1, r3
 800472a:	4610      	mov	r0, r2
 800472c:	f000 fd96 	bl	800525c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
	...

0800479c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d001      	beq.n	80047b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e054      	b.n	800485e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f042 0201 	orr.w	r2, r2, #1
 80047ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a26      	ldr	r2, [pc, #152]	@ (800486c <HAL_TIM_Base_Start_IT+0xd0>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d022      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x80>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047de:	d01d      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x80>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a22      	ldr	r2, [pc, #136]	@ (8004870 <HAL_TIM_Base_Start_IT+0xd4>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d018      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x80>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a21      	ldr	r2, [pc, #132]	@ (8004874 <HAL_TIM_Base_Start_IT+0xd8>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d013      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x80>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004878 <HAL_TIM_Base_Start_IT+0xdc>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d00e      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x80>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a1e      	ldr	r2, [pc, #120]	@ (800487c <HAL_TIM_Base_Start_IT+0xe0>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d009      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x80>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a1c      	ldr	r2, [pc, #112]	@ (8004880 <HAL_TIM_Base_Start_IT+0xe4>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d004      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x80>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a1b      	ldr	r2, [pc, #108]	@ (8004884 <HAL_TIM_Base_Start_IT+0xe8>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d115      	bne.n	8004848 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689a      	ldr	r2, [r3, #8]
 8004822:	4b19      	ldr	r3, [pc, #100]	@ (8004888 <HAL_TIM_Base_Start_IT+0xec>)
 8004824:	4013      	ands	r3, r2
 8004826:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2b06      	cmp	r3, #6
 800482c:	d015      	beq.n	800485a <HAL_TIM_Base_Start_IT+0xbe>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004834:	d011      	beq.n	800485a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0201 	orr.w	r2, r2, #1
 8004844:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004846:	e008      	b.n	800485a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f042 0201 	orr.w	r2, r2, #1
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	e000      	b.n	800485c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800485a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3714      	adds	r7, #20
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	40012c00 	.word	0x40012c00
 8004870:	40000400 	.word	0x40000400
 8004874:	40000800 	.word	0x40000800
 8004878:	40000c00 	.word	0x40000c00
 800487c:	40013400 	.word	0x40013400
 8004880:	40014000 	.word	0x40014000
 8004884:	40015000 	.word	0x40015000
 8004888:	00010007 	.word	0x00010007

0800488c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e049      	b.n	8004932 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d106      	bne.n	80048b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 f841 	bl	800493a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2202      	movs	r2, #2
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3304      	adds	r3, #4
 80048c8:	4619      	mov	r1, r3
 80048ca:	4610      	mov	r0, r2
 80048cc:	f000 fcc6 	bl	800525c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
	...

08004950 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d109      	bne.n	8004974 <HAL_TIM_PWM_Start+0x24>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004966:	b2db      	uxtb	r3, r3
 8004968:	2b01      	cmp	r3, #1
 800496a:	bf14      	ite	ne
 800496c:	2301      	movne	r3, #1
 800496e:	2300      	moveq	r3, #0
 8004970:	b2db      	uxtb	r3, r3
 8004972:	e03c      	b.n	80049ee <HAL_TIM_PWM_Start+0x9e>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	2b04      	cmp	r3, #4
 8004978:	d109      	bne.n	800498e <HAL_TIM_PWM_Start+0x3e>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004980:	b2db      	uxtb	r3, r3
 8004982:	2b01      	cmp	r3, #1
 8004984:	bf14      	ite	ne
 8004986:	2301      	movne	r3, #1
 8004988:	2300      	moveq	r3, #0
 800498a:	b2db      	uxtb	r3, r3
 800498c:	e02f      	b.n	80049ee <HAL_TIM_PWM_Start+0x9e>
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b08      	cmp	r3, #8
 8004992:	d109      	bne.n	80049a8 <HAL_TIM_PWM_Start+0x58>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b01      	cmp	r3, #1
 800499e:	bf14      	ite	ne
 80049a0:	2301      	movne	r3, #1
 80049a2:	2300      	moveq	r3, #0
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	e022      	b.n	80049ee <HAL_TIM_PWM_Start+0x9e>
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	2b0c      	cmp	r3, #12
 80049ac:	d109      	bne.n	80049c2 <HAL_TIM_PWM_Start+0x72>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	bf14      	ite	ne
 80049ba:	2301      	movne	r3, #1
 80049bc:	2300      	moveq	r3, #0
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	e015      	b.n	80049ee <HAL_TIM_PWM_Start+0x9e>
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b10      	cmp	r3, #16
 80049c6:	d109      	bne.n	80049dc <HAL_TIM_PWM_Start+0x8c>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	bf14      	ite	ne
 80049d4:	2301      	movne	r3, #1
 80049d6:	2300      	moveq	r3, #0
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	e008      	b.n	80049ee <HAL_TIM_PWM_Start+0x9e>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	bf14      	ite	ne
 80049e8:	2301      	movne	r3, #1
 80049ea:	2300      	moveq	r3, #0
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e0a6      	b.n	8004b44 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d104      	bne.n	8004a06 <HAL_TIM_PWM_Start+0xb6>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2202      	movs	r2, #2
 8004a00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a04:	e023      	b.n	8004a4e <HAL_TIM_PWM_Start+0xfe>
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	2b04      	cmp	r3, #4
 8004a0a:	d104      	bne.n	8004a16 <HAL_TIM_PWM_Start+0xc6>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2202      	movs	r2, #2
 8004a10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a14:	e01b      	b.n	8004a4e <HAL_TIM_PWM_Start+0xfe>
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	2b08      	cmp	r3, #8
 8004a1a:	d104      	bne.n	8004a26 <HAL_TIM_PWM_Start+0xd6>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a24:	e013      	b.n	8004a4e <HAL_TIM_PWM_Start+0xfe>
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	2b0c      	cmp	r3, #12
 8004a2a:	d104      	bne.n	8004a36 <HAL_TIM_PWM_Start+0xe6>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a34:	e00b      	b.n	8004a4e <HAL_TIM_PWM_Start+0xfe>
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	2b10      	cmp	r3, #16
 8004a3a:	d104      	bne.n	8004a46 <HAL_TIM_PWM_Start+0xf6>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2202      	movs	r2, #2
 8004a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a44:	e003      	b.n	8004a4e <HAL_TIM_PWM_Start+0xfe>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2202      	movs	r2, #2
 8004a4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2201      	movs	r2, #1
 8004a54:	6839      	ldr	r1, [r7, #0]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f001 f87a 	bl	8005b50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a3a      	ldr	r2, [pc, #232]	@ (8004b4c <HAL_TIM_PWM_Start+0x1fc>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d018      	beq.n	8004a98 <HAL_TIM_PWM_Start+0x148>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a39      	ldr	r2, [pc, #228]	@ (8004b50 <HAL_TIM_PWM_Start+0x200>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d013      	beq.n	8004a98 <HAL_TIM_PWM_Start+0x148>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a37      	ldr	r2, [pc, #220]	@ (8004b54 <HAL_TIM_PWM_Start+0x204>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d00e      	beq.n	8004a98 <HAL_TIM_PWM_Start+0x148>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a36      	ldr	r2, [pc, #216]	@ (8004b58 <HAL_TIM_PWM_Start+0x208>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d009      	beq.n	8004a98 <HAL_TIM_PWM_Start+0x148>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a34      	ldr	r2, [pc, #208]	@ (8004b5c <HAL_TIM_PWM_Start+0x20c>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d004      	beq.n	8004a98 <HAL_TIM_PWM_Start+0x148>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a33      	ldr	r2, [pc, #204]	@ (8004b60 <HAL_TIM_PWM_Start+0x210>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d101      	bne.n	8004a9c <HAL_TIM_PWM_Start+0x14c>
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e000      	b.n	8004a9e <HAL_TIM_PWM_Start+0x14e>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d007      	beq.n	8004ab2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ab0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a25      	ldr	r2, [pc, #148]	@ (8004b4c <HAL_TIM_PWM_Start+0x1fc>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d022      	beq.n	8004b02 <HAL_TIM_PWM_Start+0x1b2>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac4:	d01d      	beq.n	8004b02 <HAL_TIM_PWM_Start+0x1b2>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a26      	ldr	r2, [pc, #152]	@ (8004b64 <HAL_TIM_PWM_Start+0x214>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d018      	beq.n	8004b02 <HAL_TIM_PWM_Start+0x1b2>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a24      	ldr	r2, [pc, #144]	@ (8004b68 <HAL_TIM_PWM_Start+0x218>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d013      	beq.n	8004b02 <HAL_TIM_PWM_Start+0x1b2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a23      	ldr	r2, [pc, #140]	@ (8004b6c <HAL_TIM_PWM_Start+0x21c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d00e      	beq.n	8004b02 <HAL_TIM_PWM_Start+0x1b2>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a19      	ldr	r2, [pc, #100]	@ (8004b50 <HAL_TIM_PWM_Start+0x200>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d009      	beq.n	8004b02 <HAL_TIM_PWM_Start+0x1b2>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a18      	ldr	r2, [pc, #96]	@ (8004b54 <HAL_TIM_PWM_Start+0x204>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d004      	beq.n	8004b02 <HAL_TIM_PWM_Start+0x1b2>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a18      	ldr	r2, [pc, #96]	@ (8004b60 <HAL_TIM_PWM_Start+0x210>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d115      	bne.n	8004b2e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	4b19      	ldr	r3, [pc, #100]	@ (8004b70 <HAL_TIM_PWM_Start+0x220>)
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2b06      	cmp	r3, #6
 8004b12:	d015      	beq.n	8004b40 <HAL_TIM_PWM_Start+0x1f0>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b1a:	d011      	beq.n	8004b40 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0201 	orr.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b2c:	e008      	b.n	8004b40 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f042 0201 	orr.w	r2, r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	e000      	b.n	8004b42 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	40012c00 	.word	0x40012c00
 8004b50:	40013400 	.word	0x40013400
 8004b54:	40014000 	.word	0x40014000
 8004b58:	40014400 	.word	0x40014400
 8004b5c:	40014800 	.word	0x40014800
 8004b60:	40015000 	.word	0x40015000
 8004b64:	40000400 	.word	0x40000400
 8004b68:	40000800 	.word	0x40000800
 8004b6c:	40000c00 	.word	0x40000c00
 8004b70:	00010007 	.word	0x00010007

08004b74 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b086      	sub	sp, #24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d101      	bne.n	8004b88 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e097      	b.n	8004cb8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d106      	bne.n	8004ba2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f7fd ffa5 	bl	8002aec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	6812      	ldr	r2, [r2, #0]
 8004bb4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004bb8:	f023 0307 	bic.w	r3, r3, #7
 8004bbc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	3304      	adds	r3, #4
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4610      	mov	r0, r2
 8004bca:	f000 fb47 	bl	800525c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf6:	f023 0303 	bic.w	r3, r3, #3
 8004bfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	021b      	lsls	r3, r3, #8
 8004c06:	4313      	orrs	r3, r2
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004c14:	f023 030c 	bic.w	r3, r3, #12
 8004c18:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	68da      	ldr	r2, [r3, #12]
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	021b      	lsls	r3, r3, #8
 8004c30:	4313      	orrs	r3, r2
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	011a      	lsls	r2, r3, #4
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	031b      	lsls	r3, r3, #12
 8004c44:	4313      	orrs	r3, r2
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004c52:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004c5a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	011b      	lsls	r3, r3, #4
 8004c66:	4313      	orrs	r3, r2
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3718      	adds	r7, #24
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cd0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004cd8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ce0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ce8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d110      	bne.n	8004d12 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d102      	bne.n	8004cfc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004cf6:	7b7b      	ldrb	r3, [r7, #13]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d001      	beq.n	8004d00 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e089      	b.n	8004e14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2202      	movs	r2, #2
 8004d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d10:	e031      	b.n	8004d76 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2b04      	cmp	r3, #4
 8004d16:	d110      	bne.n	8004d3a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d18:	7bbb      	ldrb	r3, [r7, #14]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d102      	bne.n	8004d24 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d1e:	7b3b      	ldrb	r3, [r7, #12]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d001      	beq.n	8004d28 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e075      	b.n	8004e14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d38:	e01d      	b.n	8004d76 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d3a:	7bfb      	ldrb	r3, [r7, #15]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d108      	bne.n	8004d52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d40:	7bbb      	ldrb	r3, [r7, #14]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d105      	bne.n	8004d52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d46:	7b7b      	ldrb	r3, [r7, #13]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d102      	bne.n	8004d52 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d4c:	7b3b      	ldrb	r3, [r7, #12]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d001      	beq.n	8004d56 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e05e      	b.n	8004e14 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2202      	movs	r2, #2
 8004d5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2202      	movs	r2, #2
 8004d62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2202      	movs	r2, #2
 8004d6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2202      	movs	r2, #2
 8004d72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	d010      	beq.n	8004da4 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004d82:	e01f      	b.n	8004dc4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f000 fedf 	bl	8005b50 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68da      	ldr	r2, [r3, #12]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f042 0202 	orr.w	r2, r2, #2
 8004da0:	60da      	str	r2, [r3, #12]
      break;
 8004da2:	e02e      	b.n	8004e02 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2201      	movs	r2, #1
 8004daa:	2104      	movs	r1, #4
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 fecf 	bl	8005b50 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68da      	ldr	r2, [r3, #12]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0204 	orr.w	r2, r2, #4
 8004dc0:	60da      	str	r2, [r3, #12]
      break;
 8004dc2:	e01e      	b.n	8004e02 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	2100      	movs	r1, #0
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f000 febf 	bl	8005b50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	2104      	movs	r1, #4
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f000 feb8 	bl	8005b50 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68da      	ldr	r2, [r3, #12]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f042 0202 	orr.w	r2, r2, #2
 8004dee:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68da      	ldr	r2, [r3, #12]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0204 	orr.w	r2, r2, #4
 8004dfe:	60da      	str	r2, [r3, #12]
      break;
 8004e00:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f042 0201 	orr.w	r2, r2, #1
 8004e10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b086      	sub	sp, #24
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d101      	bne.n	8004e3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e36:	2302      	movs	r3, #2
 8004e38:	e0ff      	b.n	800503a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2b14      	cmp	r3, #20
 8004e46:	f200 80f0 	bhi.w	800502a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e50:	08004ea5 	.word	0x08004ea5
 8004e54:	0800502b 	.word	0x0800502b
 8004e58:	0800502b 	.word	0x0800502b
 8004e5c:	0800502b 	.word	0x0800502b
 8004e60:	08004ee5 	.word	0x08004ee5
 8004e64:	0800502b 	.word	0x0800502b
 8004e68:	0800502b 	.word	0x0800502b
 8004e6c:	0800502b 	.word	0x0800502b
 8004e70:	08004f27 	.word	0x08004f27
 8004e74:	0800502b 	.word	0x0800502b
 8004e78:	0800502b 	.word	0x0800502b
 8004e7c:	0800502b 	.word	0x0800502b
 8004e80:	08004f67 	.word	0x08004f67
 8004e84:	0800502b 	.word	0x0800502b
 8004e88:	0800502b 	.word	0x0800502b
 8004e8c:	0800502b 	.word	0x0800502b
 8004e90:	08004fa9 	.word	0x08004fa9
 8004e94:	0800502b 	.word	0x0800502b
 8004e98:	0800502b 	.word	0x0800502b
 8004e9c:	0800502b 	.word	0x0800502b
 8004ea0:	08004fe9 	.word	0x08004fe9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68b9      	ldr	r1, [r7, #8]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 fa8a 	bl	80053c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699a      	ldr	r2, [r3, #24]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0208 	orr.w	r2, r2, #8
 8004ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0204 	bic.w	r2, r2, #4
 8004ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6999      	ldr	r1, [r3, #24]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	691a      	ldr	r2, [r3, #16]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	619a      	str	r2, [r3, #24]
      break;
 8004ee2:	e0a5      	b.n	8005030 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68b9      	ldr	r1, [r7, #8]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 fb04 	bl	80054f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	699a      	ldr	r2, [r3, #24]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004efe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699a      	ldr	r2, [r3, #24]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6999      	ldr	r1, [r3, #24]
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	021a      	lsls	r2, r3, #8
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	619a      	str	r2, [r3, #24]
      break;
 8004f24:	e084      	b.n	8005030 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68b9      	ldr	r1, [r7, #8]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f000 fb77 	bl	8005620 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	69da      	ldr	r2, [r3, #28]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f042 0208 	orr.w	r2, r2, #8
 8004f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	69da      	ldr	r2, [r3, #28]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0204 	bic.w	r2, r2, #4
 8004f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	69d9      	ldr	r1, [r3, #28]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	691a      	ldr	r2, [r3, #16]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	430a      	orrs	r2, r1
 8004f62:	61da      	str	r2, [r3, #28]
      break;
 8004f64:	e064      	b.n	8005030 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68b9      	ldr	r1, [r7, #8]
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f000 fbe9 	bl	8005744 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	69da      	ldr	r2, [r3, #28]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	69da      	ldr	r2, [r3, #28]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	69d9      	ldr	r1, [r3, #28]
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	021a      	lsls	r2, r3, #8
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	61da      	str	r2, [r3, #28]
      break;
 8004fa6:	e043      	b.n	8005030 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68b9      	ldr	r1, [r7, #8]
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 fc5c 	bl	800586c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f042 0208 	orr.w	r2, r2, #8
 8004fc2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f022 0204 	bic.w	r2, r2, #4
 8004fd2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004fe6:	e023      	b.n	8005030 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68b9      	ldr	r1, [r7, #8]
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f000 fca6 	bl	8005940 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005002:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005012:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	021a      	lsls	r2, r3, #8
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	430a      	orrs	r2, r1
 8005026:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005028:	e002      	b.n	8005030 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	75fb      	strb	r3, [r7, #23]
      break;
 800502e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005038:	7dfb      	ldrb	r3, [r7, #23]
}
 800503a:	4618      	mov	r0, r3
 800503c:	3718      	adds	r7, #24
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop

08005044 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005058:	2b01      	cmp	r3, #1
 800505a:	d101      	bne.n	8005060 <HAL_TIM_ConfigClockSource+0x1c>
 800505c:	2302      	movs	r3, #2
 800505e:	e0ee      	b.n	800523e <HAL_TIM_ConfigClockSource+0x1fa>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2202      	movs	r2, #2
 800506c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800507e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005082:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800508a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68ba      	ldr	r2, [r7, #8]
 8005092:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a6b      	ldr	r2, [pc, #428]	@ (8005248 <HAL_TIM_ConfigClockSource+0x204>)
 800509a:	4293      	cmp	r3, r2
 800509c:	f000 80b9 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 80050a0:	4a69      	ldr	r2, [pc, #420]	@ (8005248 <HAL_TIM_ConfigClockSource+0x204>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	f200 80be 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 80050a8:	4a68      	ldr	r2, [pc, #416]	@ (800524c <HAL_TIM_ConfigClockSource+0x208>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	f000 80b1 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 80050b0:	4a66      	ldr	r2, [pc, #408]	@ (800524c <HAL_TIM_ConfigClockSource+0x208>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	f200 80b6 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 80050b8:	4a65      	ldr	r2, [pc, #404]	@ (8005250 <HAL_TIM_ConfigClockSource+0x20c>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	f000 80a9 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 80050c0:	4a63      	ldr	r2, [pc, #396]	@ (8005250 <HAL_TIM_ConfigClockSource+0x20c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	f200 80ae 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 80050c8:	4a62      	ldr	r2, [pc, #392]	@ (8005254 <HAL_TIM_ConfigClockSource+0x210>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	f000 80a1 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 80050d0:	4a60      	ldr	r2, [pc, #384]	@ (8005254 <HAL_TIM_ConfigClockSource+0x210>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	f200 80a6 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 80050d8:	4a5f      	ldr	r2, [pc, #380]	@ (8005258 <HAL_TIM_ConfigClockSource+0x214>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	f000 8099 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 80050e0:	4a5d      	ldr	r2, [pc, #372]	@ (8005258 <HAL_TIM_ConfigClockSource+0x214>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	f200 809e 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 80050e8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80050ec:	f000 8091 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 80050f0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80050f4:	f200 8096 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 80050f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050fc:	f000 8089 	beq.w	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 8005100:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005104:	f200 808e 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 8005108:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800510c:	d03e      	beq.n	800518c <HAL_TIM_ConfigClockSource+0x148>
 800510e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005112:	f200 8087 	bhi.w	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 8005116:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800511a:	f000 8086 	beq.w	800522a <HAL_TIM_ConfigClockSource+0x1e6>
 800511e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005122:	d87f      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 8005124:	2b70      	cmp	r3, #112	@ 0x70
 8005126:	d01a      	beq.n	800515e <HAL_TIM_ConfigClockSource+0x11a>
 8005128:	2b70      	cmp	r3, #112	@ 0x70
 800512a:	d87b      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 800512c:	2b60      	cmp	r3, #96	@ 0x60
 800512e:	d050      	beq.n	80051d2 <HAL_TIM_ConfigClockSource+0x18e>
 8005130:	2b60      	cmp	r3, #96	@ 0x60
 8005132:	d877      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 8005134:	2b50      	cmp	r3, #80	@ 0x50
 8005136:	d03c      	beq.n	80051b2 <HAL_TIM_ConfigClockSource+0x16e>
 8005138:	2b50      	cmp	r3, #80	@ 0x50
 800513a:	d873      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 800513c:	2b40      	cmp	r3, #64	@ 0x40
 800513e:	d058      	beq.n	80051f2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005140:	2b40      	cmp	r3, #64	@ 0x40
 8005142:	d86f      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 8005144:	2b30      	cmp	r3, #48	@ 0x30
 8005146:	d064      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 8005148:	2b30      	cmp	r3, #48	@ 0x30
 800514a:	d86b      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 800514c:	2b20      	cmp	r3, #32
 800514e:	d060      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 8005150:	2b20      	cmp	r3, #32
 8005152:	d867      	bhi.n	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
 8005154:	2b00      	cmp	r3, #0
 8005156:	d05c      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 8005158:	2b10      	cmp	r3, #16
 800515a:	d05a      	beq.n	8005212 <HAL_TIM_ConfigClockSource+0x1ce>
 800515c:	e062      	b.n	8005224 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800516e:	f000 fccf 	bl	8005b10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005180:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68ba      	ldr	r2, [r7, #8]
 8005188:	609a      	str	r2, [r3, #8]
      break;
 800518a:	e04f      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800519c:	f000 fcb8 	bl	8005b10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	689a      	ldr	r2, [r3, #8]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80051ae:	609a      	str	r2, [r3, #8]
      break;
 80051b0:	e03c      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051be:	461a      	mov	r2, r3
 80051c0:	f000 fc2a 	bl	8005a18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2150      	movs	r1, #80	@ 0x50
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fc83 	bl	8005ad6 <TIM_ITRx_SetConfig>
      break;
 80051d0:	e02c      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051de:	461a      	mov	r2, r3
 80051e0:	f000 fc49 	bl	8005a76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2160      	movs	r1, #96	@ 0x60
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 fc73 	bl	8005ad6 <TIM_ITRx_SetConfig>
      break;
 80051f0:	e01c      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051fe:	461a      	mov	r2, r3
 8005200:	f000 fc0a 	bl	8005a18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2140      	movs	r1, #64	@ 0x40
 800520a:	4618      	mov	r0, r3
 800520c:	f000 fc63 	bl	8005ad6 <TIM_ITRx_SetConfig>
      break;
 8005210:	e00c      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4619      	mov	r1, r3
 800521c:	4610      	mov	r0, r2
 800521e:	f000 fc5a 	bl	8005ad6 <TIM_ITRx_SetConfig>
      break;
 8005222:	e003      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	73fb      	strb	r3, [r7, #15]
      break;
 8005228:	e000      	b.n	800522c <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 800522a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800523c:	7bfb      	ldrb	r3, [r7, #15]
}
 800523e:	4618      	mov	r0, r3
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	00100070 	.word	0x00100070
 800524c:	00100050 	.word	0x00100050
 8005250:	00100040 	.word	0x00100040
 8005254:	00100030 	.word	0x00100030
 8005258:	00100020 	.word	0x00100020

0800525c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a4c      	ldr	r2, [pc, #304]	@ (80053a0 <TIM_Base_SetConfig+0x144>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d017      	beq.n	80052a4 <TIM_Base_SetConfig+0x48>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800527a:	d013      	beq.n	80052a4 <TIM_Base_SetConfig+0x48>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a49      	ldr	r2, [pc, #292]	@ (80053a4 <TIM_Base_SetConfig+0x148>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d00f      	beq.n	80052a4 <TIM_Base_SetConfig+0x48>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a48      	ldr	r2, [pc, #288]	@ (80053a8 <TIM_Base_SetConfig+0x14c>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d00b      	beq.n	80052a4 <TIM_Base_SetConfig+0x48>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a47      	ldr	r2, [pc, #284]	@ (80053ac <TIM_Base_SetConfig+0x150>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d007      	beq.n	80052a4 <TIM_Base_SetConfig+0x48>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a46      	ldr	r2, [pc, #280]	@ (80053b0 <TIM_Base_SetConfig+0x154>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d003      	beq.n	80052a4 <TIM_Base_SetConfig+0x48>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a45      	ldr	r2, [pc, #276]	@ (80053b4 <TIM_Base_SetConfig+0x158>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d108      	bne.n	80052b6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a39      	ldr	r2, [pc, #228]	@ (80053a0 <TIM_Base_SetConfig+0x144>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d023      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052c4:	d01f      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a36      	ldr	r2, [pc, #216]	@ (80053a4 <TIM_Base_SetConfig+0x148>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d01b      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a35      	ldr	r2, [pc, #212]	@ (80053a8 <TIM_Base_SetConfig+0x14c>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d017      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a34      	ldr	r2, [pc, #208]	@ (80053ac <TIM_Base_SetConfig+0x150>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d013      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a33      	ldr	r2, [pc, #204]	@ (80053b0 <TIM_Base_SetConfig+0x154>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d00f      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a33      	ldr	r2, [pc, #204]	@ (80053b8 <TIM_Base_SetConfig+0x15c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d00b      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a32      	ldr	r2, [pc, #200]	@ (80053bc <TIM_Base_SetConfig+0x160>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d007      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a31      	ldr	r2, [pc, #196]	@ (80053c0 <TIM_Base_SetConfig+0x164>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d003      	beq.n	8005306 <TIM_Base_SetConfig+0xaa>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2c      	ldr	r2, [pc, #176]	@ (80053b4 <TIM_Base_SetConfig+0x158>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d108      	bne.n	8005318 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800530c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4313      	orrs	r3, r2
 8005316:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68fa      	ldr	r2, [r7, #12]
 800532a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	689a      	ldr	r2, [r3, #8]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a18      	ldr	r2, [pc, #96]	@ (80053a0 <TIM_Base_SetConfig+0x144>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d013      	beq.n	800536c <TIM_Base_SetConfig+0x110>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a1a      	ldr	r2, [pc, #104]	@ (80053b0 <TIM_Base_SetConfig+0x154>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d00f      	beq.n	800536c <TIM_Base_SetConfig+0x110>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a1a      	ldr	r2, [pc, #104]	@ (80053b8 <TIM_Base_SetConfig+0x15c>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d00b      	beq.n	800536c <TIM_Base_SetConfig+0x110>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a19      	ldr	r2, [pc, #100]	@ (80053bc <TIM_Base_SetConfig+0x160>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d007      	beq.n	800536c <TIM_Base_SetConfig+0x110>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a18      	ldr	r2, [pc, #96]	@ (80053c0 <TIM_Base_SetConfig+0x164>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d003      	beq.n	800536c <TIM_Base_SetConfig+0x110>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a13      	ldr	r2, [pc, #76]	@ (80053b4 <TIM_Base_SetConfig+0x158>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d103      	bne.n	8005374 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	691a      	ldr	r2, [r3, #16]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	2b01      	cmp	r3, #1
 8005384:	d105      	bne.n	8005392 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	f023 0201 	bic.w	r2, r3, #1
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	611a      	str	r2, [r3, #16]
  }
}
 8005392:	bf00      	nop
 8005394:	3714      	adds	r7, #20
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	40012c00 	.word	0x40012c00
 80053a4:	40000400 	.word	0x40000400
 80053a8:	40000800 	.word	0x40000800
 80053ac:	40000c00 	.word	0x40000c00
 80053b0:	40013400 	.word	0x40013400
 80053b4:	40015000 	.word	0x40015000
 80053b8:	40014000 	.word	0x40014000
 80053bc:	40014400 	.word	0x40014400
 80053c0:	40014800 	.word	0x40014800

080053c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b087      	sub	sp, #28
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a1b      	ldr	r3, [r3, #32]
 80053d8:	f023 0201 	bic.w	r2, r3, #1
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f023 0303 	bic.w	r3, r3, #3
 80053fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	4313      	orrs	r3, r2
 8005408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f023 0302 	bic.w	r3, r3, #2
 8005410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	4313      	orrs	r3, r2
 800541a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a30      	ldr	r2, [pc, #192]	@ (80054e0 <TIM_OC1_SetConfig+0x11c>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d013      	beq.n	800544c <TIM_OC1_SetConfig+0x88>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a2f      	ldr	r2, [pc, #188]	@ (80054e4 <TIM_OC1_SetConfig+0x120>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d00f      	beq.n	800544c <TIM_OC1_SetConfig+0x88>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a2e      	ldr	r2, [pc, #184]	@ (80054e8 <TIM_OC1_SetConfig+0x124>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00b      	beq.n	800544c <TIM_OC1_SetConfig+0x88>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a2d      	ldr	r2, [pc, #180]	@ (80054ec <TIM_OC1_SetConfig+0x128>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d007      	beq.n	800544c <TIM_OC1_SetConfig+0x88>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a2c      	ldr	r2, [pc, #176]	@ (80054f0 <TIM_OC1_SetConfig+0x12c>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d003      	beq.n	800544c <TIM_OC1_SetConfig+0x88>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a2b      	ldr	r2, [pc, #172]	@ (80054f4 <TIM_OC1_SetConfig+0x130>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d10c      	bne.n	8005466 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	f023 0308 	bic.w	r3, r3, #8
 8005452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	4313      	orrs	r3, r2
 800545c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f023 0304 	bic.w	r3, r3, #4
 8005464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a1d      	ldr	r2, [pc, #116]	@ (80054e0 <TIM_OC1_SetConfig+0x11c>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d013      	beq.n	8005496 <TIM_OC1_SetConfig+0xd2>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a1c      	ldr	r2, [pc, #112]	@ (80054e4 <TIM_OC1_SetConfig+0x120>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d00f      	beq.n	8005496 <TIM_OC1_SetConfig+0xd2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a1b      	ldr	r2, [pc, #108]	@ (80054e8 <TIM_OC1_SetConfig+0x124>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d00b      	beq.n	8005496 <TIM_OC1_SetConfig+0xd2>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a1a      	ldr	r2, [pc, #104]	@ (80054ec <TIM_OC1_SetConfig+0x128>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d007      	beq.n	8005496 <TIM_OC1_SetConfig+0xd2>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a19      	ldr	r2, [pc, #100]	@ (80054f0 <TIM_OC1_SetConfig+0x12c>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d003      	beq.n	8005496 <TIM_OC1_SetConfig+0xd2>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a18      	ldr	r2, [pc, #96]	@ (80054f4 <TIM_OC1_SetConfig+0x130>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d111      	bne.n	80054ba <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800549c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	621a      	str	r2, [r3, #32]
}
 80054d4:	bf00      	nop
 80054d6:	371c      	adds	r7, #28
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	40012c00 	.word	0x40012c00
 80054e4:	40013400 	.word	0x40013400
 80054e8:	40014000 	.word	0x40014000
 80054ec:	40014400 	.word	0x40014400
 80054f0:	40014800 	.word	0x40014800
 80054f4:	40015000 	.word	0x40015000

080054f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b087      	sub	sp, #28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	f023 0210 	bic.w	r2, r3, #16
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800552a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005532:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	021b      	lsls	r3, r3, #8
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	4313      	orrs	r3, r2
 800553e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f023 0320 	bic.w	r3, r3, #32
 8005546:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	011b      	lsls	r3, r3, #4
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	4313      	orrs	r3, r2
 8005552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a2c      	ldr	r2, [pc, #176]	@ (8005608 <TIM_OC2_SetConfig+0x110>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d007      	beq.n	800556c <TIM_OC2_SetConfig+0x74>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a2b      	ldr	r2, [pc, #172]	@ (800560c <TIM_OC2_SetConfig+0x114>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d003      	beq.n	800556c <TIM_OC2_SetConfig+0x74>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a2a      	ldr	r2, [pc, #168]	@ (8005610 <TIM_OC2_SetConfig+0x118>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d10d      	bne.n	8005588 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	4313      	orrs	r3, r2
 800557e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005586:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a1f      	ldr	r2, [pc, #124]	@ (8005608 <TIM_OC2_SetConfig+0x110>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d013      	beq.n	80055b8 <TIM_OC2_SetConfig+0xc0>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a1e      	ldr	r2, [pc, #120]	@ (800560c <TIM_OC2_SetConfig+0x114>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d00f      	beq.n	80055b8 <TIM_OC2_SetConfig+0xc0>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a1e      	ldr	r2, [pc, #120]	@ (8005614 <TIM_OC2_SetConfig+0x11c>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d00b      	beq.n	80055b8 <TIM_OC2_SetConfig+0xc0>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005618 <TIM_OC2_SetConfig+0x120>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d007      	beq.n	80055b8 <TIM_OC2_SetConfig+0xc0>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a1c      	ldr	r2, [pc, #112]	@ (800561c <TIM_OC2_SetConfig+0x124>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d003      	beq.n	80055b8 <TIM_OC2_SetConfig+0xc0>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a17      	ldr	r2, [pc, #92]	@ (8005610 <TIM_OC2_SetConfig+0x118>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d113      	bne.n	80055e0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	4313      	orrs	r3, r2
 80055de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685a      	ldr	r2, [r3, #4]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	697a      	ldr	r2, [r7, #20]
 80055f8:	621a      	str	r2, [r3, #32]
}
 80055fa:	bf00      	nop
 80055fc:	371c      	adds	r7, #28
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	40012c00 	.word	0x40012c00
 800560c:	40013400 	.word	0x40013400
 8005610:	40015000 	.word	0x40015000
 8005614:	40014000 	.word	0x40014000
 8005618:	40014400 	.word	0x40014400
 800561c:	40014800 	.word	0x40014800

08005620 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	69db      	ldr	r3, [r3, #28]
 8005646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800564e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005652:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0303 	bic.w	r3, r3, #3
 800565a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	4313      	orrs	r3, r2
 8005664:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800566c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	021b      	lsls	r3, r3, #8
 8005674:	697a      	ldr	r2, [r7, #20]
 8005676:	4313      	orrs	r3, r2
 8005678:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a2b      	ldr	r2, [pc, #172]	@ (800572c <TIM_OC3_SetConfig+0x10c>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d007      	beq.n	8005692 <TIM_OC3_SetConfig+0x72>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a2a      	ldr	r2, [pc, #168]	@ (8005730 <TIM_OC3_SetConfig+0x110>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d003      	beq.n	8005692 <TIM_OC3_SetConfig+0x72>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a29      	ldr	r2, [pc, #164]	@ (8005734 <TIM_OC3_SetConfig+0x114>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d10d      	bne.n	80056ae <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005698:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	021b      	lsls	r3, r3, #8
 80056a0:	697a      	ldr	r2, [r7, #20]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a1e      	ldr	r2, [pc, #120]	@ (800572c <TIM_OC3_SetConfig+0x10c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <TIM_OC3_SetConfig+0xbe>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005730 <TIM_OC3_SetConfig+0x110>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00f      	beq.n	80056de <TIM_OC3_SetConfig+0xbe>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005738 <TIM_OC3_SetConfig+0x118>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00b      	beq.n	80056de <TIM_OC3_SetConfig+0xbe>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a1c      	ldr	r2, [pc, #112]	@ (800573c <TIM_OC3_SetConfig+0x11c>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <TIM_OC3_SetConfig+0xbe>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a1b      	ldr	r2, [pc, #108]	@ (8005740 <TIM_OC3_SetConfig+0x120>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d003      	beq.n	80056de <TIM_OC3_SetConfig+0xbe>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a16      	ldr	r2, [pc, #88]	@ (8005734 <TIM_OC3_SetConfig+0x114>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d113      	bne.n	8005706 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	011b      	lsls	r3, r3, #4
 80056f4:	693a      	ldr	r2, [r7, #16]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	699b      	ldr	r3, [r3, #24]
 80056fe:	011b      	lsls	r3, r3, #4
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	4313      	orrs	r3, r2
 8005704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	697a      	ldr	r2, [r7, #20]
 800571e:	621a      	str	r2, [r3, #32]
}
 8005720:	bf00      	nop
 8005722:	371c      	adds	r7, #28
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr
 800572c:	40012c00 	.word	0x40012c00
 8005730:	40013400 	.word	0x40013400
 8005734:	40015000 	.word	0x40015000
 8005738:	40014000 	.word	0x40014000
 800573c:	40014400 	.word	0x40014400
 8005740:	40014800 	.word	0x40014800

08005744 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005744:	b480      	push	{r7}
 8005746:	b087      	sub	sp, #28
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a1b      	ldr	r3, [r3, #32]
 8005758:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	69db      	ldr	r3, [r3, #28]
 800576a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005772:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005776:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800577e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	021b      	lsls	r3, r3, #8
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	4313      	orrs	r3, r2
 800578a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005792:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	031b      	lsls	r3, r3, #12
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	4313      	orrs	r3, r2
 800579e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005854 <TIM_OC4_SetConfig+0x110>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d007      	beq.n	80057b8 <TIM_OC4_SetConfig+0x74>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a2b      	ldr	r2, [pc, #172]	@ (8005858 <TIM_OC4_SetConfig+0x114>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d003      	beq.n	80057b8 <TIM_OC4_SetConfig+0x74>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a2a      	ldr	r2, [pc, #168]	@ (800585c <TIM_OC4_SetConfig+0x118>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d10d      	bne.n	80057d4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80057be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	031b      	lsls	r3, r3, #12
 80057c6:	697a      	ldr	r2, [r7, #20]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a1f      	ldr	r2, [pc, #124]	@ (8005854 <TIM_OC4_SetConfig+0x110>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d013      	beq.n	8005804 <TIM_OC4_SetConfig+0xc0>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a1e      	ldr	r2, [pc, #120]	@ (8005858 <TIM_OC4_SetConfig+0x114>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d00f      	beq.n	8005804 <TIM_OC4_SetConfig+0xc0>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a1e      	ldr	r2, [pc, #120]	@ (8005860 <TIM_OC4_SetConfig+0x11c>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d00b      	beq.n	8005804 <TIM_OC4_SetConfig+0xc0>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005864 <TIM_OC4_SetConfig+0x120>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d007      	beq.n	8005804 <TIM_OC4_SetConfig+0xc0>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005868 <TIM_OC4_SetConfig+0x124>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d003      	beq.n	8005804 <TIM_OC4_SetConfig+0xc0>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a17      	ldr	r2, [pc, #92]	@ (800585c <TIM_OC4_SetConfig+0x118>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d113      	bne.n	800582c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800580a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005812:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	695b      	ldr	r3, [r3, #20]
 8005818:	019b      	lsls	r3, r3, #6
 800581a:	693a      	ldr	r2, [r7, #16]
 800581c:	4313      	orrs	r3, r2
 800581e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	699b      	ldr	r3, [r3, #24]
 8005824:	019b      	lsls	r3, r3, #6
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	4313      	orrs	r3, r2
 800582a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	685a      	ldr	r2, [r3, #4]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	697a      	ldr	r2, [r7, #20]
 8005844:	621a      	str	r2, [r3, #32]
}
 8005846:	bf00      	nop
 8005848:	371c      	adds	r7, #28
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	40012c00 	.word	0x40012c00
 8005858:	40013400 	.word	0x40013400
 800585c:	40015000 	.word	0x40015000
 8005860:	40014000 	.word	0x40014000
 8005864:	40014400 	.word	0x40014400
 8005868:	40014800 	.word	0x40014800

0800586c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800586c:	b480      	push	{r7}
 800586e:	b087      	sub	sp, #28
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a1b      	ldr	r3, [r3, #32]
 800587a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800589a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800589e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80058b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	041b      	lsls	r3, r3, #16
 80058b8:	693a      	ldr	r2, [r7, #16]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a19      	ldr	r2, [pc, #100]	@ (8005928 <TIM_OC5_SetConfig+0xbc>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d013      	beq.n	80058ee <TIM_OC5_SetConfig+0x82>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a18      	ldr	r2, [pc, #96]	@ (800592c <TIM_OC5_SetConfig+0xc0>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d00f      	beq.n	80058ee <TIM_OC5_SetConfig+0x82>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a17      	ldr	r2, [pc, #92]	@ (8005930 <TIM_OC5_SetConfig+0xc4>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d00b      	beq.n	80058ee <TIM_OC5_SetConfig+0x82>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a16      	ldr	r2, [pc, #88]	@ (8005934 <TIM_OC5_SetConfig+0xc8>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d007      	beq.n	80058ee <TIM_OC5_SetConfig+0x82>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a15      	ldr	r2, [pc, #84]	@ (8005938 <TIM_OC5_SetConfig+0xcc>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d003      	beq.n	80058ee <TIM_OC5_SetConfig+0x82>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a14      	ldr	r2, [pc, #80]	@ (800593c <TIM_OC5_SetConfig+0xd0>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d109      	bne.n	8005902 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	021b      	lsls	r3, r3, #8
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	4313      	orrs	r3, r2
 8005900:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	693a      	ldr	r2, [r7, #16]
 800591a:	621a      	str	r2, [r3, #32]
}
 800591c:	bf00      	nop
 800591e:	371c      	adds	r7, #28
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr
 8005928:	40012c00 	.word	0x40012c00
 800592c:	40013400 	.word	0x40013400
 8005930:	40014000 	.word	0x40014000
 8005934:	40014400 	.word	0x40014400
 8005938:	40014800 	.word	0x40014800
 800593c:	40015000 	.word	0x40015000

08005940 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005940:	b480      	push	{r7}
 8005942:	b087      	sub	sp, #28
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a1b      	ldr	r3, [r3, #32]
 8005954:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800596e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005972:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	021b      	lsls	r3, r3, #8
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	4313      	orrs	r3, r2
 800597e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005986:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	051b      	lsls	r3, r3, #20
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	4313      	orrs	r3, r2
 8005992:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a1a      	ldr	r2, [pc, #104]	@ (8005a00 <TIM_OC6_SetConfig+0xc0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d013      	beq.n	80059c4 <TIM_OC6_SetConfig+0x84>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a19      	ldr	r2, [pc, #100]	@ (8005a04 <TIM_OC6_SetConfig+0xc4>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d00f      	beq.n	80059c4 <TIM_OC6_SetConfig+0x84>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a18      	ldr	r2, [pc, #96]	@ (8005a08 <TIM_OC6_SetConfig+0xc8>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d00b      	beq.n	80059c4 <TIM_OC6_SetConfig+0x84>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a17      	ldr	r2, [pc, #92]	@ (8005a0c <TIM_OC6_SetConfig+0xcc>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d007      	beq.n	80059c4 <TIM_OC6_SetConfig+0x84>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a16      	ldr	r2, [pc, #88]	@ (8005a10 <TIM_OC6_SetConfig+0xd0>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d003      	beq.n	80059c4 <TIM_OC6_SetConfig+0x84>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a15      	ldr	r2, [pc, #84]	@ (8005a14 <TIM_OC6_SetConfig+0xd4>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d109      	bne.n	80059d8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	029b      	lsls	r3, r3, #10
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	697a      	ldr	r2, [r7, #20]
 80059dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	621a      	str	r2, [r3, #32]
}
 80059f2:	bf00      	nop
 80059f4:	371c      	adds	r7, #28
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	40012c00 	.word	0x40012c00
 8005a04:	40013400 	.word	0x40013400
 8005a08:	40014000 	.word	0x40014000
 8005a0c:	40014400 	.word	0x40014400
 8005a10:	40014800 	.word	0x40014800
 8005a14:	40015000 	.word	0x40015000

08005a18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6a1b      	ldr	r3, [r3, #32]
 8005a2e:	f023 0201 	bic.w	r2, r3, #1
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	011b      	lsls	r3, r3, #4
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	f023 030a 	bic.w	r3, r3, #10
 8005a54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	693a      	ldr	r2, [r7, #16]
 8005a62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	621a      	str	r2, [r3, #32]
}
 8005a6a:	bf00      	nop
 8005a6c:	371c      	adds	r7, #28
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b087      	sub	sp, #28
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	60f8      	str	r0, [r7, #12]
 8005a7e:	60b9      	str	r1, [r7, #8]
 8005a80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6a1b      	ldr	r3, [r3, #32]
 8005a8c:	f023 0210 	bic.w	r2, r3, #16
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	699b      	ldr	r3, [r3, #24]
 8005a98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005aa0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	031b      	lsls	r3, r3, #12
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ab2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	011b      	lsls	r3, r3, #4
 8005ab8:	697a      	ldr	r2, [r7, #20]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	693a      	ldr	r2, [r7, #16]
 8005ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	621a      	str	r2, [r3, #32]
}
 8005aca:	bf00      	nop
 8005acc:	371c      	adds	r7, #28
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b085      	sub	sp, #20
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
 8005ade:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005aec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005af0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005af2:	683a      	ldr	r2, [r7, #0]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	f043 0307 	orr.w	r3, r3, #7
 8005afc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	609a      	str	r2, [r3, #8]
}
 8005b04:	bf00      	nop
 8005b06:	3714      	adds	r7, #20
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
 8005b1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	021a      	lsls	r2, r3, #8
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	431a      	orrs	r2, r3
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	697a      	ldr	r2, [r7, #20]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	609a      	str	r2, [r3, #8]
}
 8005b44:	bf00      	nop
 8005b46:	371c      	adds	r7, #28
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b087      	sub	sp, #28
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f003 031f 	and.w	r3, r3, #31
 8005b62:	2201      	movs	r2, #1
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6a1a      	ldr	r2, [r3, #32]
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	43db      	mvns	r3, r3
 8005b72:	401a      	ands	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6a1a      	ldr	r2, [r3, #32]
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f003 031f 	and.w	r3, r3, #31
 8005b82:	6879      	ldr	r1, [r7, #4]
 8005b84:	fa01 f303 	lsl.w	r3, r1, r3
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	621a      	str	r2, [r3, #32]
}
 8005b8e:	bf00      	nop
 8005b90:	371c      	adds	r7, #28
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
	...

08005b9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d101      	bne.n	8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	e074      	b.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a34      	ldr	r2, [pc, #208]	@ (8005cac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d009      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a33      	ldr	r2, [pc, #204]	@ (8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d004      	beq.n	8005bf2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a31      	ldr	r2, [pc, #196]	@ (8005cb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d108      	bne.n	8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005bf8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a21      	ldr	r2, [pc, #132]	@ (8005cac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d022      	beq.n	8005c72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c34:	d01d      	beq.n	8005c72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d018      	beq.n	8005c72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a1d      	ldr	r2, [pc, #116]	@ (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d013      	beq.n	8005c72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d00e      	beq.n	8005c72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a15      	ldr	r2, [pc, #84]	@ (8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d009      	beq.n	8005c72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a18      	ldr	r2, [pc, #96]	@ (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d004      	beq.n	8005c72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a11      	ldr	r2, [pc, #68]	@ (8005cb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d10c      	bne.n	8005c8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	68ba      	ldr	r2, [r7, #8]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68ba      	ldr	r2, [r7, #8]
 8005c8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	40012c00 	.word	0x40012c00
 8005cb0:	40013400 	.word	0x40013400
 8005cb4:	40015000 	.word	0x40015000
 8005cb8:	40000400 	.word	0x40000400
 8005cbc:	40000800 	.word	0x40000800
 8005cc0:	40000c00 	.word	0x40000c00
 8005cc4:	40014000 	.word	0x40014000

08005cc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e042      	b.n	8005d60 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d106      	bne.n	8005cf2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f7fd f8fb 	bl	8002ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2224      	movs	r2, #36	@ 0x24
 8005cf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f022 0201 	bic.w	r2, r2, #1
 8005d08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d002      	beq.n	8005d18 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 fbb2 	bl	800647c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f000 f8b3 	bl	8005e84 <UART_SetConfig>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d101      	bne.n	8005d28 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e01b      	b.n	8005d60 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	689a      	ldr	r2, [r3, #8]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f042 0201 	orr.w	r2, r2, #1
 8005d56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 fc31 	bl	80065c0 <UART_CheckIdleState>
 8005d5e:	4603      	mov	r3, r0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b08a      	sub	sp, #40	@ 0x28
 8005d6c:	af02      	add	r7, sp, #8
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	603b      	str	r3, [r7, #0]
 8005d74:	4613      	mov	r3, r2
 8005d76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d7e:	2b20      	cmp	r3, #32
 8005d80:	d17b      	bne.n	8005e7a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d002      	beq.n	8005d8e <HAL_UART_Transmit+0x26>
 8005d88:	88fb      	ldrh	r3, [r7, #6]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d101      	bne.n	8005d92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e074      	b.n	8005e7c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2221      	movs	r2, #33	@ 0x21
 8005d9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005da2:	f7fd f9c7 	bl	8003134 <HAL_GetTick>
 8005da6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	88fa      	ldrh	r2, [r7, #6]
 8005dac:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	88fa      	ldrh	r2, [r7, #6]
 8005db4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dc0:	d108      	bne.n	8005dd4 <HAL_UART_Transmit+0x6c>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d104      	bne.n	8005dd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	61bb      	str	r3, [r7, #24]
 8005dd2:	e003      	b.n	8005ddc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ddc:	e030      	b.n	8005e40 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	9300      	str	r3, [sp, #0]
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	2200      	movs	r2, #0
 8005de6:	2180      	movs	r1, #128	@ 0x80
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f000 fc93 	bl	8006714 <UART_WaitOnFlagUntilTimeout>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d005      	beq.n	8005e00 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2220      	movs	r2, #32
 8005df8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e03d      	b.n	8005e7c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005e00:	69fb      	ldr	r3, [r7, #28]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10b      	bne.n	8005e1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	881b      	ldrh	r3, [r3, #0]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e14:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	3302      	adds	r3, #2
 8005e1a:	61bb      	str	r3, [r7, #24]
 8005e1c:	e007      	b.n	8005e2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	781a      	ldrb	r2, [r3, #0]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	3b01      	subs	r3, #1
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1c8      	bne.n	8005dde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	2200      	movs	r2, #0
 8005e54:	2140      	movs	r1, #64	@ 0x40
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f000 fc5c 	bl	8006714 <UART_WaitOnFlagUntilTimeout>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d005      	beq.n	8005e6e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2220      	movs	r2, #32
 8005e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e006      	b.n	8005e7c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2220      	movs	r2, #32
 8005e72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005e76:	2300      	movs	r3, #0
 8005e78:	e000      	b.n	8005e7c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005e7a:	2302      	movs	r3, #2
  }
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3720      	adds	r7, #32
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e88:	b08c      	sub	sp, #48	@ 0x30
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	689a      	ldr	r2, [r3, #8]
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	69db      	ldr	r3, [r3, #28]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	4baa      	ldr	r3, [pc, #680]	@ (800615c <UART_SetConfig+0x2d8>)
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	697a      	ldr	r2, [r7, #20]
 8005eb8:	6812      	ldr	r2, [r2, #0]
 8005eba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ebc:	430b      	orrs	r3, r1
 8005ebe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	68da      	ldr	r2, [r3, #12]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a9f      	ldr	r2, [pc, #636]	@ (8006160 <UART_SetConfig+0x2dc>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d004      	beq.n	8005ef0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005eec:	4313      	orrs	r3, r2
 8005eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005efa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	6812      	ldr	r2, [r2, #0]
 8005f02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f04:	430b      	orrs	r3, r1
 8005f06:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0e:	f023 010f 	bic.w	r1, r3, #15
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a90      	ldr	r2, [pc, #576]	@ (8006164 <UART_SetConfig+0x2e0>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d125      	bne.n	8005f74 <UART_SetConfig+0xf0>
 8005f28:	4b8f      	ldr	r3, [pc, #572]	@ (8006168 <UART_SetConfig+0x2e4>)
 8005f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f2e:	f003 0303 	and.w	r3, r3, #3
 8005f32:	2b03      	cmp	r3, #3
 8005f34:	d81a      	bhi.n	8005f6c <UART_SetConfig+0xe8>
 8005f36:	a201      	add	r2, pc, #4	@ (adr r2, 8005f3c <UART_SetConfig+0xb8>)
 8005f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3c:	08005f4d 	.word	0x08005f4d
 8005f40:	08005f5d 	.word	0x08005f5d
 8005f44:	08005f55 	.word	0x08005f55
 8005f48:	08005f65 	.word	0x08005f65
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f52:	e116      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005f54:	2302      	movs	r3, #2
 8005f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f5a:	e112      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005f5c:	2304      	movs	r3, #4
 8005f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f62:	e10e      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005f64:	2308      	movs	r3, #8
 8005f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f6a:	e10a      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005f6c:	2310      	movs	r3, #16
 8005f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f72:	e106      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a7c      	ldr	r2, [pc, #496]	@ (800616c <UART_SetConfig+0x2e8>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d138      	bne.n	8005ff0 <UART_SetConfig+0x16c>
 8005f7e:	4b7a      	ldr	r3, [pc, #488]	@ (8006168 <UART_SetConfig+0x2e4>)
 8005f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f84:	f003 030c 	and.w	r3, r3, #12
 8005f88:	2b0c      	cmp	r3, #12
 8005f8a:	d82d      	bhi.n	8005fe8 <UART_SetConfig+0x164>
 8005f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f94 <UART_SetConfig+0x110>)
 8005f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f92:	bf00      	nop
 8005f94:	08005fc9 	.word	0x08005fc9
 8005f98:	08005fe9 	.word	0x08005fe9
 8005f9c:	08005fe9 	.word	0x08005fe9
 8005fa0:	08005fe9 	.word	0x08005fe9
 8005fa4:	08005fd9 	.word	0x08005fd9
 8005fa8:	08005fe9 	.word	0x08005fe9
 8005fac:	08005fe9 	.word	0x08005fe9
 8005fb0:	08005fe9 	.word	0x08005fe9
 8005fb4:	08005fd1 	.word	0x08005fd1
 8005fb8:	08005fe9 	.word	0x08005fe9
 8005fbc:	08005fe9 	.word	0x08005fe9
 8005fc0:	08005fe9 	.word	0x08005fe9
 8005fc4:	08005fe1 	.word	0x08005fe1
 8005fc8:	2300      	movs	r3, #0
 8005fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fce:	e0d8      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fd6:	e0d4      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005fd8:	2304      	movs	r3, #4
 8005fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fde:	e0d0      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005fe0:	2308      	movs	r3, #8
 8005fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fe6:	e0cc      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005fe8:	2310      	movs	r3, #16
 8005fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fee:	e0c8      	b.n	8006182 <UART_SetConfig+0x2fe>
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a5e      	ldr	r2, [pc, #376]	@ (8006170 <UART_SetConfig+0x2ec>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d125      	bne.n	8006046 <UART_SetConfig+0x1c2>
 8005ffa:	4b5b      	ldr	r3, [pc, #364]	@ (8006168 <UART_SetConfig+0x2e4>)
 8005ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006000:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006004:	2b30      	cmp	r3, #48	@ 0x30
 8006006:	d016      	beq.n	8006036 <UART_SetConfig+0x1b2>
 8006008:	2b30      	cmp	r3, #48	@ 0x30
 800600a:	d818      	bhi.n	800603e <UART_SetConfig+0x1ba>
 800600c:	2b20      	cmp	r3, #32
 800600e:	d00a      	beq.n	8006026 <UART_SetConfig+0x1a2>
 8006010:	2b20      	cmp	r3, #32
 8006012:	d814      	bhi.n	800603e <UART_SetConfig+0x1ba>
 8006014:	2b00      	cmp	r3, #0
 8006016:	d002      	beq.n	800601e <UART_SetConfig+0x19a>
 8006018:	2b10      	cmp	r3, #16
 800601a:	d008      	beq.n	800602e <UART_SetConfig+0x1aa>
 800601c:	e00f      	b.n	800603e <UART_SetConfig+0x1ba>
 800601e:	2300      	movs	r3, #0
 8006020:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006024:	e0ad      	b.n	8006182 <UART_SetConfig+0x2fe>
 8006026:	2302      	movs	r3, #2
 8006028:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800602c:	e0a9      	b.n	8006182 <UART_SetConfig+0x2fe>
 800602e:	2304      	movs	r3, #4
 8006030:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006034:	e0a5      	b.n	8006182 <UART_SetConfig+0x2fe>
 8006036:	2308      	movs	r3, #8
 8006038:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800603c:	e0a1      	b.n	8006182 <UART_SetConfig+0x2fe>
 800603e:	2310      	movs	r3, #16
 8006040:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006044:	e09d      	b.n	8006182 <UART_SetConfig+0x2fe>
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a4a      	ldr	r2, [pc, #296]	@ (8006174 <UART_SetConfig+0x2f0>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d125      	bne.n	800609c <UART_SetConfig+0x218>
 8006050:	4b45      	ldr	r3, [pc, #276]	@ (8006168 <UART_SetConfig+0x2e4>)
 8006052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006056:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800605a:	2bc0      	cmp	r3, #192	@ 0xc0
 800605c:	d016      	beq.n	800608c <UART_SetConfig+0x208>
 800605e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006060:	d818      	bhi.n	8006094 <UART_SetConfig+0x210>
 8006062:	2b80      	cmp	r3, #128	@ 0x80
 8006064:	d00a      	beq.n	800607c <UART_SetConfig+0x1f8>
 8006066:	2b80      	cmp	r3, #128	@ 0x80
 8006068:	d814      	bhi.n	8006094 <UART_SetConfig+0x210>
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <UART_SetConfig+0x1f0>
 800606e:	2b40      	cmp	r3, #64	@ 0x40
 8006070:	d008      	beq.n	8006084 <UART_SetConfig+0x200>
 8006072:	e00f      	b.n	8006094 <UART_SetConfig+0x210>
 8006074:	2300      	movs	r3, #0
 8006076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800607a:	e082      	b.n	8006182 <UART_SetConfig+0x2fe>
 800607c:	2302      	movs	r3, #2
 800607e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006082:	e07e      	b.n	8006182 <UART_SetConfig+0x2fe>
 8006084:	2304      	movs	r3, #4
 8006086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800608a:	e07a      	b.n	8006182 <UART_SetConfig+0x2fe>
 800608c:	2308      	movs	r3, #8
 800608e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006092:	e076      	b.n	8006182 <UART_SetConfig+0x2fe>
 8006094:	2310      	movs	r3, #16
 8006096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800609a:	e072      	b.n	8006182 <UART_SetConfig+0x2fe>
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a35      	ldr	r2, [pc, #212]	@ (8006178 <UART_SetConfig+0x2f4>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d12a      	bne.n	80060fc <UART_SetConfig+0x278>
 80060a6:	4b30      	ldr	r3, [pc, #192]	@ (8006168 <UART_SetConfig+0x2e4>)
 80060a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060b4:	d01a      	beq.n	80060ec <UART_SetConfig+0x268>
 80060b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060ba:	d81b      	bhi.n	80060f4 <UART_SetConfig+0x270>
 80060bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060c0:	d00c      	beq.n	80060dc <UART_SetConfig+0x258>
 80060c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060c6:	d815      	bhi.n	80060f4 <UART_SetConfig+0x270>
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d003      	beq.n	80060d4 <UART_SetConfig+0x250>
 80060cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060d0:	d008      	beq.n	80060e4 <UART_SetConfig+0x260>
 80060d2:	e00f      	b.n	80060f4 <UART_SetConfig+0x270>
 80060d4:	2300      	movs	r3, #0
 80060d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060da:	e052      	b.n	8006182 <UART_SetConfig+0x2fe>
 80060dc:	2302      	movs	r3, #2
 80060de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060e2:	e04e      	b.n	8006182 <UART_SetConfig+0x2fe>
 80060e4:	2304      	movs	r3, #4
 80060e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ea:	e04a      	b.n	8006182 <UART_SetConfig+0x2fe>
 80060ec:	2308      	movs	r3, #8
 80060ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060f2:	e046      	b.n	8006182 <UART_SetConfig+0x2fe>
 80060f4:	2310      	movs	r3, #16
 80060f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060fa:	e042      	b.n	8006182 <UART_SetConfig+0x2fe>
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a17      	ldr	r2, [pc, #92]	@ (8006160 <UART_SetConfig+0x2dc>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d13a      	bne.n	800617c <UART_SetConfig+0x2f8>
 8006106:	4b18      	ldr	r3, [pc, #96]	@ (8006168 <UART_SetConfig+0x2e4>)
 8006108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800610c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006110:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006114:	d01a      	beq.n	800614c <UART_SetConfig+0x2c8>
 8006116:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800611a:	d81b      	bhi.n	8006154 <UART_SetConfig+0x2d0>
 800611c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006120:	d00c      	beq.n	800613c <UART_SetConfig+0x2b8>
 8006122:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006126:	d815      	bhi.n	8006154 <UART_SetConfig+0x2d0>
 8006128:	2b00      	cmp	r3, #0
 800612a:	d003      	beq.n	8006134 <UART_SetConfig+0x2b0>
 800612c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006130:	d008      	beq.n	8006144 <UART_SetConfig+0x2c0>
 8006132:	e00f      	b.n	8006154 <UART_SetConfig+0x2d0>
 8006134:	2300      	movs	r3, #0
 8006136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800613a:	e022      	b.n	8006182 <UART_SetConfig+0x2fe>
 800613c:	2302      	movs	r3, #2
 800613e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006142:	e01e      	b.n	8006182 <UART_SetConfig+0x2fe>
 8006144:	2304      	movs	r3, #4
 8006146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800614a:	e01a      	b.n	8006182 <UART_SetConfig+0x2fe>
 800614c:	2308      	movs	r3, #8
 800614e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006152:	e016      	b.n	8006182 <UART_SetConfig+0x2fe>
 8006154:	2310      	movs	r3, #16
 8006156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800615a:	e012      	b.n	8006182 <UART_SetConfig+0x2fe>
 800615c:	cfff69f3 	.word	0xcfff69f3
 8006160:	40008000 	.word	0x40008000
 8006164:	40013800 	.word	0x40013800
 8006168:	40021000 	.word	0x40021000
 800616c:	40004400 	.word	0x40004400
 8006170:	40004800 	.word	0x40004800
 8006174:	40004c00 	.word	0x40004c00
 8006178:	40005000 	.word	0x40005000
 800617c:	2310      	movs	r3, #16
 800617e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4aae      	ldr	r2, [pc, #696]	@ (8006440 <UART_SetConfig+0x5bc>)
 8006188:	4293      	cmp	r3, r2
 800618a:	f040 8097 	bne.w	80062bc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800618e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006192:	2b08      	cmp	r3, #8
 8006194:	d823      	bhi.n	80061de <UART_SetConfig+0x35a>
 8006196:	a201      	add	r2, pc, #4	@ (adr r2, 800619c <UART_SetConfig+0x318>)
 8006198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619c:	080061c1 	.word	0x080061c1
 80061a0:	080061df 	.word	0x080061df
 80061a4:	080061c9 	.word	0x080061c9
 80061a8:	080061df 	.word	0x080061df
 80061ac:	080061cf 	.word	0x080061cf
 80061b0:	080061df 	.word	0x080061df
 80061b4:	080061df 	.word	0x080061df
 80061b8:	080061df 	.word	0x080061df
 80061bc:	080061d7 	.word	0x080061d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061c0:	f7fd ffd4 	bl	800416c <HAL_RCC_GetPCLK1Freq>
 80061c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061c6:	e010      	b.n	80061ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061c8:	4b9e      	ldr	r3, [pc, #632]	@ (8006444 <UART_SetConfig+0x5c0>)
 80061ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061cc:	e00d      	b.n	80061ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061ce:	f7fd ff5f 	bl	8004090 <HAL_RCC_GetSysClockFreq>
 80061d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061d4:	e009      	b.n	80061ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061dc:	e005      	b.n	80061ea <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80061de:	2300      	movs	r3, #0
 80061e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80061e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f000 8130 	beq.w	8006452 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f6:	4a94      	ldr	r2, [pc, #592]	@ (8006448 <UART_SetConfig+0x5c4>)
 80061f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061fc:	461a      	mov	r2, r3
 80061fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006200:	fbb3 f3f2 	udiv	r3, r3, r2
 8006204:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	4613      	mov	r3, r2
 800620c:	005b      	lsls	r3, r3, #1
 800620e:	4413      	add	r3, r2
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	429a      	cmp	r2, r3
 8006214:	d305      	bcc.n	8006222 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800621c:	69ba      	ldr	r2, [r7, #24]
 800621e:	429a      	cmp	r2, r3
 8006220:	d903      	bls.n	800622a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006228:	e113      	b.n	8006452 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800622a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622c:	2200      	movs	r2, #0
 800622e:	60bb      	str	r3, [r7, #8]
 8006230:	60fa      	str	r2, [r7, #12]
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006236:	4a84      	ldr	r2, [pc, #528]	@ (8006448 <UART_SetConfig+0x5c4>)
 8006238:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800623c:	b29b      	uxth	r3, r3
 800623e:	2200      	movs	r2, #0
 8006240:	603b      	str	r3, [r7, #0]
 8006242:	607a      	str	r2, [r7, #4]
 8006244:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006248:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800624c:	f7fa fcd2 	bl	8000bf4 <__aeabi_uldivmod>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	4610      	mov	r0, r2
 8006256:	4619      	mov	r1, r3
 8006258:	f04f 0200 	mov.w	r2, #0
 800625c:	f04f 0300 	mov.w	r3, #0
 8006260:	020b      	lsls	r3, r1, #8
 8006262:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006266:	0202      	lsls	r2, r0, #8
 8006268:	6979      	ldr	r1, [r7, #20]
 800626a:	6849      	ldr	r1, [r1, #4]
 800626c:	0849      	lsrs	r1, r1, #1
 800626e:	2000      	movs	r0, #0
 8006270:	460c      	mov	r4, r1
 8006272:	4605      	mov	r5, r0
 8006274:	eb12 0804 	adds.w	r8, r2, r4
 8006278:	eb43 0905 	adc.w	r9, r3, r5
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	469a      	mov	sl, r3
 8006284:	4693      	mov	fp, r2
 8006286:	4652      	mov	r2, sl
 8006288:	465b      	mov	r3, fp
 800628a:	4640      	mov	r0, r8
 800628c:	4649      	mov	r1, r9
 800628e:	f7fa fcb1 	bl	8000bf4 <__aeabi_uldivmod>
 8006292:	4602      	mov	r2, r0
 8006294:	460b      	mov	r3, r1
 8006296:	4613      	mov	r3, r2
 8006298:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800629a:	6a3b      	ldr	r3, [r7, #32]
 800629c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062a0:	d308      	bcc.n	80062b4 <UART_SetConfig+0x430>
 80062a2:	6a3b      	ldr	r3, [r7, #32]
 80062a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062a8:	d204      	bcs.n	80062b4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6a3a      	ldr	r2, [r7, #32]
 80062b0:	60da      	str	r2, [r3, #12]
 80062b2:	e0ce      	b.n	8006452 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80062ba:	e0ca      	b.n	8006452 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	69db      	ldr	r3, [r3, #28]
 80062c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062c4:	d166      	bne.n	8006394 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80062c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062ca:	2b08      	cmp	r3, #8
 80062cc:	d827      	bhi.n	800631e <UART_SetConfig+0x49a>
 80062ce:	a201      	add	r2, pc, #4	@ (adr r2, 80062d4 <UART_SetConfig+0x450>)
 80062d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d4:	080062f9 	.word	0x080062f9
 80062d8:	08006301 	.word	0x08006301
 80062dc:	08006309 	.word	0x08006309
 80062e0:	0800631f 	.word	0x0800631f
 80062e4:	0800630f 	.word	0x0800630f
 80062e8:	0800631f 	.word	0x0800631f
 80062ec:	0800631f 	.word	0x0800631f
 80062f0:	0800631f 	.word	0x0800631f
 80062f4:	08006317 	.word	0x08006317
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f8:	f7fd ff38 	bl	800416c <HAL_RCC_GetPCLK1Freq>
 80062fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062fe:	e014      	b.n	800632a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006300:	f7fd ff4a 	bl	8004198 <HAL_RCC_GetPCLK2Freq>
 8006304:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006306:	e010      	b.n	800632a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006308:	4b4e      	ldr	r3, [pc, #312]	@ (8006444 <UART_SetConfig+0x5c0>)
 800630a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800630c:	e00d      	b.n	800632a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800630e:	f7fd febf 	bl	8004090 <HAL_RCC_GetSysClockFreq>
 8006312:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006314:	e009      	b.n	800632a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006316:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800631a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800631c:	e005      	b.n	800632a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800631e:	2300      	movs	r3, #0
 8006320:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006328:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 8090 	beq.w	8006452 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006336:	4a44      	ldr	r2, [pc, #272]	@ (8006448 <UART_SetConfig+0x5c4>)
 8006338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800633c:	461a      	mov	r2, r3
 800633e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006340:	fbb3 f3f2 	udiv	r3, r3, r2
 8006344:	005a      	lsls	r2, r3, #1
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	085b      	lsrs	r3, r3, #1
 800634c:	441a      	add	r2, r3
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	fbb2 f3f3 	udiv	r3, r2, r3
 8006356:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006358:	6a3b      	ldr	r3, [r7, #32]
 800635a:	2b0f      	cmp	r3, #15
 800635c:	d916      	bls.n	800638c <UART_SetConfig+0x508>
 800635e:	6a3b      	ldr	r3, [r7, #32]
 8006360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006364:	d212      	bcs.n	800638c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	b29b      	uxth	r3, r3
 800636a:	f023 030f 	bic.w	r3, r3, #15
 800636e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	085b      	lsrs	r3, r3, #1
 8006374:	b29b      	uxth	r3, r3
 8006376:	f003 0307 	and.w	r3, r3, #7
 800637a:	b29a      	uxth	r2, r3
 800637c:	8bfb      	ldrh	r3, [r7, #30]
 800637e:	4313      	orrs	r3, r2
 8006380:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	8bfa      	ldrh	r2, [r7, #30]
 8006388:	60da      	str	r2, [r3, #12]
 800638a:	e062      	b.n	8006452 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006392:	e05e      	b.n	8006452 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006394:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006398:	2b08      	cmp	r3, #8
 800639a:	d828      	bhi.n	80063ee <UART_SetConfig+0x56a>
 800639c:	a201      	add	r2, pc, #4	@ (adr r2, 80063a4 <UART_SetConfig+0x520>)
 800639e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a2:	bf00      	nop
 80063a4:	080063c9 	.word	0x080063c9
 80063a8:	080063d1 	.word	0x080063d1
 80063ac:	080063d9 	.word	0x080063d9
 80063b0:	080063ef 	.word	0x080063ef
 80063b4:	080063df 	.word	0x080063df
 80063b8:	080063ef 	.word	0x080063ef
 80063bc:	080063ef 	.word	0x080063ef
 80063c0:	080063ef 	.word	0x080063ef
 80063c4:	080063e7 	.word	0x080063e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063c8:	f7fd fed0 	bl	800416c <HAL_RCC_GetPCLK1Freq>
 80063cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063ce:	e014      	b.n	80063fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063d0:	f7fd fee2 	bl	8004198 <HAL_RCC_GetPCLK2Freq>
 80063d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063d6:	e010      	b.n	80063fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063d8:	4b1a      	ldr	r3, [pc, #104]	@ (8006444 <UART_SetConfig+0x5c0>)
 80063da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063dc:	e00d      	b.n	80063fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063de:	f7fd fe57 	bl	8004090 <HAL_RCC_GetSysClockFreq>
 80063e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063e4:	e009      	b.n	80063fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063ec:	e005      	b.n	80063fa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80063f8:	bf00      	nop
    }

    if (pclk != 0U)
 80063fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d028      	beq.n	8006452 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006404:	4a10      	ldr	r2, [pc, #64]	@ (8006448 <UART_SetConfig+0x5c4>)
 8006406:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800640a:	461a      	mov	r2, r3
 800640c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	085b      	lsrs	r3, r3, #1
 8006418:	441a      	add	r2, r3
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006422:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006424:	6a3b      	ldr	r3, [r7, #32]
 8006426:	2b0f      	cmp	r3, #15
 8006428:	d910      	bls.n	800644c <UART_SetConfig+0x5c8>
 800642a:	6a3b      	ldr	r3, [r7, #32]
 800642c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006430:	d20c      	bcs.n	800644c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006432:	6a3b      	ldr	r3, [r7, #32]
 8006434:	b29a      	uxth	r2, r3
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60da      	str	r2, [r3, #12]
 800643c:	e009      	b.n	8006452 <UART_SetConfig+0x5ce>
 800643e:	bf00      	nop
 8006440:	40008000 	.word	0x40008000
 8006444:	00f42400 	.word	0x00f42400
 8006448:	08007020 	.word	0x08007020
      }
      else
      {
        ret = HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	2201      	movs	r2, #1
 8006456:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	2201      	movs	r2, #1
 800645e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	2200      	movs	r2, #0
 8006466:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	2200      	movs	r2, #0
 800646c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800646e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006472:	4618      	mov	r0, r3
 8006474:	3730      	adds	r7, #48	@ 0x30
 8006476:	46bd      	mov	sp, r7
 8006478:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800647c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006488:	f003 0308 	and.w	r3, r3, #8
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00a      	beq.n	80064a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	430a      	orrs	r2, r1
 80064a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00a      	beq.n	80064c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	430a      	orrs	r2, r1
 80064c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064cc:	f003 0302 	and.w	r3, r3, #2
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d00a      	beq.n	80064ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ee:	f003 0304 	and.w	r3, r3, #4
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00a      	beq.n	800650c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	430a      	orrs	r2, r1
 800650a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006510:	f003 0310 	and.w	r3, r3, #16
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00a      	beq.n	800652e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	430a      	orrs	r2, r1
 800652c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006532:	f003 0320 	and.w	r3, r3, #32
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00a      	beq.n	8006550 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	430a      	orrs	r2, r1
 800654e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006558:	2b00      	cmp	r3, #0
 800655a:	d01a      	beq.n	8006592 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	430a      	orrs	r2, r1
 8006570:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006576:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800657a:	d10a      	bne.n	8006592 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006596:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00a      	beq.n	80065b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	430a      	orrs	r2, r1
 80065b2:	605a      	str	r2, [r3, #4]
  }
}
 80065b4:	bf00      	nop
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b098      	sub	sp, #96	@ 0x60
 80065c4:	af02      	add	r7, sp, #8
 80065c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065d0:	f7fc fdb0 	bl	8003134 <HAL_GetTick>
 80065d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0308 	and.w	r3, r3, #8
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	d12f      	bne.n	8006644 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80065e8:	9300      	str	r3, [sp, #0]
 80065ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065ec:	2200      	movs	r2, #0
 80065ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 f88e 	bl	8006714 <UART_WaitOnFlagUntilTimeout>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d022      	beq.n	8006644 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006606:	e853 3f00 	ldrex	r3, [r3]
 800660a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800660c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800660e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006612:	653b      	str	r3, [r7, #80]	@ 0x50
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	461a      	mov	r2, r3
 800661a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800661c:	647b      	str	r3, [r7, #68]	@ 0x44
 800661e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006620:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006622:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006624:	e841 2300 	strex	r3, r2, [r1]
 8006628:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800662a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800662c:	2b00      	cmp	r3, #0
 800662e:	d1e6      	bne.n	80065fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2220      	movs	r2, #32
 8006634:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e063      	b.n	800670c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0304 	and.w	r3, r3, #4
 800664e:	2b04      	cmp	r3, #4
 8006650:	d149      	bne.n	80066e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006652:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006656:	9300      	str	r3, [sp, #0]
 8006658:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800665a:	2200      	movs	r2, #0
 800665c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f857 	bl	8006714 <UART_WaitOnFlagUntilTimeout>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d03c      	beq.n	80066e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006674:	e853 3f00 	ldrex	r3, [r3]
 8006678:	623b      	str	r3, [r7, #32]
   return(result);
 800667a:	6a3b      	ldr	r3, [r7, #32]
 800667c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006680:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	461a      	mov	r2, r3
 8006688:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800668a:	633b      	str	r3, [r7, #48]	@ 0x30
 800668c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006690:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006692:	e841 2300 	strex	r3, r2, [r1]
 8006696:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800669a:	2b00      	cmp	r3, #0
 800669c:	d1e6      	bne.n	800666c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	3308      	adds	r3, #8
 80066a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	e853 3f00 	ldrex	r3, [r3]
 80066ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f023 0301 	bic.w	r3, r3, #1
 80066b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3308      	adds	r3, #8
 80066bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066be:	61fa      	str	r2, [r7, #28]
 80066c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c2:	69b9      	ldr	r1, [r7, #24]
 80066c4:	69fa      	ldr	r2, [r7, #28]
 80066c6:	e841 2300 	strex	r3, r2, [r1]
 80066ca:	617b      	str	r3, [r7, #20]
   return(result);
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1e5      	bne.n	800669e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2220      	movs	r2, #32
 80066d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e012      	b.n	800670c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2220      	movs	r2, #32
 80066ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2220      	movs	r2, #32
 80066f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3758      	adds	r7, #88	@ 0x58
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	603b      	str	r3, [r7, #0]
 8006720:	4613      	mov	r3, r2
 8006722:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006724:	e04f      	b.n	80067c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800672c:	d04b      	beq.n	80067c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800672e:	f7fc fd01 	bl	8003134 <HAL_GetTick>
 8006732:	4602      	mov	r2, r0
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	69ba      	ldr	r2, [r7, #24]
 800673a:	429a      	cmp	r2, r3
 800673c:	d302      	bcc.n	8006744 <UART_WaitOnFlagUntilTimeout+0x30>
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d101      	bne.n	8006748 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e04e      	b.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0304 	and.w	r3, r3, #4
 8006752:	2b00      	cmp	r3, #0
 8006754:	d037      	beq.n	80067c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	2b80      	cmp	r3, #128	@ 0x80
 800675a:	d034      	beq.n	80067c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	2b40      	cmp	r3, #64	@ 0x40
 8006760:	d031      	beq.n	80067c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	69db      	ldr	r3, [r3, #28]
 8006768:	f003 0308 	and.w	r3, r3, #8
 800676c:	2b08      	cmp	r3, #8
 800676e:	d110      	bne.n	8006792 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2208      	movs	r2, #8
 8006776:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006778:	68f8      	ldr	r0, [r7, #12]
 800677a:	f000 f838 	bl	80067ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2208      	movs	r2, #8
 8006782:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e029      	b.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	69db      	ldr	r3, [r3, #28]
 8006798:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800679c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067a0:	d111      	bne.n	80067c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f000 f81e 	bl	80067ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e00f      	b.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	69da      	ldr	r2, [r3, #28]
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	4013      	ands	r3, r2
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	bf0c      	ite	eq
 80067d6:	2301      	moveq	r3, #1
 80067d8:	2300      	movne	r3, #0
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	461a      	mov	r2, r3
 80067de:	79fb      	ldrb	r3, [r7, #7]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d0a0      	beq.n	8006726 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067e4:	2300      	movs	r3, #0
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3710      	adds	r7, #16
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}

080067ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067ee:	b480      	push	{r7}
 80067f0:	b095      	sub	sp, #84	@ 0x54
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067fe:	e853 3f00 	ldrex	r3, [r3]
 8006802:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006806:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800680a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	461a      	mov	r2, r3
 8006812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006814:	643b      	str	r3, [r7, #64]	@ 0x40
 8006816:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006818:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800681a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800681c:	e841 2300 	strex	r3, r2, [r1]
 8006820:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1e6      	bne.n	80067f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	3308      	adds	r3, #8
 800682e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006830:	6a3b      	ldr	r3, [r7, #32]
 8006832:	e853 3f00 	ldrex	r3, [r3]
 8006836:	61fb      	str	r3, [r7, #28]
   return(result);
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800683e:	f023 0301 	bic.w	r3, r3, #1
 8006842:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	3308      	adds	r3, #8
 800684a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800684c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800684e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006850:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006852:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006854:	e841 2300 	strex	r3, r2, [r1]
 8006858:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800685a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1e3      	bne.n	8006828 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006864:	2b01      	cmp	r3, #1
 8006866:	d118      	bne.n	800689a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	e853 3f00 	ldrex	r3, [r3]
 8006874:	60bb      	str	r3, [r7, #8]
   return(result);
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	f023 0310 	bic.w	r3, r3, #16
 800687c:	647b      	str	r3, [r7, #68]	@ 0x44
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	461a      	mov	r2, r3
 8006884:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006886:	61bb      	str	r3, [r7, #24]
 8006888:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688a:	6979      	ldr	r1, [r7, #20]
 800688c:	69ba      	ldr	r2, [r7, #24]
 800688e:	e841 2300 	strex	r3, r2, [r1]
 8006892:	613b      	str	r3, [r7, #16]
   return(result);
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1e6      	bne.n	8006868 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2220      	movs	r2, #32
 800689e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80068ae:	bf00      	nop
 80068b0:	3754      	adds	r7, #84	@ 0x54
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80068ba:	b480      	push	{r7}
 80068bc:	b085      	sub	sp, #20
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <HAL_UARTEx_DisableFifoMode+0x16>
 80068cc:	2302      	movs	r3, #2
 80068ce:	e027      	b.n	8006920 <HAL_UARTEx_DisableFifoMode+0x66>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2224      	movs	r2, #36	@ 0x24
 80068dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f022 0201 	bic.w	r2, r2, #1
 80068f6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80068fe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2220      	movs	r2, #32
 8006912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	3714      	adds	r7, #20
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800693c:	2b01      	cmp	r3, #1
 800693e:	d101      	bne.n	8006944 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006940:	2302      	movs	r3, #2
 8006942:	e02d      	b.n	80069a0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2224      	movs	r2, #36	@ 0x24
 8006950:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f022 0201 	bic.w	r2, r2, #1
 800696a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	683a      	ldr	r2, [r7, #0]
 800697c:	430a      	orrs	r2, r1
 800697e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f84f 	bl	8006a24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2220      	movs	r2, #32
 8006992:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800699e:	2300      	movs	r3, #0
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3710      	adds	r7, #16
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}

080069a8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d101      	bne.n	80069c0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80069bc:	2302      	movs	r3, #2
 80069be:	e02d      	b.n	8006a1c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2224      	movs	r2, #36	@ 0x24
 80069cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f022 0201 	bic.w	r2, r2, #1
 80069e6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	683a      	ldr	r2, [r7, #0]
 80069f8:	430a      	orrs	r2, r1
 80069fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 f811 	bl	8006a24 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2220      	movs	r2, #32
 8006a0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a1a:	2300      	movs	r3, #0
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3710      	adds	r7, #16
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}

08006a24 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b085      	sub	sp, #20
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d108      	bne.n	8006a46 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006a44:	e031      	b.n	8006aaa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006a46:	2308      	movs	r3, #8
 8006a48:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006a4a:	2308      	movs	r3, #8
 8006a4c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	0e5b      	lsrs	r3, r3, #25
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	f003 0307 	and.w	r3, r3, #7
 8006a5c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	0f5b      	lsrs	r3, r3, #29
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	f003 0307 	and.w	r3, r3, #7
 8006a6c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a6e:	7bbb      	ldrb	r3, [r7, #14]
 8006a70:	7b3a      	ldrb	r2, [r7, #12]
 8006a72:	4911      	ldr	r1, [pc, #68]	@ (8006ab8 <UARTEx_SetNbDataToProcess+0x94>)
 8006a74:	5c8a      	ldrb	r2, [r1, r2]
 8006a76:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006a7a:	7b3a      	ldrb	r2, [r7, #12]
 8006a7c:	490f      	ldr	r1, [pc, #60]	@ (8006abc <UARTEx_SetNbDataToProcess+0x98>)
 8006a7e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a80:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a84:	b29a      	uxth	r2, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a8c:	7bfb      	ldrb	r3, [r7, #15]
 8006a8e:	7b7a      	ldrb	r2, [r7, #13]
 8006a90:	4909      	ldr	r1, [pc, #36]	@ (8006ab8 <UARTEx_SetNbDataToProcess+0x94>)
 8006a92:	5c8a      	ldrb	r2, [r1, r2]
 8006a94:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a98:	7b7a      	ldrb	r2, [r7, #13]
 8006a9a:	4908      	ldr	r1, [pc, #32]	@ (8006abc <UARTEx_SetNbDataToProcess+0x98>)
 8006a9c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006aaa:	bf00      	nop
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr
 8006ab6:	bf00      	nop
 8006ab8:	08007038 	.word	0x08007038
 8006abc:	08007040 	.word	0x08007040

08006ac0 <memset>:
 8006ac0:	4402      	add	r2, r0
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d100      	bne.n	8006aca <memset+0xa>
 8006ac8:	4770      	bx	lr
 8006aca:	f803 1b01 	strb.w	r1, [r3], #1
 8006ace:	e7f9      	b.n	8006ac4 <memset+0x4>

08006ad0 <__libc_init_array>:
 8006ad0:	b570      	push	{r4, r5, r6, lr}
 8006ad2:	4d0d      	ldr	r5, [pc, #52]	@ (8006b08 <__libc_init_array+0x38>)
 8006ad4:	4c0d      	ldr	r4, [pc, #52]	@ (8006b0c <__libc_init_array+0x3c>)
 8006ad6:	1b64      	subs	r4, r4, r5
 8006ad8:	10a4      	asrs	r4, r4, #2
 8006ada:	2600      	movs	r6, #0
 8006adc:	42a6      	cmp	r6, r4
 8006ade:	d109      	bne.n	8006af4 <__libc_init_array+0x24>
 8006ae0:	4d0b      	ldr	r5, [pc, #44]	@ (8006b10 <__libc_init_array+0x40>)
 8006ae2:	4c0c      	ldr	r4, [pc, #48]	@ (8006b14 <__libc_init_array+0x44>)
 8006ae4:	f000 fa84 	bl	8006ff0 <_init>
 8006ae8:	1b64      	subs	r4, r4, r5
 8006aea:	10a4      	asrs	r4, r4, #2
 8006aec:	2600      	movs	r6, #0
 8006aee:	42a6      	cmp	r6, r4
 8006af0:	d105      	bne.n	8006afe <__libc_init_array+0x2e>
 8006af2:	bd70      	pop	{r4, r5, r6, pc}
 8006af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006af8:	4798      	blx	r3
 8006afa:	3601      	adds	r6, #1
 8006afc:	e7ee      	b.n	8006adc <__libc_init_array+0xc>
 8006afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b02:	4798      	blx	r3
 8006b04:	3601      	adds	r6, #1
 8006b06:	e7f2      	b.n	8006aee <__libc_init_array+0x1e>
 8006b08:	080070c0 	.word	0x080070c0
 8006b0c:	080070c0 	.word	0x080070c0
 8006b10:	080070c0 	.word	0x080070c0
 8006b14:	080070c4 	.word	0x080070c4

08006b18 <atan2>:
 8006b18:	f000 b802 	b.w	8006b20 <__ieee754_atan2>
 8006b1c:	0000      	movs	r0, r0
	...

08006b20 <__ieee754_atan2>:
 8006b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b24:	ec57 6b11 	vmov	r6, r7, d1
 8006b28:	4273      	negs	r3, r6
 8006b2a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8006ca8 <__ieee754_atan2+0x188>
 8006b2e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8006b32:	4333      	orrs	r3, r6
 8006b34:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8006b38:	4543      	cmp	r3, r8
 8006b3a:	ec51 0b10 	vmov	r0, r1, d0
 8006b3e:	4635      	mov	r5, r6
 8006b40:	d809      	bhi.n	8006b56 <__ieee754_atan2+0x36>
 8006b42:	4244      	negs	r4, r0
 8006b44:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006b48:	4304      	orrs	r4, r0
 8006b4a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8006b4e:	4544      	cmp	r4, r8
 8006b50:	468e      	mov	lr, r1
 8006b52:	4681      	mov	r9, r0
 8006b54:	d907      	bls.n	8006b66 <__ieee754_atan2+0x46>
 8006b56:	4632      	mov	r2, r6
 8006b58:	463b      	mov	r3, r7
 8006b5a:	f7f9 fb63 	bl	8000224 <__adddf3>
 8006b5e:	ec41 0b10 	vmov	d0, r0, r1
 8006b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b66:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8006b6a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8006b6e:	4334      	orrs	r4, r6
 8006b70:	d103      	bne.n	8006b7a <__ieee754_atan2+0x5a>
 8006b72:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b76:	f000 b89b 	b.w	8006cb0 <atan>
 8006b7a:	17bc      	asrs	r4, r7, #30
 8006b7c:	f004 0402 	and.w	r4, r4, #2
 8006b80:	ea53 0909 	orrs.w	r9, r3, r9
 8006b84:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8006b88:	d107      	bne.n	8006b9a <__ieee754_atan2+0x7a>
 8006b8a:	2c02      	cmp	r4, #2
 8006b8c:	d05f      	beq.n	8006c4e <__ieee754_atan2+0x12e>
 8006b8e:	2c03      	cmp	r4, #3
 8006b90:	d1e5      	bne.n	8006b5e <__ieee754_atan2+0x3e>
 8006b92:	a141      	add	r1, pc, #260	@ (adr r1, 8006c98 <__ieee754_atan2+0x178>)
 8006b94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b98:	e7e1      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006b9a:	4315      	orrs	r5, r2
 8006b9c:	d106      	bne.n	8006bac <__ieee754_atan2+0x8c>
 8006b9e:	f1be 0f00 	cmp.w	lr, #0
 8006ba2:	da5f      	bge.n	8006c64 <__ieee754_atan2+0x144>
 8006ba4:	a13e      	add	r1, pc, #248	@ (adr r1, 8006ca0 <__ieee754_atan2+0x180>)
 8006ba6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006baa:	e7d8      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006bac:	4542      	cmp	r2, r8
 8006bae:	d10f      	bne.n	8006bd0 <__ieee754_atan2+0xb0>
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8006bb6:	d107      	bne.n	8006bc8 <__ieee754_atan2+0xa8>
 8006bb8:	2c02      	cmp	r4, #2
 8006bba:	d84c      	bhi.n	8006c56 <__ieee754_atan2+0x136>
 8006bbc:	4b34      	ldr	r3, [pc, #208]	@ (8006c90 <__ieee754_atan2+0x170>)
 8006bbe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006bc2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006bc6:	e7ca      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006bc8:	2c02      	cmp	r4, #2
 8006bca:	d848      	bhi.n	8006c5e <__ieee754_atan2+0x13e>
 8006bcc:	4b31      	ldr	r3, [pc, #196]	@ (8006c94 <__ieee754_atan2+0x174>)
 8006bce:	e7f6      	b.n	8006bbe <__ieee754_atan2+0x9e>
 8006bd0:	4543      	cmp	r3, r8
 8006bd2:	d0e4      	beq.n	8006b9e <__ieee754_atan2+0x7e>
 8006bd4:	1a9b      	subs	r3, r3, r2
 8006bd6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8006bda:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006bde:	da1e      	bge.n	8006c1e <__ieee754_atan2+0xfe>
 8006be0:	2f00      	cmp	r7, #0
 8006be2:	da01      	bge.n	8006be8 <__ieee754_atan2+0xc8>
 8006be4:	323c      	adds	r2, #60	@ 0x3c
 8006be6:	db1e      	blt.n	8006c26 <__ieee754_atan2+0x106>
 8006be8:	4632      	mov	r2, r6
 8006bea:	463b      	mov	r3, r7
 8006bec:	f7f9 fdfa 	bl	80007e4 <__aeabi_ddiv>
 8006bf0:	ec41 0b10 	vmov	d0, r0, r1
 8006bf4:	f000 f9f4 	bl	8006fe0 <fabs>
 8006bf8:	f000 f85a 	bl	8006cb0 <atan>
 8006bfc:	ec51 0b10 	vmov	r0, r1, d0
 8006c00:	2c01      	cmp	r4, #1
 8006c02:	d013      	beq.n	8006c2c <__ieee754_atan2+0x10c>
 8006c04:	2c02      	cmp	r4, #2
 8006c06:	d015      	beq.n	8006c34 <__ieee754_atan2+0x114>
 8006c08:	2c00      	cmp	r4, #0
 8006c0a:	d0a8      	beq.n	8006b5e <__ieee754_atan2+0x3e>
 8006c0c:	a318      	add	r3, pc, #96	@ (adr r3, 8006c70 <__ieee754_atan2+0x150>)
 8006c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c12:	f7f9 fb05 	bl	8000220 <__aeabi_dsub>
 8006c16:	a318      	add	r3, pc, #96	@ (adr r3, 8006c78 <__ieee754_atan2+0x158>)
 8006c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1c:	e014      	b.n	8006c48 <__ieee754_atan2+0x128>
 8006c1e:	a118      	add	r1, pc, #96	@ (adr r1, 8006c80 <__ieee754_atan2+0x160>)
 8006c20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c24:	e7ec      	b.n	8006c00 <__ieee754_atan2+0xe0>
 8006c26:	2000      	movs	r0, #0
 8006c28:	2100      	movs	r1, #0
 8006c2a:	e7e9      	b.n	8006c00 <__ieee754_atan2+0xe0>
 8006c2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006c30:	4619      	mov	r1, r3
 8006c32:	e794      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006c34:	a30e      	add	r3, pc, #56	@ (adr r3, 8006c70 <__ieee754_atan2+0x150>)
 8006c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c3a:	f7f9 faf1 	bl	8000220 <__aeabi_dsub>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	a10d      	add	r1, pc, #52	@ (adr r1, 8006c78 <__ieee754_atan2+0x158>)
 8006c44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c48:	f7f9 faea 	bl	8000220 <__aeabi_dsub>
 8006c4c:	e787      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006c4e:	a10a      	add	r1, pc, #40	@ (adr r1, 8006c78 <__ieee754_atan2+0x158>)
 8006c50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c54:	e783      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006c56:	a10c      	add	r1, pc, #48	@ (adr r1, 8006c88 <__ieee754_atan2+0x168>)
 8006c58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c5c:	e77f      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006c5e:	2000      	movs	r0, #0
 8006c60:	2100      	movs	r1, #0
 8006c62:	e77c      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006c64:	a106      	add	r1, pc, #24	@ (adr r1, 8006c80 <__ieee754_atan2+0x160>)
 8006c66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c6a:	e778      	b.n	8006b5e <__ieee754_atan2+0x3e>
 8006c6c:	f3af 8000 	nop.w
 8006c70:	33145c07 	.word	0x33145c07
 8006c74:	3ca1a626 	.word	0x3ca1a626
 8006c78:	54442d18 	.word	0x54442d18
 8006c7c:	400921fb 	.word	0x400921fb
 8006c80:	54442d18 	.word	0x54442d18
 8006c84:	3ff921fb 	.word	0x3ff921fb
 8006c88:	54442d18 	.word	0x54442d18
 8006c8c:	3fe921fb 	.word	0x3fe921fb
 8006c90:	08007060 	.word	0x08007060
 8006c94:	08007048 	.word	0x08007048
 8006c98:	54442d18 	.word	0x54442d18
 8006c9c:	c00921fb 	.word	0xc00921fb
 8006ca0:	54442d18 	.word	0x54442d18
 8006ca4:	bff921fb 	.word	0xbff921fb
 8006ca8:	7ff00000 	.word	0x7ff00000
 8006cac:	00000000 	.word	0x00000000

08006cb0 <atan>:
 8006cb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb4:	ec55 4b10 	vmov	r4, r5, d0
 8006cb8:	4bbf      	ldr	r3, [pc, #764]	@ (8006fb8 <atan+0x308>)
 8006cba:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8006cbe:	429e      	cmp	r6, r3
 8006cc0:	46ab      	mov	fp, r5
 8006cc2:	d918      	bls.n	8006cf6 <atan+0x46>
 8006cc4:	4bbd      	ldr	r3, [pc, #756]	@ (8006fbc <atan+0x30c>)
 8006cc6:	429e      	cmp	r6, r3
 8006cc8:	d801      	bhi.n	8006cce <atan+0x1e>
 8006cca:	d109      	bne.n	8006ce0 <atan+0x30>
 8006ccc:	b144      	cbz	r4, 8006ce0 <atan+0x30>
 8006cce:	4622      	mov	r2, r4
 8006cd0:	462b      	mov	r3, r5
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	f7f9 faa5 	bl	8000224 <__adddf3>
 8006cda:	4604      	mov	r4, r0
 8006cdc:	460d      	mov	r5, r1
 8006cde:	e006      	b.n	8006cee <atan+0x3e>
 8006ce0:	f1bb 0f00 	cmp.w	fp, #0
 8006ce4:	f340 812b 	ble.w	8006f3e <atan+0x28e>
 8006ce8:	a597      	add	r5, pc, #604	@ (adr r5, 8006f48 <atan+0x298>)
 8006cea:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006cee:	ec45 4b10 	vmov	d0, r4, r5
 8006cf2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf6:	4bb2      	ldr	r3, [pc, #712]	@ (8006fc0 <atan+0x310>)
 8006cf8:	429e      	cmp	r6, r3
 8006cfa:	d813      	bhi.n	8006d24 <atan+0x74>
 8006cfc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006d00:	429e      	cmp	r6, r3
 8006d02:	d80c      	bhi.n	8006d1e <atan+0x6e>
 8006d04:	a392      	add	r3, pc, #584	@ (adr r3, 8006f50 <atan+0x2a0>)
 8006d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0a:	4620      	mov	r0, r4
 8006d0c:	4629      	mov	r1, r5
 8006d0e:	f7f9 fa89 	bl	8000224 <__adddf3>
 8006d12:	4bac      	ldr	r3, [pc, #688]	@ (8006fc4 <atan+0x314>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	f7f9 fecb 	bl	8000ab0 <__aeabi_dcmpgt>
 8006d1a:	2800      	cmp	r0, #0
 8006d1c:	d1e7      	bne.n	8006cee <atan+0x3e>
 8006d1e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006d22:	e029      	b.n	8006d78 <atan+0xc8>
 8006d24:	f000 f95c 	bl	8006fe0 <fabs>
 8006d28:	4ba7      	ldr	r3, [pc, #668]	@ (8006fc8 <atan+0x318>)
 8006d2a:	429e      	cmp	r6, r3
 8006d2c:	ec55 4b10 	vmov	r4, r5, d0
 8006d30:	f200 80bc 	bhi.w	8006eac <atan+0x1fc>
 8006d34:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8006d38:	429e      	cmp	r6, r3
 8006d3a:	f200 809e 	bhi.w	8006e7a <atan+0x1ca>
 8006d3e:	4622      	mov	r2, r4
 8006d40:	462b      	mov	r3, r5
 8006d42:	4620      	mov	r0, r4
 8006d44:	4629      	mov	r1, r5
 8006d46:	f7f9 fa6d 	bl	8000224 <__adddf3>
 8006d4a:	4b9e      	ldr	r3, [pc, #632]	@ (8006fc4 <atan+0x314>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f7f9 fa67 	bl	8000220 <__aeabi_dsub>
 8006d52:	2200      	movs	r2, #0
 8006d54:	4606      	mov	r6, r0
 8006d56:	460f      	mov	r7, r1
 8006d58:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	4629      	mov	r1, r5
 8006d60:	f7f9 fa60 	bl	8000224 <__adddf3>
 8006d64:	4602      	mov	r2, r0
 8006d66:	460b      	mov	r3, r1
 8006d68:	4630      	mov	r0, r6
 8006d6a:	4639      	mov	r1, r7
 8006d6c:	f7f9 fd3a 	bl	80007e4 <__aeabi_ddiv>
 8006d70:	f04f 0a00 	mov.w	sl, #0
 8006d74:	4604      	mov	r4, r0
 8006d76:	460d      	mov	r5, r1
 8006d78:	4622      	mov	r2, r4
 8006d7a:	462b      	mov	r3, r5
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	4629      	mov	r1, r5
 8006d80:	f7f9 fc06 	bl	8000590 <__aeabi_dmul>
 8006d84:	4602      	mov	r2, r0
 8006d86:	460b      	mov	r3, r1
 8006d88:	4680      	mov	r8, r0
 8006d8a:	4689      	mov	r9, r1
 8006d8c:	f7f9 fc00 	bl	8000590 <__aeabi_dmul>
 8006d90:	a371      	add	r3, pc, #452	@ (adr r3, 8006f58 <atan+0x2a8>)
 8006d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d96:	4606      	mov	r6, r0
 8006d98:	460f      	mov	r7, r1
 8006d9a:	f7f9 fbf9 	bl	8000590 <__aeabi_dmul>
 8006d9e:	a370      	add	r3, pc, #448	@ (adr r3, 8006f60 <atan+0x2b0>)
 8006da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da4:	f7f9 fa3e 	bl	8000224 <__adddf3>
 8006da8:	4632      	mov	r2, r6
 8006daa:	463b      	mov	r3, r7
 8006dac:	f7f9 fbf0 	bl	8000590 <__aeabi_dmul>
 8006db0:	a36d      	add	r3, pc, #436	@ (adr r3, 8006f68 <atan+0x2b8>)
 8006db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db6:	f7f9 fa35 	bl	8000224 <__adddf3>
 8006dba:	4632      	mov	r2, r6
 8006dbc:	463b      	mov	r3, r7
 8006dbe:	f7f9 fbe7 	bl	8000590 <__aeabi_dmul>
 8006dc2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006f70 <atan+0x2c0>)
 8006dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc8:	f7f9 fa2c 	bl	8000224 <__adddf3>
 8006dcc:	4632      	mov	r2, r6
 8006dce:	463b      	mov	r3, r7
 8006dd0:	f7f9 fbde 	bl	8000590 <__aeabi_dmul>
 8006dd4:	a368      	add	r3, pc, #416	@ (adr r3, 8006f78 <atan+0x2c8>)
 8006dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dda:	f7f9 fa23 	bl	8000224 <__adddf3>
 8006dde:	4632      	mov	r2, r6
 8006de0:	463b      	mov	r3, r7
 8006de2:	f7f9 fbd5 	bl	8000590 <__aeabi_dmul>
 8006de6:	a366      	add	r3, pc, #408	@ (adr r3, 8006f80 <atan+0x2d0>)
 8006de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dec:	f7f9 fa1a 	bl	8000224 <__adddf3>
 8006df0:	4642      	mov	r2, r8
 8006df2:	464b      	mov	r3, r9
 8006df4:	f7f9 fbcc 	bl	8000590 <__aeabi_dmul>
 8006df8:	a363      	add	r3, pc, #396	@ (adr r3, 8006f88 <atan+0x2d8>)
 8006dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfe:	4680      	mov	r8, r0
 8006e00:	4689      	mov	r9, r1
 8006e02:	4630      	mov	r0, r6
 8006e04:	4639      	mov	r1, r7
 8006e06:	f7f9 fbc3 	bl	8000590 <__aeabi_dmul>
 8006e0a:	a361      	add	r3, pc, #388	@ (adr r3, 8006f90 <atan+0x2e0>)
 8006e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e10:	f7f9 fa06 	bl	8000220 <__aeabi_dsub>
 8006e14:	4632      	mov	r2, r6
 8006e16:	463b      	mov	r3, r7
 8006e18:	f7f9 fbba 	bl	8000590 <__aeabi_dmul>
 8006e1c:	a35e      	add	r3, pc, #376	@ (adr r3, 8006f98 <atan+0x2e8>)
 8006e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e22:	f7f9 f9fd 	bl	8000220 <__aeabi_dsub>
 8006e26:	4632      	mov	r2, r6
 8006e28:	463b      	mov	r3, r7
 8006e2a:	f7f9 fbb1 	bl	8000590 <__aeabi_dmul>
 8006e2e:	a35c      	add	r3, pc, #368	@ (adr r3, 8006fa0 <atan+0x2f0>)
 8006e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e34:	f7f9 f9f4 	bl	8000220 <__aeabi_dsub>
 8006e38:	4632      	mov	r2, r6
 8006e3a:	463b      	mov	r3, r7
 8006e3c:	f7f9 fba8 	bl	8000590 <__aeabi_dmul>
 8006e40:	a359      	add	r3, pc, #356	@ (adr r3, 8006fa8 <atan+0x2f8>)
 8006e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e46:	f7f9 f9eb 	bl	8000220 <__aeabi_dsub>
 8006e4a:	4632      	mov	r2, r6
 8006e4c:	463b      	mov	r3, r7
 8006e4e:	f7f9 fb9f 	bl	8000590 <__aeabi_dmul>
 8006e52:	4602      	mov	r2, r0
 8006e54:	460b      	mov	r3, r1
 8006e56:	4640      	mov	r0, r8
 8006e58:	4649      	mov	r1, r9
 8006e5a:	f7f9 f9e3 	bl	8000224 <__adddf3>
 8006e5e:	4622      	mov	r2, r4
 8006e60:	462b      	mov	r3, r5
 8006e62:	f7f9 fb95 	bl	8000590 <__aeabi_dmul>
 8006e66:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	d148      	bne.n	8006f02 <atan+0x252>
 8006e70:	4620      	mov	r0, r4
 8006e72:	4629      	mov	r1, r5
 8006e74:	f7f9 f9d4 	bl	8000220 <__aeabi_dsub>
 8006e78:	e72f      	b.n	8006cda <atan+0x2a>
 8006e7a:	4b52      	ldr	r3, [pc, #328]	@ (8006fc4 <atan+0x314>)
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	4620      	mov	r0, r4
 8006e80:	4629      	mov	r1, r5
 8006e82:	f7f9 f9cd 	bl	8000220 <__aeabi_dsub>
 8006e86:	4b4f      	ldr	r3, [pc, #316]	@ (8006fc4 <atan+0x314>)
 8006e88:	4606      	mov	r6, r0
 8006e8a:	460f      	mov	r7, r1
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	4620      	mov	r0, r4
 8006e90:	4629      	mov	r1, r5
 8006e92:	f7f9 f9c7 	bl	8000224 <__adddf3>
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4630      	mov	r0, r6
 8006e9c:	4639      	mov	r1, r7
 8006e9e:	f7f9 fca1 	bl	80007e4 <__aeabi_ddiv>
 8006ea2:	f04f 0a01 	mov.w	sl, #1
 8006ea6:	4604      	mov	r4, r0
 8006ea8:	460d      	mov	r5, r1
 8006eaa:	e765      	b.n	8006d78 <atan+0xc8>
 8006eac:	4b47      	ldr	r3, [pc, #284]	@ (8006fcc <atan+0x31c>)
 8006eae:	429e      	cmp	r6, r3
 8006eb0:	d21c      	bcs.n	8006eec <atan+0x23c>
 8006eb2:	4b47      	ldr	r3, [pc, #284]	@ (8006fd0 <atan+0x320>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	4629      	mov	r1, r5
 8006eba:	f7f9 f9b1 	bl	8000220 <__aeabi_dsub>
 8006ebe:	4b44      	ldr	r3, [pc, #272]	@ (8006fd0 <atan+0x320>)
 8006ec0:	4606      	mov	r6, r0
 8006ec2:	460f      	mov	r7, r1
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	4629      	mov	r1, r5
 8006eca:	f7f9 fb61 	bl	8000590 <__aeabi_dmul>
 8006ece:	4b3d      	ldr	r3, [pc, #244]	@ (8006fc4 <atan+0x314>)
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f7f9 f9a7 	bl	8000224 <__adddf3>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	460b      	mov	r3, r1
 8006eda:	4630      	mov	r0, r6
 8006edc:	4639      	mov	r1, r7
 8006ede:	f7f9 fc81 	bl	80007e4 <__aeabi_ddiv>
 8006ee2:	f04f 0a02 	mov.w	sl, #2
 8006ee6:	4604      	mov	r4, r0
 8006ee8:	460d      	mov	r5, r1
 8006eea:	e745      	b.n	8006d78 <atan+0xc8>
 8006eec:	4622      	mov	r2, r4
 8006eee:	462b      	mov	r3, r5
 8006ef0:	4938      	ldr	r1, [pc, #224]	@ (8006fd4 <atan+0x324>)
 8006ef2:	2000      	movs	r0, #0
 8006ef4:	f7f9 fc76 	bl	80007e4 <__aeabi_ddiv>
 8006ef8:	f04f 0a03 	mov.w	sl, #3
 8006efc:	4604      	mov	r4, r0
 8006efe:	460d      	mov	r5, r1
 8006f00:	e73a      	b.n	8006d78 <atan+0xc8>
 8006f02:	4b35      	ldr	r3, [pc, #212]	@ (8006fd8 <atan+0x328>)
 8006f04:	4e35      	ldr	r6, [pc, #212]	@ (8006fdc <atan+0x32c>)
 8006f06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0e:	f7f9 f987 	bl	8000220 <__aeabi_dsub>
 8006f12:	4622      	mov	r2, r4
 8006f14:	462b      	mov	r3, r5
 8006f16:	f7f9 f983 	bl	8000220 <__aeabi_dsub>
 8006f1a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006f1e:	4602      	mov	r2, r0
 8006f20:	460b      	mov	r3, r1
 8006f22:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006f26:	f7f9 f97b 	bl	8000220 <__aeabi_dsub>
 8006f2a:	f1bb 0f00 	cmp.w	fp, #0
 8006f2e:	4604      	mov	r4, r0
 8006f30:	460d      	mov	r5, r1
 8006f32:	f6bf aedc 	bge.w	8006cee <atan+0x3e>
 8006f36:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006f3a:	461d      	mov	r5, r3
 8006f3c:	e6d7      	b.n	8006cee <atan+0x3e>
 8006f3e:	a51c      	add	r5, pc, #112	@ (adr r5, 8006fb0 <atan+0x300>)
 8006f40:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006f44:	e6d3      	b.n	8006cee <atan+0x3e>
 8006f46:	bf00      	nop
 8006f48:	54442d18 	.word	0x54442d18
 8006f4c:	3ff921fb 	.word	0x3ff921fb
 8006f50:	8800759c 	.word	0x8800759c
 8006f54:	7e37e43c 	.word	0x7e37e43c
 8006f58:	e322da11 	.word	0xe322da11
 8006f5c:	3f90ad3a 	.word	0x3f90ad3a
 8006f60:	24760deb 	.word	0x24760deb
 8006f64:	3fa97b4b 	.word	0x3fa97b4b
 8006f68:	a0d03d51 	.word	0xa0d03d51
 8006f6c:	3fb10d66 	.word	0x3fb10d66
 8006f70:	c54c206e 	.word	0xc54c206e
 8006f74:	3fb745cd 	.word	0x3fb745cd
 8006f78:	920083ff 	.word	0x920083ff
 8006f7c:	3fc24924 	.word	0x3fc24924
 8006f80:	5555550d 	.word	0x5555550d
 8006f84:	3fd55555 	.word	0x3fd55555
 8006f88:	2c6a6c2f 	.word	0x2c6a6c2f
 8006f8c:	bfa2b444 	.word	0xbfa2b444
 8006f90:	52defd9a 	.word	0x52defd9a
 8006f94:	3fadde2d 	.word	0x3fadde2d
 8006f98:	af749a6d 	.word	0xaf749a6d
 8006f9c:	3fb3b0f2 	.word	0x3fb3b0f2
 8006fa0:	fe231671 	.word	0xfe231671
 8006fa4:	3fbc71c6 	.word	0x3fbc71c6
 8006fa8:	9998ebc4 	.word	0x9998ebc4
 8006fac:	3fc99999 	.word	0x3fc99999
 8006fb0:	54442d18 	.word	0x54442d18
 8006fb4:	bff921fb 	.word	0xbff921fb
 8006fb8:	440fffff 	.word	0x440fffff
 8006fbc:	7ff00000 	.word	0x7ff00000
 8006fc0:	3fdbffff 	.word	0x3fdbffff
 8006fc4:	3ff00000 	.word	0x3ff00000
 8006fc8:	3ff2ffff 	.word	0x3ff2ffff
 8006fcc:	40038000 	.word	0x40038000
 8006fd0:	3ff80000 	.word	0x3ff80000
 8006fd4:	bff00000 	.word	0xbff00000
 8006fd8:	08007078 	.word	0x08007078
 8006fdc:	08007098 	.word	0x08007098

08006fe0 <fabs>:
 8006fe0:	ec51 0b10 	vmov	r0, r1, d0
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006fea:	ec43 2b10 	vmov	d0, r2, r3
 8006fee:	4770      	bx	lr

08006ff0 <_init>:
 8006ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff2:	bf00      	nop
 8006ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ff6:	bc08      	pop	{r3}
 8006ff8:	469e      	mov	lr, r3
 8006ffa:	4770      	bx	lr

08006ffc <_fini>:
 8006ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffe:	bf00      	nop
 8007000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007002:	bc08      	pop	{r3}
 8007004:	469e      	mov	lr, r3
 8007006:	4770      	bx	lr
