# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
ls
# compile.do
# transcript
# work
cat compile.do
# vcom -93 -work ./work ../src/*.vhd
# vcom -93 -work ./work ../tb/*.vhd
cat compile.do
# vcom -93 -work ./work ../src/*.vhd
# vcom -93 -work ./work ../tb/*.vhd
# vcom -93 -work ./work ../tb/*.v
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture behavioral of iir_filter
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter_gen
# -- Compiling architecture behavioral of iir_filter_gen
# -- Compiling package type_for_iir_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# ** Error: ../tb/IIR_tb.v(1): near "/": expecting: ARCHITECTURE CONFIGURATION ENTITY LIBRARY PACKAGE USE
# ** Error: ../tb/IIR_tb.v(1): near "timescal": 
# ** Warning: [4] ../tb/IIR_tb.v(1): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../tb/IIR_tb.v(8): near "11:0]": (vcom-113) Mantissa part of based integer literal terminates with ']'; should be ':'.
# ** Error: ../tb/IIR_tb.v(9): near "11:0]": (vcom-113) Mantissa part of based integer literal terminates with ']'; should be ':'.
# ** Error: ../tb/IIR_tb.v(10): near "11:0]": (vcom-113) Mantissa part of based integer literal terminates with ']'; should be ':'.
# ** Error: ../tb/IIR_tb.v(11): near "11:0]": (vcom-113) Mantissa part of based integer literal terminates with ']'; should be ':'.
# ** Error: ../tb/IIR_tb.v(14): near "11:0]": (vcom-113) Mantissa part of based integer literal terminates with ']'; should be ':'.
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 3
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.v"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture behavioral of iir_filter
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter_gen
# -- Compiling architecture behavioral of iir_filter_gen
# -- Compiling package type_for_iir_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_fir
# ** Error: ../tb/IIR_tb.v(38): near ")": syntax error, unexpected ')'
# ** Error: /software/mentor/modelsim_6.2g/linux/vlog failed.
# Error in macro ./compile.do line 3
# /software/mentor/modelsim_6.2g/linux/vlog failed.
#     while executing
# "vlog -93 -work ./work ../tb/*.v"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture behavioral of iir_filter
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter_gen
# -- Compiling architecture behavioral of iir_filter_gen
# -- Compiling package type_for_iir_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_fir
# 
# Top level modules:
# 	tb_fir
vsim work.tb_fir
# vsim work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../tb/IIR_tb.v(37): Module 'myfir' is not defined.
# ** Error: ../tb/IIR_tb.v(50): Module 'IIR_tb_out' is not defined.
# Optimization failed
# Error loading design
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture behavioral of iir_filter
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter_gen
# -- Compiling architecture behavioral of iir_filter_gen
# -- Compiling package type_for_iir_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# ** Error: Active logfile is not in simulation mode
# Error in macro ./compile.do line 3
# Active logfile is not in simulation mode
#     while executing
# "log -93 -work ./work ../tb/*.v"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture behavioral of iir_filter
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter_gen
# -- Compiling architecture behavioral of iir_filter_gen
# -- Compiling package type_for_iir_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# ** Error: Active logfile is not in simulation mode
# Error in macro ./compile.do line 3
# Active logfile is not in simulation mode
#     while executing
# "log -93 -work ./work ../tb/*.v"
vlog../tb/IIR_tb.v
# invalid command name "vlog../tb/IIR_tb.v"
vlog ../tb/IIR_tb.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture behavioral of iir_filter
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter_gen
# -- Compiling architecture behavioral of iir_filter_gen
# -- Compiling package type_for_iir_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb(IIR_tb) 
# ** Error: (vsim-3170) Could not find './work.IIR_tb(IIR_tb)'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 4


vsim -t 1ns work.IIR_tb
# vsim -t 1ns work.IIR_tb 
# Refreshing ./work.IIR_tb
# Loading work.IIR_tb
# ** Error: (vsim-3033) ../tb/IIR_tb.v(37): Instantiation of 'myfir' failed. The design unit was not found.
#         Region: /IIR_tb
#         Searched libraries:
#             ./work
# ** Error: (vsim-3033) ../tb/IIR_tb.v(50): Instantiation of 'IIR_tb_out' failed. The design unit was not found.
#         Region: /IIR_tb
#         Searched libraries:
#             ./work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 4
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture behavioral of iir_filter
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter_gen
# -- Compiling architecture behavioral of iir_filter_gen
# -- Compiling package type_for_iir_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb(IIR_tb) 
# ** Error: (vsim-3170) Could not find './work.IIR_tb(IIR_tb)'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 4
vsim work.clk_gen work.data_sink work.iir_filter work.iir_filter_gen work.IIR_tb
# vsim work.clk_gen work.data_sink work.iir_filter work.iir_filter_gen work.IIR_tb 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Refreshing ./work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Refreshing ./work.type_for_iir_pkg
# Loading work.type_for_iir_pkg
# Refreshing ./work.data_sink(beh)
# Loading work.data_sink(beh)
# Refreshing ./work.iir_filter(behavioral)
# Loading work.iir_filter(behavioral)
# Refreshing ./work.iir_filter_gen(behavioral)
# Loading work.iir_filter_gen(behavioral)
# Refreshing ./work.IIR_tb
# Loading work.IIR_tb
# ** Error: (vsim-3033) ../tb/IIR_tb.v(37): Instantiation of 'myfir' failed. The design unit was not found.
#         Region: /IIR_tb
#         Searched libraries:
#             ./work
# ** Error: (vsim-3033) ../tb/IIR_tb.v(50): Instantiation of 'IIR_tb_out' failed. The design unit was not found.
#         Region: /IIR_tb
#         Searched libraries:
#             ./work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 4
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_filter
# -- Compiling architecture behavioral of iir_filter
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter_gen
# -- Compiling architecture behavioral of iir_filter_gen
# -- Compiling package type_for_iir_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb(IIR_tb) 
# ** Error: (vsim-3170) Could not find './work.IIR_tb(IIR_tb)'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 4
