module Testbench;

reg CLK;
reg RST;
reg [3:0] MODE;
wire P_CLK;

initial begin
CLK=0;
forever # CLK=!CLK;
# $stop;
end

initial begin
RST=0;
# RST=1; MODE=2;
# $stop;
end

endmodule 