PROJVAR = {
    'NVDLA_FEATURE_DATA_TYPE_INT8':True,
    'NVDLA_BPE':8,
    'NVDLA_WEIGHT_DATA_TYPE_INT8':True,
    'NVDLA_SDP_BS_ENABLE':True,
    'NVDLA_SDP_BN_ENABLE':True,
    'NVDLA_PDP_ENABLE':True,
    'NVDLA_CDP_ENABLE':True,
    'NVDLA_MAC_ATOMIC_C_SIZE':8,
    'NVDLA_MAC_ATOMIC_K_SIZE':8,
    'NVDLA_MEMORY_ATOMIC_SIZE':8,
    'NVDLA_CBUF_BANK_NUMBER':32,
    'NVDLA_CBUF_BANK_WIDTH':8,
    'NVDLA_CBUF_BANK_DEPTH':512,
    'NVDLA_SDP_BS_THROUGHPUT':1,
    'NVDLA_SDP_BN_THROUGHPUT':1,
    'NVDLA_SDP_EW_THROUGHPUT':0,
    'NVDLA_SDP_MAX_THROUGHPUT':1,
    'NVDLA_SDP2PDP_WIDTH':8,
    'NVDLA_PDP_THROUGHPUT':1,
    'NVDLA_CDP_THROUGHPUT':1,
    'NVDLA_PRIMARY_MEMIF_LATENCY':50,
    'NVDLA_PRIMARY_MEMIF_MAX_BURST_LENGTH':1,
    'NVDLA_PRIMARY_MEMIF_WIDTH':64,
    'NVDLA_SECONDARY_MEMIF_WIDTH':512,
    'NVDLA_MEM_ADDRESS_WIDTH':32,
    'NVDLA_MEMIF_WIDTH':64,
    'NVDLA_DMA_RD_SIZE':15,
    'NVDLA_DMA_WR_SIZE':13,
    'NVDLA_DMA_MASK_BIT':1,
    'NVDLA_DMA_RD_RSP':65,
    'NVDLA_DMA_WR_REQ':66,
    'NVDLA_DMA_WR_CMD':46,
    'NVDLA_DMA_RD_REQ':47,
    'NVDLA_MEMORY_ATOMIC_LOG2':3,
    'NVDLA_PRIMARY_MEMIF_WIDTH_LOG2':3,
    'NVDLA_SECONDARY_MEMIF_WIDTH_LOG2':6,
    'NVDLA_NUM_DMA_READ_CLIENTS':7,
    'NVDLA_NUM_DMA_WRITE_CLIENTS':3,
    'NVDLA_MAC_ATOMIC_C_SIZE_LOG2':3,
    'NVDLA_MAC_ATOMIC_K_SIZE_LOG2':3,
    'NVDLA_CBUF_BANK_NUMBER_LOG2':5,
    'NVDLA_CBUF_BANK_WIDTH_LOG2':3,
    'NVDLA_CBUF_BANK_DEPTH_LOG2':9,
    'NVDLA_CBUF_DEPTH_LOG2':14,
    'NVDLA_CBUF_ENTRY_WIDTH':64,
    'NVDLA_CBUF_WIDTH_LOG2':6,
    'NVDLA_CBUF_WIDTH_MUL2_LOG2':7,
    'NVDLA_BPE_LOG2':3,
    'NVDLA_MAC_RESULT_WIDTH':19,
    'NVDLA_CC_ATOMC_DIV_ATOMK':1,
}