Cisco GSR 12000 Series Quad OC-12/STM-4 POS/SDH Line Card. Cisco Systems. {Online}. Available: http://www.cisco.com/en/US/ products/hw/routers/ps167/products_data_sheet09186a00800920a7. html
Juniper E Series Router. {Online}. Available: http://juniper.net/products/eseries/
Force 10 E-Series Switch. {Online}. Available: http://www.force10net- works.com/products/pdf/prodoverview.pdf
Cisco Catalyst 6500 Series Router. Cisco Systems. {Online}. Available: http://www.cisco.com/en/US/products/hw/switches/ps708/prod- ucts_data_sheet0900aecd8017376e.html
Foundry BigIron RX-Series Ethernet Switches. {Online}. Available: http://www.foundrynet.com/about/newsevents/releases/pr5_03_05b. html
QDRSRAM Consortium. {Online}. Available: http://www. qdrsram.com
Micron Technology DRAM. {Online}. Available: http://www.micron. com/products/dram
RLDRAM Consortium. {Online}. Available: http://www.rldram.com
Fujitsu FCRAM. Fujitsu USA. {Online}. Available: http://www.fujitsu. com/us/services/edevices/microelectronics/memory/fcram
CAIDA. {Online}. Available: http://www.caida.org/analysis/workload/ byapplication/oc48/stats.xml
Curtis Villamizar , Cheng Song, High performance TCP in ANSNET, ACM SIGCOMM Computer Communication Review, v.24 n.5, p.45-60, Oct. 1994[doi>10.1145/205511.205520]
Cisco 12000 Series Gigabit Switch Router (GSR) Gigabit Ethernet Line Card. Cisco Systems. {Online}. Available: http://www.cisco.com/ warp/public/cc/pd/rt/12000/prodlit/gspel_ov.htm
M-Series Routers. {Online}. Available: http://www.juniper.net/products/dsheet/100042.html
Packet Length Distributions. CAIDA. {Online}. Available: http://www. caida.org/analysis/AIX/plen_hist
Round-trip time measurements from CAIDA's macroscopic internet topology monitor. CAIDA. {Online}. Available: http://www.caida.org/ analysis/performance/rtt/walrus2002
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
K. G. Coffman , A. M. Odlyzko, Internet growth: is there a "Moore's law" for data traffic?, Handbook of massive data sets, Kluwer Academic Publishers, Norwell, MA, 2002
ESDRAM. {Online}. Available: http://www.edram.com/products/legacy/ESDRAMlegacy.htm
RDRAM. Rambus. {Online}. Available: http://www.Rambus.com/ technology/rdram_overview.shtml
A. Demers , S. Keshav , S. Shenker, Analysis and simulation of a fair queueing algorithm, ACM SIGCOMM Computer Communication Review, v.19 n.4, p.1-12, Sep. 1989[doi>10.1145/75247.75248]
Abhay K. Parekh , Robert G. Gallager, A generalized processor sharing approach to flow control in integrated services networks: the single-node case, IEEE/ACM Transactions on Networking (TON), v.1 n.3, p.344-357, June 1993[doi>10.1109/90.234856]
Jesus Corbal , Roger Espasa , Mateo Valero, Command Vector Memory Systems: High Performance at Low Cost, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.68, October 12-18, 1998
B. K. Mathew, S. A. McKee, J. B. Carter, and A. Davis, "Design of a parallel vector access unit for SDRAM memory systems," inProc. 6th Int. Symp. High-Performance Computer Architecture, Jan. 2000.
S. A. Mckee , W. A. Wulf, Access ordering and memory-conscious cache utilization, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.253, January 22-25, 1995
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Thomas Alexander , Gershon Kedem, Distributed Prefetch-buffer/Cache Design for High Performance Memory Systems, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.254, February 03-07, 1996
Wi-fen Lin, Reducing DRAM Latencies with an Integrated Memory Hierarchy Design, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.301, January 20-24, 2001
Sung I. Hong , Sally A. McKee , Maximo H. Salinas , Robert H. Klenke , James H. Aylor , Wm. A. Wulf, Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.80, January 09-12, 1999
R. Bhagwan and B. Lin, "Fast and scalable priority queue architecture for high-speed network switches," inProc. IEEE INFOCOM 2000, Tel-Aviv, Israel, 2000, pp. 538-547.
Peter M. Chen , David A. Patterson, Maximizing performance in a striped disk array, Proceedings of the 17th annual international symposium on Computer Architecture, p.322-331, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325158]
Y. Joo and N. McKeown, "Doubling memory bandwidth for network buffers," inProc. IEEE INFOCOM'98, San Francisco, CA, 1998, vol. 2, pp. 808-815.
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
L. Carter and W. Wegman, "Universal hash functions,"J. Comput. Syst. Sci., vol. 18, pp. 143-154, 1979.
R. Impagliazzo and D. Zuckerman, "How to recycle random bits," inProc. 30th Annu. Symp. Foundations of IEEE, 1989.
B. R. Rau, M. S. Schlansker, and D. W. L. Yen, "The CYDRA 5 strideinsensitive memory system," inProc. Int. Conf. Parallel Processing, 1989, pp. 242-246.
S. Iyer, R. R. Kompella, and N. McKeown, "Analysis of a memory architecture for fast packet buffers," inProc. IEEE HPSR, Dallas, TX, 2001.
S. Iyer, R. R. Kompella, and N. McKeown, "Techniques for fast packet buffers," inProc. GBN 2001, Anchorage, AK, Apr. 2001.
Alexander Birman , H. Richard Gail , Sidney L. Hantler , Zvi Rosberg , Moshe Sidi, An optimal service policy for buffer systems, Journal of the ACM (JACM), v.42 n.3, p.641-657, May 1995[doi>10.1145/210346.210422]
H. Richard Gail , George A. Grover , Roch GuÃ©rin , Sidney L. Hantler , Zvi Rosberg , Moshe Sidi, Buffer size requirements under longest queue first, Proceedings of the IFIP WG 7.3 International Conference on Performance of Distributed Systems and Integrated Communication Networks, p.413-424, September 10-12, 1991
G. Sasaki, "Input buffer requirements for round robin polling systems," inProc. 27th Annu. Conf. Communication, Control and Computing, 1989, pp. 397-406.
I. Cidon, I. Gopal, G. Grover, and M. Sidi, "Real-time packet switching: A performance analysis,"IEEE J. Sel. Areas Commun., vol. SAC-6, pp. 1576-1586, Dec. 1988.
A. Birman, P. C. Chang, J. Chen, and R. Guerin, "Buffer sizing in an ISDN frame relay switch," IBM Research Rep., RC14286, Aug. 1989.
A. Bar-Noy, A. Freund, S. Landa, and J. Naor, "Competitive on-line switching policies,"Algorithmica, vol. 36, pp. 225-247, 2003.
R. Fleischer and H. Koga, "Balanced scheduling toward loss-free packet queueing and delay fairness,"Algorithmica, vol. 38, pp. 363-376, 2004.
Peter Damaschke , Zhen Zhou, On queuing lengths in on-line switching, Theoretical Computer Science, v.339 n.2, p.333-343, 12 June 2005[doi>10.1016/j.tcs.2005.03.025]
Jorge Garcia-Vidal , Maribel March , Llorenc Cerda , Jesus Corbal , Mateo Valero, A DRAM/SRAM Memory Scheme for Fast Packet Buffers, IEEE Transactions on Computers, v.55 n.5, p.588-602, May 2006[doi>10.1109/TC.2006.63]
S. Iyer and N. McKeown, "High speed memory control and I/O processor system," U.S. Patent Application 20050240745, Ser. No: 20050240745.
S. Iyer, N. McKeown, and J. Chou, "High speed packetbuffering system," Patent Application 20060031565, Serial No. 182731.
Sailesh Kumar , Patrick Crowley , Jonathan Turner, Design of Randomized Multichannel Packet Storage for High Performance Routers, Proceedings of the 13th Symposium on High Performance Interconnects, p.100-106, August 17-19, 2005[doi>10.1109/CONECT.2005.17]
Cisco Systems Catalyst 6500 Switches. Cisco Systems. {Online}. Available: http://www.cisco.com/en/US/products/hw/switches/ps708/ products_data_sheet0900aecd801459a7.html
S. Iyer, R. R. Kompella, and N. McKeown, "Designing packet buffers for router line cards," Stanford Univ., Stanford, CA {Online}. Available: http://yuba.stanford.edu/techreports/TR02-HPNG-031001.pdf
