{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1458591825477 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "project EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design project" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1458591825603 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1458591825651 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1458591825651 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1458591825982 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1458591825991 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458591826288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458591826288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458591826288 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1458591826288 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 1284 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458591826290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 1286 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458591826290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 1288 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458591826290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 1290 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458591826290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 1292 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458591826290 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1458591826290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1458591826292 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "No exact pin location assignment(s) for 62 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb_busy " "Pin hdb_busy not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb_busy } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 18 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[0\] " "Pin vdin\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[0] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[1\] " "Pin vdin\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[1] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[2\] " "Pin vdin\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[2] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[3\] " "Pin vdin\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[3] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[4\] " "Pin vdin\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[4] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[5\] " "Pin vdin\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[5] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[6\] " "Pin vdin\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[6] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[7\] " "Pin vdin\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[7] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[8\] " "Pin vdin\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[8] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[9\] " "Pin vdin\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[9] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[10\] " "Pin vdin\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[10] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[11\] " "Pin vdin\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[11] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[12\] " "Pin vdin\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[12] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[13\] " "Pin vdin\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[13] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[14\] " "Pin vdin\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[14] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdin\[15\] " "Pin vdin\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdin[15] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 21 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vaddr\[0\] " "Pin vaddr\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vaddr[0] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 23 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vaddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vaddr\[1\] " "Pin vaddr\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vaddr[1] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 23 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vaddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vaddr\[2\] " "Pin vaddr\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vaddr[2] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 23 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vaddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vaddr\[3\] " "Pin vaddr\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vaddr[3] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 23 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vaddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vaddr\[4\] " "Pin vaddr\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vaddr[4] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 23 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vaddr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vaddr\[5\] " "Pin vaddr\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vaddr[5] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 23 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vaddr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vaddr\[6\] " "Pin vaddr\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vaddr[6] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 23 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vaddr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vaddr\[7\] " "Pin vaddr\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vaddr[7] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 23 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vaddr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vwrite " "Pin vwrite not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vwrite } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 24 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vwrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finish " "Pin finish not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { finish } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 27 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { finish } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 14 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dav " "Pin dav not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { dav } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 17 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dav } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 13 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[0\] " "Pin vdout\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[0] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[1\] " "Pin vdout\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[1] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[2\] " "Pin vdout\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[2] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[3\] " "Pin vdout\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[3] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[4\] " "Pin vdout\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[4] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[5\] " "Pin vdout\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[5] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[6\] " "Pin vdout\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[6] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[7\] " "Pin vdout\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[7] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[8\] " "Pin vdout\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[8] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[9\] " "Pin vdout\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[9] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[10\] " "Pin vdout\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[10] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[11\] " "Pin vdout\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[11] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[12\] " "Pin vdout\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[12] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[13\] " "Pin vdout\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[13] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[14\] " "Pin vdout\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[14] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vdout\[15\] " "Pin vdout\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { vdout[15] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 22 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vdout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[15\] " "Pin hdb\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[15] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[14\] " "Pin hdb\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[14] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[8\] " "Pin hdb\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[8] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[9\] " "Pin hdb\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[9] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[10\] " "Pin hdb\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[10] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[11\] " "Pin hdb\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[11] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[13\] " "Pin hdb\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[13] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[12\] " "Pin hdb\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[12] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[2\] " "Pin hdb\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[2] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[3\] " "Pin hdb\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[3] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[4\] " "Pin hdb\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[4] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[5\] " "Pin hdb\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[5] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[6\] " "Pin hdb\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[6] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[7\] " "Pin hdb\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[7] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[0\] " "Pin hdb\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[0] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hdb\[1\] " "Pin hdb\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { hdb[1] } } } { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 16 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hdb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458591826746 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1458591826746 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1458591827094 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1458591827095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "entity_rcb\|PWC2\|delay~1\|combout " "Node \"entity_rcb\|PWC2\|delay~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458591827097 ""} { "Warning" "WSTA_SCC_NODE" "entity_rcb\|PWC2\|delay~1\|datab " "Node \"entity_rcb\|PWC2\|delay~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458591827097 ""}  } { { "../project_submit/adpre/pix_write_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_write_cache.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1458591827097 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1458591827099 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1458591827099 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1458591827100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458591827130 ""}  } { { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 13 0 0 } } { "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 0 { 0 ""} 0 1249 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458591827130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458591827366 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458591827367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458591827367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458591827368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458591827369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1458591827370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1458591827370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458591827371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458591827392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1458591827393 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458591827393 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 2.5V 34 27 0 " "Number of I/O pins in group: 61 (unused VREF, 2.5V VCCIO, 34 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1458591827395 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1458591827395 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1458591827395 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458591827395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458591827395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458591827395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458591827395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458591827395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458591827395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458591827395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1458591827395 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1458591827395 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1458591827395 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458591827434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458591827817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458591828026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458591828034 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458591829092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458591829092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458591829301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Program Files/altera/13.1/VHDL/project/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1458591829777 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458591829777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458591830952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1458591830953 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458591830953 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1458591830970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458591830999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458591831283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458591831306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458591831425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458591831776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Program Files/altera/13.1/VHDL/project/output_files/project.fit.smsg " "Generated suppressed messages file D:/Program Files/altera/13.1/VHDL/project/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458591832308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1233 " "Peak virtual memory: 1233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458591832609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 20:23:52 2016 " "Processing ended: Mon Mar 21 20:23:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458591832609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458591832609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458591832609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458591832609 ""}
