#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 14 16:20:53 2019
# Process ID: 43896
# Current directory: C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/synth_1
# Command line: vivado.exe -log binary2bcd_on_2_7segment.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source binary2bcd_on_2_7segment.tcl
# Log file: C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/synth_1/binary2bcd_on_2_7segment.vds
# Journal file: C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source binary2bcd_on_2_7segment.tcl -notrace
Command: synth_design -top binary2bcd_on_2_7segment -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40856 
WARNING: [Synth 8-2611] redeclaration of ansi port m is not allowed [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v:13]
WARNING: [Synth 8-2611] redeclaration of ansi port an is not allowed [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 376.223 ; gain = 113.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'binary2bcd_on_2_7segment' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:6]
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1_partA' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/lab2_2_1_partA.v:6]
INFO: [Synth 8-6157] synthesizing module 'comparator_dataflow' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/comparator_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'comparator_dataflow' (1#1) [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/comparator_dataflow.v:6]
INFO: [Synth 8-6157] synthesizing module 'lab2_circuitA_dataflow' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/lab2_circuitA_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab2_circuitA_dataflow' (2#1) [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/lab2_circuitA_dataflow.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux_2_to_1_behavior' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_to_1_behavior' (3#1) [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/mux_2_to_1_behavior.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1_partA' (4#1) [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/lab2_2_1_partA.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_about_500hz_refresh_rate_2display' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v:26]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_about_500hz_refresh_rate_2display' (5#1) [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/clk_divider_about_500hz_refresh_rate_2display.v:9]
WARNING: [Synth 8-689] width (8) of port connection 'an' does not match port width (4) of module 'clk_divider_about_500hz_refresh_rate_2display' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:21]
INFO: [Synth 8-6157] synthesizing module 'two_bcd_2_7segment_display' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/two_bcd_2_7segment_display.v:6]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/bcdto7segment_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (6#1) [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/bcdto7segment_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'two_bcd_2_7segment_display' (7#1) [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/two_bcd_2_7segment_display.v:6]
WARNING: [Synth 8-3848] Net locked in module/entity binary2bcd_on_2_7segment does not have driver. [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:10]
WARNING: [Synth 8-3848] Net Clk in module/entity binary2bcd_on_2_7segment does not have driver. [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:17]
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd_on_2_7segment' (8#1) [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:6]
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[4] driven by constant 1
WARNING: [Synth 8-3331] design binary2bcd_on_2_7segment has unconnected port locked
WARNING: [Synth 8-3331] design binary2bcd_on_2_7segment has unconnected port clkin
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 409.074 ; gain = 146.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U2:Clk to constant 0 [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/binary2bcd_on_2_7segment_Nexys4ddr.v:21]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 409.074 ; gain = 146.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 409.074 ; gain = 146.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/binary2bcd_on_2_7segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/binary2bcd_on_2_7segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.328 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.328 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 743.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 743.328 ; gain = 480.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 743.328 ; gain = 480.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 743.328 ; gain = 480.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 743.328 ; gain = 480.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_2_to_1_behavior 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider_about_500hz_refresh_rate_2display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module two_bcd_2_7segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design binary2bcd_on_2_7segment has port an[4] driven by constant 1
WARNING: [Synth 8-3331] design binary2bcd_on_2_7segment has unconnected port locked
WARNING: [Synth 8-3331] design binary2bcd_on_2_7segment has unconnected port clkin
INFO: [Synth 8-3886] merging instance 'U2/an_reg[2]' (FDPE) to 'U2/an_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U2/an_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 743.328 ; gain = 480.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 756.734 ; gain = 493.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 756.809 ; gain = 493.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 766.340 ; gain = 503.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 766.340 ; gain = 503.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 766.340 ; gain = 503.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 766.340 ; gain = 503.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 766.340 ; gain = 503.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 766.340 ; gain = 503.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 766.340 ; gain = 503.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |    15|
|2     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 766.340 ; gain = 503.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 766.340 ; gain = 169.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 766.340 ; gain = 503.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 779.641 ; gain = 530.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.641 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mert Akin/Documents/GITHUB/lab8-IntellectualProperty/lab8_1_2/lab8_1_2.runs/synth_1/binary2bcd_on_2_7segment.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file binary2bcd_on_2_7segment_utilization_synth.rpt -pb binary2bcd_on_2_7segment_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 16:21:28 2019...
