TimeQuest Timing Analyzer report for DDS
Thu Aug 02 13:13:54 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'dds_ram_wrclock'
 14. Slow Model Setup: 'dds_step_to_next_freq_sampled'
 15. Slow Model Setup: 'clk_25'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'dds_step_to_next_freq_sampled'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Minimum Pulse Width: 'clk_system'
 22. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'dds_ram_wrclock'
 38. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 39. Fast Model Setup: 'clk_system'
 40. Fast Model Setup: 'dds_step_to_next_freq_sampled'
 41. Fast Model Setup: 'clk_25'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'dds_step_to_next_freq_sampled'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'clk_system'
 48. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 49. Fast Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; dds_step_to_next_freq_sampled   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_step_to_next_freq_sampled }   ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                  ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; 239.06 MHz ; 210.08 MHz      ; clk_system                      ; limit due to high minimum pulse width violation (tch) ;
; 255.23 MHz ; 255.23 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                       ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)  ;
; 377.36 MHz ; 377.36 MHz      ; clk_25                          ;                                                       ;
; 485.91 MHz ; 485.91 MHz      ; dds_step_to_next_freq_sampled   ;                                                       ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -3.183 ; -330.219      ;
; PLL|altpll_component|pll|clk[0] ; -3.025 ; -42.850       ;
; dds_ram_wrclock                 ; -1.915 ; -50.877       ;
; dds_step_to_next_freq_sampled   ; -1.058 ; -6.210        ;
; clk_25                          ; 2.479  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.905 ; -1.905        ;
; PLL|altpll_component|pll|clk[0] ; 0.072  ; 0.000         ;
; dds_step_to_next_freq_sampled   ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.442  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -511.600      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; dds_step_to_next_freq_sampled   ; -0.500 ; -10.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                     ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -3.183 ; \process_6:main_count[0] ; \process_6:main_count[1] ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.219      ;
; -3.127 ; \process_6:main_count[3] ; ioup_pin~reg0            ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 4.150      ;
; -3.119 ; \process_6:main_count[4] ; ioup_pin~reg0            ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 4.142      ;
; -3.115 ; command_count[2]         ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.115 ; command_count[2]         ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.115 ; command_count[2]         ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.115 ; command_count[2]         ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.115 ; command_count[2]         ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.115 ; command_count[2]         ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.115 ; command_count[2]         ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.115 ; command_count[2]         ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.115 ; command_count[2]         ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.163      ;
; -3.111 ; command_count[2]         ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.147      ;
; -3.111 ; command_count[2]         ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.147      ;
; -3.111 ; command_count[2]         ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.147      ;
; -3.109 ; command_count[2]         ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.145      ;
; -3.109 ; command_count[2]         ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.145      ;
; -3.109 ; command_count[2]         ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.145      ;
; -3.109 ; command_count[2]         ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.145      ;
; -3.109 ; command_count[2]         ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.145      ;
; -3.109 ; command_count[2]         ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.145      ;
; -3.109 ; command_count[5]         ; \process_6:main_count[1] ; clk_system   ; clk_system  ; 1.000        ; -0.011     ; 4.134      ;
; -3.054 ; command_count[5]         ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; command_count[5]         ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; command_count[5]         ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; command_count[5]         ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; command_count[5]         ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; command_count[5]         ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; command_count[5]         ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; command_count[5]         ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.054 ; command_count[5]         ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.102      ;
; -3.050 ; command_count[5]         ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.086      ;
; -3.050 ; command_count[5]         ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.086      ;
; -3.050 ; command_count[5]         ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.086      ;
; -3.048 ; command_count[5]         ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.084      ;
; -3.048 ; command_count[5]         ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.084      ;
; -3.048 ; command_count[5]         ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.084      ;
; -3.048 ; command_count[5]         ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.084      ;
; -3.048 ; command_count[5]         ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.084      ;
; -3.048 ; command_count[5]         ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.084      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.044 ; \process_6:main_count[1] ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.103      ;
; -3.040 ; \process_6:main_count[1] ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.087      ;
; -3.040 ; \process_6:main_count[1] ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.087      ;
; -3.040 ; \process_6:main_count[1] ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.087      ;
; -3.038 ; \process_6:main_count[1] ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.085      ;
; -3.038 ; \process_6:main_count[1] ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.085      ;
; -3.038 ; \process_6:main_count[1] ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.085      ;
; -3.038 ; \process_6:main_count[1] ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.085      ;
; -3.038 ; \process_6:main_count[1] ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.085      ;
; -3.038 ; \process_6:main_count[1] ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.085      ;
; -3.035 ; \process_6:main_count[3] ; command_count[4]         ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 4.058      ;
; -3.033 ; \process_6:main_count[3] ; command_count[3]         ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 4.056      ;
; -3.027 ; \process_6:main_count[4] ; command_count[4]         ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 4.050      ;
; -3.025 ; \process_6:main_count[4] ; command_count[3]         ; clk_system   ; clk_system  ; 1.000        ; -0.013     ; 4.048      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.024 ; \process_6:main_count[2] ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.023      ; 4.083      ;
; -3.020 ; \process_6:main_count[2] ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.067      ;
; -3.020 ; \process_6:main_count[2] ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.067      ;
; -3.020 ; \process_6:main_count[2] ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.067      ;
; -3.018 ; \process_6:main_count[2] ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.065      ;
; -3.018 ; \process_6:main_count[2] ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.065      ;
; -3.018 ; \process_6:main_count[2] ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.065      ;
; -3.018 ; \process_6:main_count[2] ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.065      ;
; -3.018 ; \process_6:main_count[2] ; data_to_write[4]         ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.065      ;
; -3.018 ; \process_6:main_count[2] ; data_to_write[28]        ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.065      ;
; -2.984 ; command_count[5]         ; \process_6:main_count[0] ; clk_system   ; clk_system  ; 1.000        ; -0.011     ; 4.009      ;
; -2.979 ; \process_6:main_count[1] ; sdio_pin~reg0            ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.026      ;
; -2.977 ; data_bit_count[2]        ; sdio_pin~reg0            ; clk_system   ; clk_system  ; 1.000        ; 0.011      ; 4.024      ;
; -2.973 ; command_count[1]         ; data_to_write[11]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.973 ; command_count[1]         ; data_to_write[15]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.973 ; command_count[1]         ; data_to_write[22]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.973 ; command_count[1]         ; data_to_write[23]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.973 ; command_count[1]         ; data_to_write[14]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.973 ; command_count[1]         ; data_to_write[10]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.973 ; command_count[1]         ; data_to_write[2]         ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.973 ; command_count[1]         ; data_to_write[1]         ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.973 ; command_count[1]         ; data_to_write[21]        ; clk_system   ; clk_system  ; 1.000        ; 0.012      ; 4.021      ;
; -2.972 ; \process_6:main_count[3] ; command_count[0]         ; clk_system   ; clk_system  ; 1.000        ; 0.005      ; 4.013      ;
; -2.969 ; command_count[1]         ; data_to_write[12]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.005      ;
; -2.969 ; command_count[1]         ; data_to_write[13]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.005      ;
; -2.969 ; command_count[1]         ; data_to_write[29]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.005      ;
; -2.967 ; command_count[1]         ; instruction[2]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.003      ;
; -2.967 ; command_count[1]         ; instruction[0]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.003      ;
; -2.967 ; command_count[1]         ; instruction[1]           ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.003      ;
; -2.967 ; command_count[1]         ; data_to_write[20]        ; clk_system   ; clk_system  ; 1.000        ; 0.000      ; 4.003      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.025 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.974     ; 2.087      ;
; -3.009 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.970     ; 2.075      ;
; -2.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.980     ; 2.009      ;
; -2.923 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.980     ; 1.979      ;
; -2.913 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.974     ; 1.975      ;
; -2.905 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.976     ; 1.965      ;
; -2.902 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.976     ; 1.962      ;
; -2.880 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.970     ; 1.946      ;
; -2.746 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.972     ; 1.810      ;
; -2.614 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.972     ; 1.678      ;
; -2.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.972     ; 1.676      ;
; -2.509 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.980     ; 1.565      ;
; -2.455 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.978     ; 1.513      ;
; -2.454 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.978     ; 1.512      ;
; -2.445 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.971     ; 1.510      ;
; -2.423 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.494      ;
; -2.379 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.976     ; 1.439      ;
; -2.367 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.974     ; 1.429      ;
; -2.334 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.984     ; 1.386      ;
; -2.309 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.965     ; 1.380      ;
; -2.303 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.970     ; 1.369      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.971     ; 1.364      ;
; -2.274 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.974     ; 1.336      ;
; -2.229 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.976     ; 1.289      ;
; -2.199 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.976     ; 1.259      ;
; -2.179 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.970     ; 1.245      ;
; -2.173 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.978     ; 1.231      ;
; -2.169 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.980     ; 1.225      ;
; -1.895 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.976     ; 0.955      ;
; -1.893 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.976     ; 0.953      ;
; -0.734 ; dds_step_to_next_freq_sampled                                                                                   ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 0.500        ; 0.069      ; 1.589      ;
; -0.234 ; dds_step_to_next_freq_sampled                                                                                   ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; 0.069      ; 1.589      ;
; 6.082  ; \process_1:count[0]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.953      ;
; 6.175  ; \process_1:count[1]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.860      ;
; 6.304  ; \process_1:count[2]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.731      ;
; 6.329  ; \process_1:count[3]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.706      ;
; 6.431  ; \process_1:count[4]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.604      ;
; 6.508  ; \process_1:count[5]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.527      ;
; 6.532  ; \process_1:count[4]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.504      ;
; 6.559  ; \process_1:count[4]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.477      ;
; 6.575  ; \process_1:count[3]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.461      ;
; 6.602  ; \process_1:count[3]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.434      ;
; 6.613  ; \process_1:count[6]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.422      ;
; 6.629  ; \process_1:count[4]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.407      ;
; 6.629  ; \process_1:count[4]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.407      ;
; 6.641  ; \process_1:count[4]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.395      ;
; 6.643  ; \process_1:count[4]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.393      ;
; 6.667  ; \process_1:count[4]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.369      ;
; 6.672  ; \process_1:count[3]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.364      ;
; 6.672  ; \process_1:count[3]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.364      ;
; 6.676  ; \process_1:count[4]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.360      ;
; 6.676  ; \process_1:count[4]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.360      ;
; 6.679  ; \process_1:count[4]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.357      ;
; 6.684  ; \process_1:count[3]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.352      ;
; 6.686  ; \process_1:count[3]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.350      ;
; 6.696  ; \process_1:count[5]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.340      ;
; 6.703  ; \process_1:count[6]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.333      ;
; 6.706  ; \process_1:count[8]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.329      ;
; 6.710  ; \process_1:count[3]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.326      ;
; 6.719  ; \process_1:count[3]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.317      ;
; 6.719  ; \process_1:count[3]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.317      ;
; 6.722  ; \process_1:count[3]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.314      ;
; 6.723  ; \process_1:count[5]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.313      ;
; 6.730  ; \process_1:count[6]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.306      ;
; 6.762  ; \process_1:count[7]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 3.273      ;
; 6.796  ; \process_1:count[8]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.240      ;
; 6.805  ; \process_1:count[5]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.231      ;
; 6.807  ; \process_1:count[5]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.229      ;
; 6.811  ; \process_1:count[0]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.225      ;
; 6.812  ; \process_1:count[6]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.224      ;
; 6.814  ; \process_1:count[6]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.222      ;
; 6.823  ; \process_1:count[8]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.213      ;
; 6.831  ; \process_1:count[5]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.205      ;
; 6.838  ; \process_1:count[6]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.198      ;
; 6.840  ; \process_1:count[5]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.196      ;
; 6.840  ; \process_1:count[5]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.196      ;
; 6.843  ; \process_1:count[5]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.193      ;
; 6.847  ; \process_1:count[6]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.189      ;
; 6.847  ; \process_1:count[6]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.189      ;
; 6.850  ; \process_1:count[6]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.186      ;
; 6.852  ; \process_1:count[2]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.184      ;
; 6.852  ; \process_1:count[7]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.184      ;
; 6.879  ; \process_1:count[2]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.157      ;
; 6.879  ; \process_1:count[7]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.157      ;
; 6.890  ; \process_1:count[0]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.146      ;
; 6.904  ; \process_1:count[1]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.132      ;
; 6.905  ; \process_1:count[8]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.131      ;
; 6.907  ; \process_1:count[8]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.129      ;
; 6.931  ; \process_1:count[8]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.105      ;
; 6.940  ; \process_1:count[8]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.096      ;
; 6.940  ; \process_1:count[8]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.096      ;
; 6.943  ; \process_1:count[8]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.093      ;
; 6.948  ; \process_1:count[5]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.088      ;
; 6.949  ; \process_1:count[2]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.087      ;
; 6.949  ; \process_1:count[2]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.087      ;
; 6.950  ; \process_1:count[5]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.086      ;
; 6.955  ; \process_1:count[6]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.081      ;
; 6.957  ; \process_1:count[6]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.079      ;
; 6.961  ; \process_1:count[2]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.075      ;
; 6.961  ; \process_1:count[7]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 3.075      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -0.671 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.020      ; 2.156      ;
; -0.510 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.017      ; 1.992      ;
; -0.483 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.967      ;
; -0.415 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.018      ; 1.898      ;
; -0.411 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 1.892      ;
; -0.402 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.025      ; 1.892      ;
; -0.389 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.875      ;
; -0.377 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 1.869      ;
; -0.376 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.864      ;
; -0.368 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.017      ; 1.850      ;
; -0.350 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 1.829      ;
; -0.339 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.017      ; 1.821      ;
; -0.334 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.012      ; 1.811      ;
; -0.326 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.810      ;
; -0.323 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.807      ;
; -0.320 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 1.799      ;
; -0.317 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.803      ;
; -0.312 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.796      ;
; -0.312 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.796      ;
; -0.310 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.794      ;
; -0.308 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.792      ;
; -0.307 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.795      ;
; -0.304 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.788      ;
; -0.299 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.783      ;
; -0.296 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.017      ; 1.778      ;
; -0.295 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.783      ;
; -0.291 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 1.783      ;
; -0.289 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.017      ; 1.771      ;
; -0.286 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.017      ; 1.768      ;
; -0.285 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 1.764      ;
; -0.282 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.768      ;
; -0.281 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.765      ;
; -0.279 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 1.771      ;
; -0.266 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.752      ;
; -0.266 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.754      ;
; -0.265 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.753      ;
; -0.264 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.025      ; 1.754      ;
; -0.264 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.752      ;
; -0.258 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 1.750      ;
; -0.258 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.746      ;
; -0.254 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.742      ;
; -0.253 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.737      ;
; -0.249 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.733      ;
; -0.249 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 1.741      ;
; -0.248 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.734      ;
; -0.247 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.733      ;
; -0.245 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.731      ;
; -0.245 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.011      ; 1.721      ;
; -0.244 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.730      ;
; -0.243 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.016      ; 1.724      ;
; -0.242 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.728      ;
; -0.237 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.723      ;
; -0.237 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.723      ;
; -0.235 ; dds_ram_data_in[6]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.007      ; 1.707      ;
; -0.235 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.721      ;
; -0.231 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.719      ;
; -0.229 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.713      ;
; -0.228 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.716      ;
; -0.226 ; dds_ram_data_in[7]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.007      ; 1.698      ;
; -0.211 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.020      ; 1.696      ;
; -0.194 ; dds_ram_data_in[11]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.004      ; 1.663      ;
; -0.191 ; dds_ram_data_in[10]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.004      ; 1.660      ;
; -0.169 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.024      ; 1.658      ;
; -0.130 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 1.609      ;
; -0.125 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.012      ; 1.602      ;
; -0.095 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.579      ;
; -0.090 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.578      ;
; -0.088 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.576      ;
; -0.084 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.012      ; 1.561      ;
; -0.082 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 1.561      ;
; -0.082 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 1.561      ;
; -0.081 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.012      ; 1.558      ;
; -0.079 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.017      ; 1.561      ;
; -0.076 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.562      ;
; -0.075 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.014      ; 1.554      ;
; -0.069 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.553      ;
; -0.068 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.556      ;
; -0.067 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.551      ;
; -0.064 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.017      ; 1.546      ;
; -0.057 ; dds_ram_data_in[8]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.998      ; 1.520      ;
; -0.051 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.023      ; 1.539      ;
; -0.042 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.019      ; 1.526      ;
; -0.041 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.021      ; 1.527      ;
; -0.023 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.027      ; 1.515      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_step_to_next_freq_sampled'                                                                                                       ;
+--------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.058 ; dds_step_count[1] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 2.094      ;
; -1.014 ; dds_step_count[0] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 2.050      ;
; -0.987 ; dds_step_count[1] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 2.023      ;
; -0.948 ; dds_step_count[2] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.984      ;
; -0.943 ; dds_step_count[0] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.979      ;
; -0.916 ; dds_step_count[1] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.952      ;
; -0.916 ; dds_step_count[3] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.952      ;
; -0.877 ; dds_step_count[2] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.913      ;
; -0.872 ; dds_step_count[0] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.908      ;
; -0.845 ; dds_step_count[1] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.881      ;
; -0.845 ; dds_step_count[3] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.881      ;
; -0.842 ; dds_step_count[4] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.878      ;
; -0.806 ; dds_step_count[2] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.842      ;
; -0.801 ; dds_step_count[0] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.837      ;
; -0.774 ; dds_step_count[3] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.810      ;
; -0.771 ; dds_step_count[4] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.807      ;
; -0.736 ; dds_step_count[5] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.772      ;
; -0.735 ; dds_step_count[2] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.771      ;
; -0.703 ; dds_step_count[3] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.739      ;
; -0.700 ; dds_step_count[4] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.736      ;
; -0.686 ; dds_step_count[1] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.722      ;
; -0.665 ; dds_step_count[5] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.701      ;
; -0.642 ; dds_step_count[0] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.678      ;
; -0.629 ; dds_step_count[4] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.665      ;
; -0.615 ; dds_step_count[1] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.651      ;
; -0.595 ; dds_step_count[6] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.631      ;
; -0.594 ; dds_step_count[5] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.630      ;
; -0.576 ; dds_step_count[2] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.612      ;
; -0.571 ; dds_step_count[0] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.607      ;
; -0.544 ; dds_step_count[1] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.580      ;
; -0.544 ; dds_step_count[3] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.580      ;
; -0.524 ; dds_step_count[6] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.560      ;
; -0.523 ; dds_step_count[5] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.559      ;
; -0.505 ; dds_step_count[2] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.541      ;
; -0.500 ; dds_step_count[0] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.536      ;
; -0.497 ; dds_step_count[7] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.533      ;
; -0.473 ; dds_step_count[1] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.509      ;
; -0.473 ; dds_step_count[3] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.509      ;
; -0.470 ; dds_step_count[4] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.506      ;
; -0.462 ; dds_step_count[8] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.498      ;
; -0.453 ; dds_step_count[6] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.489      ;
; -0.434 ; dds_step_count[2] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.470      ;
; -0.429 ; dds_step_count[0] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.465      ;
; -0.426 ; dds_step_count[7] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.462      ;
; -0.087 ; dds_step_count[3] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.123      ;
; -0.086 ; dds_step_count[1] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.122      ;
; -0.084 ; dds_step_count[4] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.120      ;
; -0.076 ; dds_step_count[8] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.112      ;
; -0.067 ; dds_step_count[6] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.103      ;
; -0.051 ; dds_step_count[2] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.087      ;
; -0.048 ; dds_step_count[5] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.084      ;
; -0.046 ; dds_step_count[0] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.082      ;
; -0.043 ; dds_step_count[7] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.079      ;
; 0.232  ; dds_step_count[9] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.804      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 2.479  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 2.350      ; 0.657      ;
; 2.979  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 2.350      ; 0.657      ;
; 37.350 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.686      ;
; 37.370 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.666      ;
; 37.375 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.661      ;
; 37.567 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.469      ;
; 37.587 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.449      ;
; 37.592 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.444      ;
; 37.631 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.405      ;
; 37.848 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 2.188      ;
; 38.188 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.848      ;
; 38.192 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.844      ;
; 38.198 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.838      ;
; 38.208 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.828      ;
; 38.214 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.822      ;
; 38.218 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.818      ;
; 38.358 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.678      ;
; 38.482 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.554      ;
; 38.489 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.547      ;
; 38.575 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.461      ;
; 38.899 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.137      ;
; 38.945 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.091      ;
; 39.173 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.863      ;
; 39.180 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.856      ;
; 39.225 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.811      ;
; 39.379 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
; 39.379 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.657      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.545  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.811      ;
; 0.590  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.856      ;
; 0.592  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.858      ;
; 0.597  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.863      ;
; 0.825  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.091      ;
; 0.839  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.105      ;
; 0.871  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.137      ;
; 1.002  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.268      ;
; 1.112  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.378      ;
; 1.195  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.461      ;
; 1.262  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.528      ;
; 1.270  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.536      ;
; 1.280  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.546      ;
; 1.285  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.551      ;
; 1.289  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.555      ;
; 1.290  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.556      ;
; 1.310  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.576      ;
; 1.412  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.678      ;
; 1.536  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.802      ;
; 1.537  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.803      ;
; 1.546  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.812      ;
; 1.561  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.827      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                                                                                                                                                      ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.905 ; dds_ram_wrclock          ; dds_ram_wrclock                                                                                                                         ; dds_ram_wrclock               ; clk_system  ; 0.000        ; 2.046      ; 0.657      ;
; -1.405 ; dds_ram_wrclock          ; dds_ram_wrclock                                                                                                                         ; dds_ram_wrclock               ; clk_system  ; -0.500       ; 2.046      ; 0.657      ;
; 0.391  ; dds_ram_wren             ; dds_ram_wren                                                                                                                            ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]     ; ram_process_count[2]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]     ; ram_process_count[0]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[3]     ; ram_process_count[3]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_clk          ; fifo_dds_rd_clk                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en           ; fifo_dds_rd_en                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_6:main_count[0] ; \process_6:main_count[0]                                                                                                                ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                                                                                                                               ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_6:main_count[3] ; \process_6:main_count[3]                                                                                                                ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_6:main_count[4] ; \process_6:main_count[4]                                                                                                                ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_6:main_count[1] ; \process_6:main_count[1]                                                                                                                ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[3]         ; command_count[3]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[4]         ; command_count[4]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[5]         ; command_count[5]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[6]         ; command_count[6]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[2]         ; command_count[2]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[1]         ; command_count[1]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; command_count[0]         ; command_count[0]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]          ; count_serial[3]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]          ; count_serial[2]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]          ; count_serial[1]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]          ; count_serial[0]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0                                                                                                                      ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0                                                                                                                           ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; write_ram_address[10]    ; write_ram_address[10]                                                                                                                   ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; write_ram_address[8]     ; dds_ram_wraddress[8]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.537  ; int_bit_count[1]         ; int_bit_count[2]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.803      ;
; 0.539  ; command_count[0]         ; instruction[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.805      ;
; 0.540  ; ram_process_count[2]     ; ram_process_count[3]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.806      ;
; 0.543  ; count_serial[0]          ; count_serial[3]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.809      ;
; 0.547  ; count_serial[0]          ; count_serial[2]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.813      ;
; 0.547  ; count_serial[0]          ; count_serial[1]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.813      ;
; 0.548  ; count_serial[2]          ; count_serial[0]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.814      ;
; 0.580  ; command_count[2]         ; instruction[2]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.846      ;
; 0.633  ; count_serial[3]          ; LED_LE~reg0                                                                                                                             ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.899      ;
; 0.669  ; write_ram_address[4]     ; dds_ram_wraddress[4]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.935      ;
; 0.672  ; command_count[1]         ; instruction[2]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.938      ;
; 0.674  ; write_ram_address[9]     ; dds_ram_wraddress[9]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.940      ;
; 0.675  ; command_count[1]         ; instruction[1]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.941      ;
; 0.711  ; write_ram_address[6]     ; dds_ram_wraddress[6]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; -0.002     ; 0.975      ;
; 0.712  ; write_ram_address[0]     ; dds_ram_wraddress[0]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; -0.002     ; 0.976      ;
; 0.713  ; write_ram_address[7]     ; dds_ram_wraddress[7]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; -0.002     ; 0.977      ;
; 0.802  ; write_ram_address[4]     ; write_ram_address[4]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[8]     ; write_ram_address[8]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; write_ram_address[6]     ; write_ram_address[6]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; write_ram_address[1]     ; write_ram_address[1]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.812  ; int_bit_count[0]         ; int_bit_count[1]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.078      ;
; 0.832  ; sub_count                ; sclk_pin~reg0                                                                                                                           ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; count_serial[3]          ; count_serial[0]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; write_ram_address[9]     ; write_ram_address[9]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[0]     ; write_ram_address[0]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; write_ram_address[2]     ; write_ram_address[2]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; write_ram_address[3]     ; write_ram_address[3]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; write_ram_address[5]     ; write_ram_address[5]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; write_ram_address[7]     ; write_ram_address[7]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; count_serial[2]          ; LED_SDI[0]~reg0                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; -0.001     ; 1.107      ;
; 0.844  ; write_ram_address[2]     ; dds_ram_wraddress[2]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; write_ram_address[3]     ; dds_ram_wraddress[3]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; -0.002     ; 1.109      ;
; 0.849  ; command_count[2]         ; instruction[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.115      ;
; 0.854  ; write_ram_address[1]     ; dds_ram_wraddress[1]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; -0.002     ; 1.118      ;
; 0.854  ; write_ram_address[10]    ; dds_ram_wraddress[10]                                                                                                                   ; clk_system                    ; clk_system  ; 0.000        ; -0.002     ; 1.118      ;
; 0.855  ; count_serial[2]          ; count_serial[3]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.121      ;
; 0.856  ; command_count[2]         ; instruction[1]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.122      ;
; 0.866  ; \process_6:main_count[0] ; data_bit_count[1]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.132      ;
; 0.871  ; \process_6:main_count[0] ; data_bit_count[0]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.137      ;
; 0.871  ; \process_6:main_count[0] ; data_bit_count[2]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.137      ;
; 0.914  ; \process_6:main_count[0] ; data_bit_count[4]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.180      ;
; 0.914  ; \process_6:main_count[0] ; data_bit_count[5]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.180      ;
; 0.919  ; ioreset_pin~reg0         ; ioreset_pin~reg0                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.185      ;
; 0.971  ; ram_process_count[1]     ; fifo_dds_rd_en                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.237      ;
; 0.991  ; \process_6:main_count[4] ; \process_6:main_count[3]                                                                                                                ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.257      ;
; 1.023  ; \process_6:main_count[3] ; \process_6:main_count[4]                                                                                                                ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.289      ;
; 1.026  ; count_serial[1]          ; count_serial[2]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.292      ;
; 1.028  ; count_serial[1]          ; count_serial[3]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.294      ;
; 1.032  ; count_serial[1]          ; count_serial[0]                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.298      ;
; 1.036  ; \process_6:main_count[0] ; data_bit_count[3]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.302      ;
; 1.060  ; write_ram_address[5]     ; dds_ram_wraddress[5]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; -0.002     ; 1.324      ;
; 1.070  ; int_bit_count[0]         ; int_bit_count[2]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.336      ;
; 1.072  ; \process_6:main_count[1] ; ioreset_pin~reg0                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; -0.007     ; 1.331      ;
; 1.086  ; command_count[1]         ; data_to_write[4]                                                                                                                        ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.352      ;
; 1.091  ; ram_process_count[2]     ; ram_process_count[0]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.357      ;
; 1.095  ; LED_LE~reg0              ; LED_LE~reg0                                                                                                                             ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.361      ;
; 1.099  ; \process_6:main_count[1] ; dds_reset_pin~reg0                                                                                                                      ; clk_system                    ; clk_system  ; 0.000        ; -0.007     ; 1.358      ;
; 1.112  ; command_count[1]         ; data_to_write[20]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.378      ;
; 1.116  ; command_count[1]         ; data_to_write[28]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.382      ;
; 1.185  ; write_ram_address[8]     ; write_ram_address[9]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; write_ram_address[6]     ; write_ram_address[7]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; write_ram_address[1]     ; write_ram_address[2]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.202  ; dds_step_count[0]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; -0.193     ; 1.243      ;
; 1.211  ; command_count[2]         ; data_to_write[20]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.477      ;
; 1.212  ; dds_step_count[2]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; -0.193     ; 1.253      ;
; 1.218  ; count_serial[3]          ; LED_SDI[0]~reg0                                                                                                                         ; clk_system                    ; clk_system  ; 0.000        ; -0.001     ; 1.483      ;
; 1.218  ; command_count[2]         ; data_to_write[28]                                                                                                                       ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.484      ;
; 1.224  ; write_ram_address[9]     ; write_ram_address[10]                                                                                                                   ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[0]     ; write_ram_address[1]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                 ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.072 ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0               ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[0]                 ; main_count[0]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.534 ; main_count[2]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.537 ; main_count[2]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; main_count[2]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.554 ; main_count[0]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.572 ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; -0.500       ; 0.069      ; 0.657      ;
; 0.745 ; main_count[1]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.011      ;
; 0.748 ; main_count[1]                 ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.014      ;
; 0.748 ; main_count[1]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.014      ;
; 0.827 ; main_count[0]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; main_count[0]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.851 ; main_count[1]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.855 ; main_count[1]                 ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.121      ;
; 0.858 ; main_count[1]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.866 ; main_count[1]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.866 ; main_count[1]                 ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.866 ; main_count[1]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.874 ; main_count[1]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.140      ;
; 0.881 ; main_count[1]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.147      ;
; 0.889 ; main_count[1]                 ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.155      ;
; 1.012 ; main_count[0]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.278      ;
; 1.026 ; main_count[1]                 ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.292      ;
; 1.261 ; \process_1:count[9]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.303 ; main_count[1]                 ; parallel_data[15]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.563      ;
; 1.304 ; main_count[1]                 ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.564      ;
; 1.330 ; main_count[1]                 ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.590      ;
; 1.330 ; main_count[1]                 ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.590      ;
; 1.333 ; \process_1:count[9]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.599      ;
; 1.333 ; \process_1:count[9]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.599      ;
; 1.334 ; \process_1:count[9]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.336 ; \process_1:count[9]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.602      ;
; 1.339 ; \process_1:count[9]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339 ; \process_1:count[9]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.605      ;
; 1.361 ; main_count[2]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.361 ; main_count[2]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.576 ; \process_1:count[5]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.585 ; \process_1:count[6]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.851      ;
; 1.590 ; \process_1:count[7]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.856      ;
; 1.612 ; \process_1:count[9]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.878      ;
; 1.612 ; \process_1:count[9]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.878      ;
; 1.623 ; \process_1:count[3]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.889      ;
; 1.645 ; main_count[0]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.645 ; main_count[0]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.667 ; \process_1:count[0]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.932      ;
; 1.720 ; main_count[1]                 ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.980      ;
; 1.720 ; main_count[1]                 ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.980      ;
; 1.798 ; \process_1:count[0]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.064      ;
; 1.803 ; \process_1:count[1]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.069      ;
; 1.848 ; main_count[2]                 ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 2.108      ;
; 1.848 ; main_count[2]                 ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 2.108      ;
; 1.848 ; main_count[2]                 ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 2.108      ;
; 1.848 ; main_count[2]                 ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 2.108      ;
; 1.848 ; main_count[2]                 ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 2.108      ;
; 1.848 ; main_count[2]                 ; parallel_data[15]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 2.108      ;
; 1.861 ; \process_1:count[2]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.127      ;
; 1.863 ; \process_1:count[2]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.129      ;
; 1.870 ; \process_1:count[0]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.136      ;
; 1.870 ; \process_1:count[0]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.136      ;
; 1.871 ; \process_1:count[0]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.137      ;
; 1.871 ; \process_1:count[0]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.137      ;
; 1.873 ; \process_1:count[0]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.139      ;
; 1.876 ; \process_1:count[0]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.142      ;
; 1.876 ; \process_1:count[0]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.142      ;
; 1.881 ; \process_1:count[7]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.147      ;
; 1.898 ; \process_1:count[4]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.164      ;
; 1.937 ; \process_1:count[8]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.203      ;
; 1.942 ; \process_1:count[1]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.207      ;
; 1.953 ; \process_1:count[7]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.219      ;
; 1.953 ; \process_1:count[7]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.219      ;
; 1.954 ; \process_1:count[7]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.220      ;
; 1.956 ; \process_1:count[7]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.222      ;
; 1.959 ; \process_1:count[7]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.225      ;
; 1.963 ; \process_1:count[2]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.229      ;
; 1.963 ; \process_1:count[9]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.228      ;
; 1.965 ; \process_1:count[4]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.231      ;
; 1.967 ; \process_1:count[6]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.233      ;
; 1.970 ; \process_1:count[5]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.236      ;
; 1.971 ; \process_1:count[2]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.237      ;
; 1.971 ; \process_1:count[2]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.237      ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_step_to_next_freq_sampled'                                                                                                       ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.657      ;
; 0.538 ; dds_step_count[9] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.804      ;
; 0.813 ; dds_step_count[7] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.079      ;
; 0.816 ; dds_step_count[0] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.082      ;
; 0.818 ; dds_step_count[5] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.084      ;
; 0.821 ; dds_step_count[2] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.087      ;
; 0.837 ; dds_step_count[6] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.103      ;
; 0.846 ; dds_step_count[8] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.112      ;
; 0.854 ; dds_step_count[4] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.120      ;
; 0.856 ; dds_step_count[1] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; dds_step_count[3] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.123      ;
; 1.196 ; dds_step_count[7] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.462      ;
; 1.199 ; dds_step_count[0] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.465      ;
; 1.204 ; dds_step_count[2] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.470      ;
; 1.223 ; dds_step_count[6] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.489      ;
; 1.232 ; dds_step_count[8] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.498      ;
; 1.240 ; dds_step_count[4] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.506      ;
; 1.243 ; dds_step_count[3] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.509      ;
; 1.243 ; dds_step_count[1] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.509      ;
; 1.267 ; dds_step_count[7] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.533      ;
; 1.270 ; dds_step_count[0] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.536      ;
; 1.275 ; dds_step_count[2] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.541      ;
; 1.293 ; dds_step_count[5] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.559      ;
; 1.294 ; dds_step_count[6] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.560      ;
; 1.314 ; dds_step_count[3] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.580      ;
; 1.314 ; dds_step_count[1] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.580      ;
; 1.341 ; dds_step_count[0] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.607      ;
; 1.346 ; dds_step_count[2] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.612      ;
; 1.364 ; dds_step_count[5] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.630      ;
; 1.365 ; dds_step_count[6] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.631      ;
; 1.385 ; dds_step_count[1] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.651      ;
; 1.399 ; dds_step_count[4] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.665      ;
; 1.412 ; dds_step_count[0] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.678      ;
; 1.435 ; dds_step_count[5] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.701      ;
; 1.456 ; dds_step_count[1] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.722      ;
; 1.470 ; dds_step_count[4] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.736      ;
; 1.473 ; dds_step_count[3] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.739      ;
; 1.505 ; dds_step_count[2] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.771      ;
; 1.506 ; dds_step_count[5] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.772      ;
; 1.541 ; dds_step_count[4] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.807      ;
; 1.544 ; dds_step_count[3] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.810      ;
; 1.571 ; dds_step_count[0] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.837      ;
; 1.576 ; dds_step_count[2] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.842      ;
; 1.612 ; dds_step_count[4] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.878      ;
; 1.615 ; dds_step_count[3] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.881      ;
; 1.615 ; dds_step_count[1] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.881      ;
; 1.642 ; dds_step_count[0] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.908      ;
; 1.647 ; dds_step_count[2] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.913      ;
; 1.686 ; dds_step_count[3] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.952      ;
; 1.686 ; dds_step_count[1] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.952      ;
; 1.713 ; dds_step_count[0] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.979      ;
; 1.718 ; dds_step_count[2] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.984      ;
; 1.757 ; dds_step_count[1] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 2.023      ;
; 1.784 ; dds_step_count[0] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 2.050      ;
; 1.828 ; dds_step_count[1] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 2.094      ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.442 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.009      ; 1.185      ;
; 0.446 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.188      ;
; 0.447 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.008      ; 1.189      ;
; 0.451 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.011      ; 1.196      ;
; 0.474 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.009      ; 1.217      ;
; 0.477 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.236      ;
; 0.496 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.253      ;
; 0.497 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.256      ;
; 0.497 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.254      ;
; 0.498 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.255      ;
; 0.500 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.257      ;
; 0.503 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.262      ;
; 0.512 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.271      ;
; 0.515 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.274      ;
; 0.533 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.292      ;
; 0.652 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.022      ; 1.408      ;
; 0.701 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.011      ; 1.446      ;
; 0.710 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.005      ; 1.449      ;
; 0.713 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.472      ;
; 0.713 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.027      ; 1.474      ;
; 0.717 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.005      ; 1.456      ;
; 0.718 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.004      ; 1.456      ;
; 0.719 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.004      ; 1.457      ;
; 0.729 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.484      ;
; 0.735 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.494      ;
; 0.738 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.491      ;
; 0.740 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.999      ; 1.473      ;
; 0.749 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.508      ;
; 0.754 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.027      ; 1.515      ;
; 0.772 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.527      ;
; 0.773 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.526      ;
; 0.782 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.539      ;
; 0.788 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.998      ; 1.520      ;
; 0.795 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.017      ; 1.546      ;
; 0.798 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.551      ;
; 0.799 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.556      ;
; 0.800 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.553      ;
; 0.806 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.554      ;
; 0.807 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.562      ;
; 0.810 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.017      ; 1.561      ;
; 0.812 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.558      ;
; 0.813 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.561      ;
; 0.813 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.561      ;
; 0.815 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.561      ;
; 0.819 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.576      ;
; 0.821 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.578      ;
; 0.826 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.579      ;
; 0.856 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.602      ;
; 0.861 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.609      ;
; 0.900 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.024      ; 1.658      ;
; 0.922 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.004      ; 1.660      ;
; 0.925 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.004      ; 1.663      ;
; 0.942 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.020      ; 1.696      ;
; 0.957 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.007      ; 1.698      ;
; 0.959 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.716      ;
; 0.960 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.713      ;
; 0.962 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.719      ;
; 0.966 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.007      ; 1.707      ;
; 0.966 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.721      ;
; 0.968 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.723      ;
; 0.968 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.723      ;
; 0.973 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.728      ;
; 0.974 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.016      ; 1.724      ;
; 0.975 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.730      ;
; 0.976 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.731      ;
; 0.976 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.011      ; 1.721      ;
; 0.978 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.733      ;
; 0.979 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.734      ;
; 0.980 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.733      ;
; 0.980 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.027      ; 1.741      ;
; 0.984 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.737      ;
; 0.985 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.742      ;
; 0.989 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.027      ; 1.750      ;
; 0.989 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.746      ;
; 0.995 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.025      ; 1.754      ;
; 0.995 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.752      ;
; 0.996 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.753      ;
; 0.997 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.752      ;
; 0.997 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.754      ;
; 1.010 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.027      ; 1.771      ;
; 1.012 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.765      ;
; 1.013 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.768      ;
; 1.016 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.764      ;
; 1.017 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.017      ; 1.768      ;
; 1.020 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.017      ; 1.771      ;
; 1.022 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.027      ; 1.783      ;
; 1.026 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.783      ;
; 1.027 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.017      ; 1.778      ;
; 1.030 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.783      ;
; 1.035 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.788      ;
; 1.038 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.023      ; 1.795      ;
; 1.039 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.792      ;
; 1.041 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.794      ;
; 1.043 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.796      ;
; 1.043 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.796      ;
; 1.048 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.021      ; 1.803      ;
; 1.051 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.014      ; 1.799      ;
; 1.054 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.807      ;
; 1.057 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.019      ; 1.810      ;
; 1.065 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.012      ; 1.811      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled|clk           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; 7.443 ; 7.443 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_address[*]         ; clk_system ; 7.385 ; 7.385 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 7.385 ; 7.385 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 7.167 ; 7.167 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 6.886 ; 6.886 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; 4.357 ; 4.357 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; 4.236 ; 4.236 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; 4.266 ; 4.266 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; 4.166 ; 4.166 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; 4.227 ; 4.227 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; 4.357 ; 4.357 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; 4.187 ; 4.187 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; 4.109 ; 4.109 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; 4.071 ; 4.071 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; 4.059 ; 4.059 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; 4.324 ; 4.324 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; 4.290 ; 4.290 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; 4.300 ; 4.300 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; 4.213 ; 4.213 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; 3.966 ; 3.966 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; 3.824 ; 3.824 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; 3.814 ; 3.814 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 7.536 ; 7.536 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; 5.905 ; 5.905 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 7.223 ; 7.223 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; 7.223 ; 7.223 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; 7.033 ; 7.033 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; 6.796 ; 6.796 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; 6.255 ; 6.255 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 6.226 ; 6.226 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 6.030 ; 6.030 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 6.255 ; 6.255 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 5.926 ; 5.926 ; Fall       ; clk_system                      ;
; bus_in_reset_dds_chip     ; clk_system ; 6.981 ; 6.981 ; Fall       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 4.585 ; 4.585 ; Fall       ; clk_system                      ;
;  dip_in[3]                ; clk_system ; 4.585 ; 4.585 ; Fall       ; clk_system                      ;
;  dip_in[4]                ; clk_system ; 4.545 ; 4.545 ; Fall       ; clk_system                      ;
+---------------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; -6.327 ; -6.327 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_address[*]         ; clk_system ; -6.370 ; -6.370 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -6.869 ; -6.869 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -6.651 ; -6.651 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -6.370 ; -6.370 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; -3.584 ; -3.584 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; -4.006 ; -4.006 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; -4.036 ; -4.036 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; -3.936 ; -3.936 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; -3.997 ; -3.997 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; -4.127 ; -4.127 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; -3.957 ; -3.957 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; -3.879 ; -3.879 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; -3.841 ; -3.841 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; -3.829 ; -3.829 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; -4.094 ; -4.094 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; -4.060 ; -4.060 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; -4.070 ; -4.070 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; -3.983 ; -3.983 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; -3.736 ; -3.736 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; -3.594 ; -3.594 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; -3.584 ; -3.584 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -4.666 ; -4.666 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; -4.423 ; -4.423 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -6.280 ; -6.280 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; -6.707 ; -6.707 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; -6.517 ; -6.517 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; -6.280 ; -6.280 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; -5.800 ; -5.800 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -5.996 ; -5.996 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -5.800 ; -5.800 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -6.025 ; -6.025 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -5.696 ; -5.696 ; Fall       ; clk_system                      ;
; bus_in_reset_dds_chip     ; clk_system ; -4.585 ; -4.585 ; Fall       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -4.134 ; -4.134 ; Fall       ; clk_system                      ;
;  dip_in[3]                ; clk_system ; -4.134 ; -4.134 ; Fall       ; clk_system                      ;
;  dip_in[4]                ; clk_system ; -4.140 ; -4.140 ; Fall       ; clk_system                      ;
+---------------------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.856 ; 4.856 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.645 ; 5.645 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.512 ; 5.512 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.645 ; 5.645 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.477 ; 5.477 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.403 ; 5.403 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.425 ; 5.425 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.930 ; 4.930 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.491 ; 4.491 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.884 ; 4.884 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.706 ; 4.706 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.426 ; 4.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.510 ; 4.510 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.675 ; 4.675 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.759 ; 4.759 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.717 ; 4.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.964 ; 4.964 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.940 ; 4.940 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.292 ; 5.292 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.608 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.642 ; 6.642 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.964 ; 5.964 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.608 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.720 ; 6.720 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.696 ; 6.696 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.696 ; 6.696 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.972 ; 6.972 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 7.008 ; 7.008 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 6.854 ; 6.854 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.725 ; 6.725 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.735 ; 6.735 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.856 ; 4.856 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.426 ; 4.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.512 ; 5.512 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.645 ; 5.645 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.477 ; 5.477 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.403 ; 5.403 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.425 ; 5.425 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.930 ; 4.930 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.491 ; 4.491 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.884 ; 4.884 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.706 ; 4.706 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.426 ; 4.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.510 ; 4.510 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.675 ; 4.675 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.759 ; 4.759 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.717 ; 4.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.964 ; 4.964 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.940 ; 4.940 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.292 ; 5.292 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.608 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.642 ; 6.642 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.964 ; 5.964 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.608 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.720 ; 6.720 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.696 ; 6.696 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.696 ; 6.696 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.972 ; 6.972 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 7.008 ; 7.008 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 6.854 ; 6.854 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.725 ; 6.725 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.735 ; 6.735 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.264 ; 10.264 ; 10.264 ; 10.264 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.991 ; 10.991 ; 10.991 ; 10.991 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.046 ; 10.046 ; 10.046 ; 10.046 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.773 ; 10.773 ; 10.773 ; 10.773 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 9.763  ; 9.763  ; 9.763  ; 9.763  ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.490 ; 10.490 ; 10.490 ; 10.490 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.102 ; 10.102 ; 10.102 ; 10.102 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.829 ; 10.829 ; 10.829 ; 10.829 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 9.912  ; 9.912  ; 9.912  ; 9.912  ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.639 ; 10.639 ; 10.639 ; 10.639 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.678  ; 9.678  ; 9.678  ; 9.678  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.405 ; 10.405 ; 10.405 ; 10.405 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.264 ; 10.264 ; 10.264 ; 10.264 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.991 ; 10.991 ; 10.991 ; 10.991 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.046 ; 10.046 ; 10.046 ; 10.046 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.773 ; 10.773 ; 10.773 ; 10.773 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 9.763  ; 9.763  ; 9.763  ; 9.763  ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.490 ; 10.490 ; 10.490 ; 10.490 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.102 ; 10.102 ; 10.102 ; 10.102 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.829 ; 10.829 ; 10.829 ; 10.829 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 9.912  ; 9.912  ; 9.912  ; 9.912  ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.639 ; 10.639 ; 10.639 ; 10.639 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.678  ; 9.678  ; 9.678  ; 9.678  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.405 ; 10.405 ; 10.405 ; 10.405 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.457 ; -23.327       ;
; PLL|altpll_component|pll|clk[0] ; -1.322 ; -18.598       ;
; clk_system                      ; -0.979 ; -70.590       ;
; dds_step_to_next_freq_sampled   ; 0.055  ; 0.000         ;
; clk_25                          ; 1.725  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.345 ; -1.345        ;
; clk_system                      ; -1.147 ; -1.147        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; dds_step_to_next_freq_sampled   ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.417  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -511.600      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; dds_step_to_next_freq_sampled   ; -0.500 ; -10.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.015 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 1.032      ;
; 0.058  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.956      ;
; 0.071  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.946      ;
; 0.092  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.523      ; 0.930      ;
; 0.098  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.517      ; 0.918      ;
; 0.102  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.514      ; 0.911      ;
; 0.102  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.917      ;
; 0.102  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.916      ;
; 0.110  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.524      ; 0.913      ;
; 0.115  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.899      ;
; 0.117  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.894      ;
; 0.131  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.511      ; 0.879      ;
; 0.131  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.883      ;
; 0.134  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.881      ;
; 0.136  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.875      ;
; 0.136  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.879      ;
; 0.139  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.876      ;
; 0.143  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.872      ;
; 0.145  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.870      ;
; 0.149  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.866      ;
; 0.149  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.869      ;
; 0.149  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.866      ;
; 0.150  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.869      ;
; 0.155  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.863      ;
; 0.156  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.855      ;
; 0.156  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.859      ;
; 0.159  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.855      ;
; 0.159  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.860      ;
; 0.160  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.524      ; 0.863      ;
; 0.161  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.853      ;
; 0.163  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.852      ;
; 0.164  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.850      ;
; 0.165  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.853      ;
; 0.166  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.853      ;
; 0.167  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.524      ; 0.856      ;
; 0.167  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.852      ;
; 0.167  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.852      ;
; 0.169  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.510      ; 0.840      ;
; 0.173  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.844      ;
; 0.173  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.846      ;
; 0.175  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.522      ; 0.846      ;
; 0.175  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.524      ; 0.848      ;
; 0.175  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.514      ; 0.838      ;
; 0.176  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.842      ;
; 0.177  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.840      ;
; 0.179  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.839      ;
; 0.179  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.840      ;
; 0.180  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.838      ;
; 0.180  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.838      ;
; 0.183  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.524      ; 0.840      ;
; 0.184  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.834      ;
; 0.184  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.834      ;
; 0.185  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.833      ;
; 0.186  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.831      ;
; 0.190  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.829      ;
; 0.192  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.826      ;
; 0.195  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.824      ;
; 0.197  ; dds_ram_data_in[6]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.820      ;
; 0.199  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.818      ;
; 0.204  ; dds_ram_data_in[7]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.813      ;
; 0.215  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.796      ;
; 0.215  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.511      ; 0.795      ;
; 0.219  ; dds_ram_data_in[11]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.795      ;
; 0.222  ; dds_ram_data_in[10]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.792      ;
; 0.225  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.522      ; 0.796      ;
; 0.238  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.777      ;
; 0.241  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.511      ; 0.769      ;
; 0.242  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.511      ; 0.768      ;
; 0.243  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.768      ;
; 0.243  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.768      ;
; 0.246  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.512      ; 0.765      ;
; 0.247  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.772      ;
; 0.248  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.766      ;
; 0.250  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.769      ;
; 0.253  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.762      ;
; 0.254  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.766      ;
; 0.256  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.762      ;
; 0.256  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.759      ;
; 0.257  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.515      ; 0.757      ;
; 0.268  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.747      ;
; 0.270  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.749      ;
; 0.271  ; dds_ram_data_in[8]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.510      ; 0.738      ;
; 0.276  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.519      ; 0.742      ;
; 0.280  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.516      ; 0.735      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.322 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22] ; parallel_data[4]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.371     ; 0.983      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26] ; parallel_data[8]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.367     ; 0.981      ;
; -1.315 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]  ; parallel_data[7]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.378     ; 0.969      ;
; -1.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23] ; parallel_data[5]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.378     ; 0.953      ;
; -1.281 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11] ; parallel_data[11]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.374     ; 0.939      ;
; -1.280 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]  ; parallel_data[6]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.371     ; 0.941      ;
; -1.278 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27] ; parallel_data[9]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.374     ; 0.936      ;
; -1.264 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10] ; parallel_data[10]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.367     ; 0.929      ;
; -1.199 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; parallel_data[0]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.370     ; 0.861      ;
; -1.147 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; parallel_data[2]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.370     ; 0.809      ;
; -1.145 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; parallel_data[0]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.370     ; 0.807      ;
; -1.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29] ; parallel_data[11]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.378     ; 0.735      ;
; -1.060 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; parallel_data[4]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.375     ; 0.717      ;
; -1.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; parallel_data[2]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.375     ; 0.716      ;
; -1.054 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25] ; parallel_data[7]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.370     ; 0.716      ;
; -1.053 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]  ; parallel_data[8]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.363     ; 0.722      ;
; -1.024 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31] ; parallel_data[13]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.374     ; 0.682      ;
; -1.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12] ; parallel_data[12]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.371     ; 0.681      ;
; -1.018 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; parallel_data[5]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.382     ; 0.668      ;
; -0.995 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24] ; parallel_data[6]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.363     ; 0.664      ;
; -0.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30] ; parallel_data[12]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.367     ; 0.655      ;
; -0.988 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]  ; parallel_data[9]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.370     ; 0.650      ;
; -0.974 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28] ; parallel_data[10]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.371     ; 0.635      ;
; -0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; parallel_data[3]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.373     ; 0.613      ;
; -0.944 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14] ; parallel_data[14]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.367     ; 0.609      ;
; -0.941 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; parallel_data[1]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.373     ; 0.600      ;
; -0.938 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; parallel_data[3]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.375     ; 0.595      ;
; -0.936 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13] ; parallel_data[13]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.378     ; 0.590      ;
; -0.816 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; parallel_data[1]~reg0         ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.373     ; 0.475      ;
; -0.814 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15] ; parallel_data[15]~reg0        ; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.374     ; 0.472      ;
; -0.200 ; dds_step_to_next_freq_sampled                                                                                   ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 0.500        ; -0.147     ; 0.726      ;
; 0.300  ; dds_step_to_next_freq_sampled                                                                                   ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -0.147     ; 0.726      ;
; 8.272  ; \process_1:count[0]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.759      ;
; 8.314  ; \process_1:count[1]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.717      ;
; 8.398  ; \process_1:count[2]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.633      ;
; 8.413  ; \process_1:count[4]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.619      ;
; 8.413  ; \process_1:count[4]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.619      ;
; 8.413  ; \process_1:count[3]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.618      ;
; 8.415  ; \process_1:count[3]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.617      ;
; 8.415  ; \process_1:count[3]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.617      ;
; 8.456  ; \process_1:count[4]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.578      ;
; 8.458  ; \process_1:count[4]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.576      ;
; 8.458  ; \process_1:count[3]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.576      ;
; 8.459  ; \process_1:count[4]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.572      ;
; 8.460  ; \process_1:count[3]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.574      ;
; 8.479  ; \process_1:count[5]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.552      ;
; 8.488  ; \process_1:count[4]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.544      ;
; 8.488  ; \process_1:count[4]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.544      ;
; 8.490  ; \process_1:count[4]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.542      ;
; 8.490  ; \process_1:count[3]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.542      ;
; 8.490  ; \process_1:count[3]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.542      ;
; 8.492  ; \process_1:count[3]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.540      ;
; 8.495  ; \process_1:count[6]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.536      ;
; 8.497  ; \process_1:count[4]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.535      ;
; 8.497  ; \process_1:count[4]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.535      ;
; 8.499  ; \process_1:count[3]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.533      ;
; 8.499  ; \process_1:count[3]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.533      ;
; 8.500  ; \process_1:count[4]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.532      ;
; 8.502  ; \process_1:count[3]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.530      ;
; 8.516  ; \process_1:count[5]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.518      ;
; 8.518  ; \process_1:count[5]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.516      ;
; 8.532  ; \process_1:count[6]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.502      ;
; 8.534  ; \process_1:count[6]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.500      ;
; 8.545  ; \process_1:count[0]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.489      ;
; 8.548  ; \process_1:count[5]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.484      ;
; 8.548  ; \process_1:count[5]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.484      ;
; 8.550  ; \process_1:count[5]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.482      ;
; 8.551  ; \process_1:count[8]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.003     ; 1.478      ;
; 8.555  ; \process_1:count[2]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.477      ;
; 8.555  ; \process_1:count[2]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.477      ;
; 8.557  ; \process_1:count[5]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.475      ;
; 8.557  ; \process_1:count[5]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.475      ;
; 8.560  ; \process_1:count[5]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.472      ;
; 8.564  ; \process_1:count[6]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.468      ;
; 8.564  ; \process_1:count[6]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.468      ;
; 8.566  ; \process_1:count[6]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.466      ;
; 8.573  ; \process_1:count[6]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.459      ;
; 8.573  ; \process_1:count[6]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.459      ;
; 8.576  ; \process_1:count[6]                                                                                             ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.456      ;
; 8.584  ; \process_1:count[0]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.450      ;
; 8.587  ; \process_1:count[1]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.447      ;
; 8.588  ; \process_1:count[7]                                                                                             ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.001     ; 1.443      ;
; 8.588  ; \process_1:count[8]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.444      ;
; 8.590  ; \process_1:count[8]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.442      ;
; 8.598  ; \process_1:count[2]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.436      ;
; 8.600  ; \process_1:count[2]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.600  ; \process_1:count[5]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.432      ;
; 8.602  ; \process_1:count[5]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.430      ;
; 8.616  ; \process_1:count[6]                                                                                             ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.416      ;
; 8.618  ; \process_1:count[6]                                                                                             ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.414      ;
; 8.620  ; \process_1:count[8]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 1.410      ;
; 8.620  ; \process_1:count[8]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 1.410      ;
; 8.622  ; \process_1:count[8]                                                                                             ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 1.408      ;
; 8.625  ; \process_1:count[7]                                                                                             ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.409      ;
; 8.626  ; \process_1:count[1]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.408      ;
; 8.627  ; \process_1:count[7]                                                                                             ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.002      ; 1.407      ;
; 8.629  ; \process_1:count[8]                                                                                             ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 1.401      ;
; 8.629  ; \process_1:count[8]                                                                                             ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; -0.002     ; 1.401      ;
; 8.630  ; \process_1:count[2]                                                                                             ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.402      ;
; 8.630  ; \process_1:count[2]                                                                                             ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.402      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~porta_address_reg9 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_step_to_next_freq_sampled'                                                                                                      ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.055 ; dds_step_count[1] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.977      ;
; 0.072 ; dds_step_count[0] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.960      ;
; 0.090 ; dds_step_count[1] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.942      ;
; 0.105 ; dds_step_count[2] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.927      ;
; 0.107 ; dds_step_count[0] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.925      ;
; 0.125 ; dds_step_count[1] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.907      ;
; 0.125 ; dds_step_count[3] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.907      ;
; 0.140 ; dds_step_count[2] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.892      ;
; 0.142 ; dds_step_count[0] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.890      ;
; 0.160 ; dds_step_count[1] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.872      ;
; 0.160 ; dds_step_count[3] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.872      ;
; 0.162 ; dds_step_count[4] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.870      ;
; 0.175 ; dds_step_count[2] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.857      ;
; 0.177 ; dds_step_count[0] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.855      ;
; 0.195 ; dds_step_count[3] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.837      ;
; 0.197 ; dds_step_count[4] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.835      ;
; 0.210 ; dds_step_count[2] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.822      ;
; 0.216 ; dds_step_count[5] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.816      ;
; 0.230 ; dds_step_count[3] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.802      ;
; 0.232 ; dds_step_count[4] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.800      ;
; 0.251 ; dds_step_count[5] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.781      ;
; 0.254 ; dds_step_count[1] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.778      ;
; 0.267 ; dds_step_count[4] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.765      ;
; 0.271 ; dds_step_count[0] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.761      ;
; 0.286 ; dds_step_count[5] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.746      ;
; 0.289 ; dds_step_count[1] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.743      ;
; 0.299 ; dds_step_count[6] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.733      ;
; 0.304 ; dds_step_count[2] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.728      ;
; 0.306 ; dds_step_count[0] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.726      ;
; 0.321 ; dds_step_count[5] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.711      ;
; 0.324 ; dds_step_count[1] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.708      ;
; 0.324 ; dds_step_count[3] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.708      ;
; 0.334 ; dds_step_count[6] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.698      ;
; 0.339 ; dds_step_count[2] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.693      ;
; 0.341 ; dds_step_count[0] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.691      ;
; 0.344 ; dds_step_count[7] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.688      ;
; 0.359 ; dds_step_count[1] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.673      ;
; 0.359 ; dds_step_count[3] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.673      ;
; 0.361 ; dds_step_count[4] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.671      ;
; 0.366 ; dds_step_count[8] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.666      ;
; 0.369 ; dds_step_count[6] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.663      ;
; 0.374 ; dds_step_count[2] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.658      ;
; 0.376 ; dds_step_count[0] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.656      ;
; 0.379 ; dds_step_count[7] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.653      ;
; 0.499 ; dds_step_count[1] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.533      ;
; 0.499 ; dds_step_count[3] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.533      ;
; 0.501 ; dds_step_count[4] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.531      ;
; 0.506 ; dds_step_count[8] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.526      ;
; 0.509 ; dds_step_count[6] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.523      ;
; 0.511 ; dds_step_count[0] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.521      ;
; 0.512 ; dds_step_count[2] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.520      ;
; 0.514 ; dds_step_count[5] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.518      ;
; 0.517 ; dds_step_count[7] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.515      ;
; 0.635 ; dds_step_count[9] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                             ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; 1.725  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.500        ; 1.419      ; 0.367      ;
; 2.225  ; clk_system ; clk_system ; clk_system   ; clk_25      ; 1.000        ; 1.419      ; 0.367      ;
; 38.796 ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.236      ;
; 38.805 ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.227      ;
; 38.816 ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.216      ;
; 38.885 ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.147      ;
; 38.894 ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.138      ;
; 38.905 ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.127      ;
; 38.936 ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.096      ;
; 39.025 ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 1.007      ;
; 39.162 ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.870      ;
; 39.163 ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.869      ;
; 39.171 ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.861      ;
; 39.172 ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.860      ;
; 39.179 ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.853      ;
; 39.180 ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.852      ;
; 39.247 ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.785      ;
; 39.302 ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.730      ;
; 39.303 ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.729      ;
; 39.336 ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.696      ;
; 39.486 ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.546      ;
; 39.507 ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.525      ;
; 39.596 ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.436      ;
; 39.601 ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.431      ;
; 39.626 ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.406      ;
; 39.665 ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
; 39.665 ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 40.000       ; 0.000      ; 0.367      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                              ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -1.345 ; clk_system ; clk_system ; clk_system   ; clk_25      ; 0.000        ; 1.419      ; 0.367      ;
; -0.845 ; clk_system ; clk_system ; clk_system   ; clk_25      ; -0.500       ; 1.419      ; 0.367      ;
; 0.215  ; count[1]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[3]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.254  ; count[4]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.406      ;
; 0.279  ; count[0]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.431      ;
; 0.280  ; count[0]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.432      ;
; 0.284  ; count[0]   ; count[1]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.436      ;
; 0.373  ; count[2]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.525      ;
; 0.394  ; count[1]   ; count[3]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.546      ;
; 0.398  ; count[0]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.550      ;
; 0.454  ; count[3]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.606      ;
; 0.489  ; count[3]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.641      ;
; 0.544  ; count[4]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.696      ;
; 0.569  ; count[3]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.721      ;
; 0.569  ; count[2]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.721      ;
; 0.569  ; count[2]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.721      ;
; 0.570  ; count[3]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; count[1]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.723      ;
; 0.581  ; count[0]   ; clk_system ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; count[1]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.736      ;
; 0.633  ; count[4]   ; count[2]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.785      ;
; 0.687  ; count[2]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.839      ;
; 0.688  ; count[2]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.840      ;
; 0.697  ; count[1]   ; count[0]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.849      ;
; 0.698  ; count[1]   ; count[4]   ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.850      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                         ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+
; -1.147 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.221      ; 0.367      ;
; -0.647 ; dds_ram_wrclock          ; dds_ram_wrclock          ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.221      ; 0.367      ;
; 0.215  ; dds_ram_wren             ; dds_ram_wren             ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]     ; ram_process_count[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[3]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_clk          ; fifo_dds_rd_clk          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en           ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_6:main_count[0] ; \process_6:main_count[0] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_6:main_count[3] ; \process_6:main_count[3] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_6:main_count[4] ; \process_6:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_6:main_count[1] ; \process_6:main_count[1] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[3]         ; command_count[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[4]         ; command_count[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[5]         ; command_count[5]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[6]         ; command_count[6]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[2]         ; command_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[1]         ; command_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; command_count[0]         ; command_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; write_ram_address[10]    ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.393      ;
; 0.244  ; write_ram_address[8]     ; dds_ram_wraddress[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.396      ;
; 0.249  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; ram_process_count[2]     ; ram_process_count[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; count_serial[0]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.402      ;
; 0.253  ; count_serial[2]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.405      ;
; 0.255  ; count_serial[0]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.407      ;
; 0.255  ; count_serial[0]          ; count_serial[1]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.407      ;
; 0.269  ; command_count[0]         ; instruction[0]           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.421      ;
; 0.271  ; command_count[2]         ; instruction[2]           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.423      ;
; 0.295  ; count_serial[3]          ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.447      ;
; 0.319  ; command_count[1]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; command_count[1]         ; instruction[2]           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.471      ;
; 0.323  ; write_ram_address[6]     ; dds_ram_wraddress[6]     ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.474      ;
; 0.325  ; write_ram_address[0]     ; dds_ram_wraddress[0]     ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.476      ;
; 0.325  ; write_ram_address[7]     ; dds_ram_wraddress[7]     ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.476      ;
; 0.330  ; write_ram_address[4]     ; dds_ram_wraddress[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.482      ;
; 0.334  ; write_ram_address[9]     ; dds_ram_wraddress[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.486      ;
; 0.360  ; write_ram_address[6]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; write_ram_address[1]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; write_ram_address[4]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; write_ram_address[8]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.365  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; sub_count                ; sclk_pin~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; write_ram_address[0]     ; write_ram_address[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; count_serial[3]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[2]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[3]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; write_ram_address[5]     ; write_ram_address[5]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; write_ram_address[9]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; write_ram_address[7]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; count_serial[2]          ; LED_SDI[0]~reg0          ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.524      ;
; 0.381  ; count_serial[2]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; command_count[2]         ; instruction[0]           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.534      ;
; 0.388  ; command_count[2]         ; instruction[1]           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.540      ;
; 0.394  ; \process_6:main_count[0] ; data_bit_count[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.546      ;
; 0.398  ; \process_6:main_count[0] ; data_bit_count[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.550      ;
; 0.399  ; \process_6:main_count[0] ; data_bit_count[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.551      ;
; 0.403  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.555      ;
; 0.406  ; write_ram_address[3]     ; dds_ram_wraddress[3]     ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.557      ;
; 0.407  ; write_ram_address[2]     ; dds_ram_wraddress[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.559      ;
; 0.411  ; write_ram_address[10]    ; dds_ram_wraddress[10]    ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.562      ;
; 0.412  ; write_ram_address[1]     ; dds_ram_wraddress[1]     ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.563      ;
; 0.421  ; \process_6:main_count[0] ; data_bit_count[5]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.573      ;
; 0.441  ; ram_process_count[1]     ; fifo_dds_rd_en           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.593      ;
; 0.444  ; \process_6:main_count[0] ; data_bit_count[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.596      ;
; 0.466  ; \process_6:main_count[3] ; \process_6:main_count[4] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.618      ;
; 0.467  ; count_serial[1]          ; count_serial[2]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.619      ;
; 0.469  ; count_serial[1]          ; count_serial[3]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.621      ;
; 0.470  ; count_serial[1]          ; count_serial[0]          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.622      ;
; 0.478  ; LED_LE~reg0              ; LED_LE~reg0              ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.630      ;
; 0.482  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.634      ;
; 0.484  ; \process_6:main_count[0] ; data_bit_count[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.636      ;
; 0.488  ; command_count[1]         ; data_to_write[20]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.640      ;
; 0.490  ; ram_process_count[2]     ; ram_process_count[0]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.642      ;
; 0.492  ; command_count[1]         ; data_to_write[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.644      ;
; 0.498  ; write_ram_address[6]     ; write_ram_address[7]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; write_ram_address[1]     ; write_ram_address[2]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; write_ram_address[8]     ; write_ram_address[9]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; write_ram_address[5]     ; dds_ram_wraddress[5]     ; clk_system      ; clk_system  ; 0.000        ; -0.001     ; 0.651      ;
; 0.504  ; \process_6:main_count[1] ; ioreset_pin~reg0         ; clk_system      ; clk_system  ; 0.000        ; -0.008     ; 0.648      ;
; 0.506  ; \process_6:main_count[1] ; dds_reset_pin~reg0       ; clk_system      ; clk_system  ; 0.000        ; -0.008     ; 0.650      ;
; 0.511  ; write_ram_address[0]     ; write_ram_address[1]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[3]     ; write_ram_address[4]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[2]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; write_ram_address[5]     ; write_ram_address[6]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; write_ram_address[9]     ; write_ram_address[10]    ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; write_ram_address[7]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; command_count[1]         ; data_to_write[28]        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.668      ;
; 0.533  ; write_ram_address[6]     ; write_ram_address[8]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; write_ram_address[1]     ; write_ram_address[3]     ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
+--------+--------------------------+--------------------------+-----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                 ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; dac_wr_pin~reg0               ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[0]                 ; main_count[0]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.221 ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.147     ; 0.367      ;
; 0.247 ; main_count[2]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.251 ; main_count[2]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; main_count[2]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.258 ; main_count[0]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.339 ; main_count[1]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.491      ;
; 0.346 ; main_count[1]                 ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.498      ;
; 0.372 ; main_count[1]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.376 ; main_count[0]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; main_count[0]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.405 ; main_count[1]                 ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.557      ;
; 0.405 ; main_count[1]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.557      ;
; 0.408 ; main_count[1]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.560      ;
; 0.411 ; main_count[1]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; main_count[1]                 ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.565      ;
; 0.415 ; main_count[1]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.415 ; main_count[1]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; main_count[1]                 ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.568      ;
; 0.449 ; main_count[0]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.456 ; main_count[1]                 ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.608      ;
; 0.475 ; main_count[1]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.627      ;
; 0.565 ; \process_1:count[9]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.607 ; main_count[1]                 ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.752      ;
; 0.607 ; main_count[1]                 ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.752      ;
; 0.608 ; main_count[1]                 ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.753      ;
; 0.613 ; main_count[1]                 ; parallel_data[15]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.758      ;
; 0.622 ; \process_1:count[9]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.772      ;
; 0.622 ; \process_1:count[9]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.772      ;
; 0.623 ; \process_1:count[9]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.773      ;
; 0.625 ; \process_1:count[9]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.775      ;
; 0.627 ; \process_1:count[9]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.777      ;
; 0.627 ; \process_1:count[9]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.777      ;
; 0.690 ; \process_1:count[5]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.842      ;
; 0.693 ; main_count[2]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; main_count[2]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.697 ; \process_1:count[6]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.849      ;
; 0.698 ; \process_1:count[7]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.850      ;
; 0.711 ; \process_1:count[3]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.863      ;
; 0.721 ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; -0.500       ; -0.147     ; 0.367      ;
; 0.722 ; \process_1:count[0]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.873      ;
; 0.784 ; \process_1:count[0]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.938      ;
; 0.789 ; main_count[1]                 ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.934      ;
; 0.790 ; main_count[1]                 ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.935      ;
; 0.806 ; \process_1:count[1]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.958      ;
; 0.813 ; \process_1:count[7]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.967      ;
; 0.816 ; \process_1:count[9]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.966      ;
; 0.816 ; \process_1:count[9]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.966      ;
; 0.818 ; main_count[0]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.818 ; main_count[0]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.820 ; \process_1:count[0]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.972      ;
; 0.831 ; \process_1:count[2]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.983      ;
; 0.831 ; \process_1:count[2]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.983      ;
; 0.832 ; \process_1:count[4]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.984      ;
; 0.833 ; \process_1:count[2]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.985      ;
; 0.834 ; \process_1:count[4]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.986      ;
; 0.834 ; \process_1:count[6]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.986      ;
; 0.835 ; \process_1:count[5]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.987      ;
; 0.841 ; \process_1:count[0]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.993      ;
; 0.841 ; \process_1:count[0]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.993      ;
; 0.842 ; \process_1:count[0]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.994      ;
; 0.844 ; \process_1:count[0]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.996      ;
; 0.846 ; \process_1:count[0]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.998      ;
; 0.846 ; \process_1:count[0]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.998      ;
; 0.848 ; \process_1:count[1]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.999      ;
; 0.850 ; \process_1:count[8]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.002      ;
; 0.869 ; \process_1:count[5]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.021      ;
; 0.870 ; \process_1:count[7]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.022      ;
; 0.870 ; \process_1:count[7]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.022      ;
; 0.871 ; \process_1:count[7]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.023      ;
; 0.873 ; \process_1:count[7]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.025      ;
; 0.874 ; \process_1:count[9]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.023      ;
; 0.874 ; \process_1:count[4]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.026      ;
; 0.875 ; \process_1:count[7]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.027      ;
; 0.876 ; \process_1:count[2]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.028      ;
; 0.876 ; \process_1:count[2]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.028      ;
; 0.878 ; \process_1:count[3]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.030      ;
; 0.879 ; \process_1:count[2]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.030      ;
; 0.883 ; \process_1:count[2]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.035      ;
; 0.885 ; \process_1:count[2]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.037      ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_step_to_next_freq_sampled'                                                                                                       ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; dds_step_count[9] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.397      ;
; 0.363 ; dds_step_count[7] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; dds_step_count[5] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; dds_step_count[2] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; dds_step_count[0] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; dds_step_count[6] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; dds_step_count[8] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.526      ;
; 0.379 ; dds_step_count[4] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; dds_step_count[3] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; dds_step_count[1] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.533      ;
; 0.501 ; dds_step_count[7] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; dds_step_count[0] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.656      ;
; 0.506 ; dds_step_count[2] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.658      ;
; 0.511 ; dds_step_count[6] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.663      ;
; 0.514 ; dds_step_count[8] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.666      ;
; 0.519 ; dds_step_count[4] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.671      ;
; 0.521 ; dds_step_count[3] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; dds_step_count[1] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.673      ;
; 0.536 ; dds_step_count[7] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.688      ;
; 0.539 ; dds_step_count[0] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.691      ;
; 0.541 ; dds_step_count[2] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.693      ;
; 0.546 ; dds_step_count[6] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.698      ;
; 0.556 ; dds_step_count[3] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.708      ;
; 0.556 ; dds_step_count[1] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.708      ;
; 0.559 ; dds_step_count[5] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.711      ;
; 0.574 ; dds_step_count[0] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; dds_step_count[2] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.728      ;
; 0.581 ; dds_step_count[6] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.733      ;
; 0.591 ; dds_step_count[1] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.743      ;
; 0.594 ; dds_step_count[5] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.746      ;
; 0.609 ; dds_step_count[0] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.761      ;
; 0.613 ; dds_step_count[4] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.765      ;
; 0.626 ; dds_step_count[1] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.778      ;
; 0.629 ; dds_step_count[5] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.781      ;
; 0.648 ; dds_step_count[4] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.800      ;
; 0.650 ; dds_step_count[3] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.802      ;
; 0.664 ; dds_step_count[5] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.816      ;
; 0.670 ; dds_step_count[2] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.822      ;
; 0.683 ; dds_step_count[4] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.835      ;
; 0.685 ; dds_step_count[3] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.837      ;
; 0.703 ; dds_step_count[0] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.855      ;
; 0.705 ; dds_step_count[2] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.857      ;
; 0.718 ; dds_step_count[4] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.870      ;
; 0.720 ; dds_step_count[3] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.872      ;
; 0.720 ; dds_step_count[1] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.872      ;
; 0.738 ; dds_step_count[0] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.890      ;
; 0.740 ; dds_step_count[2] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.892      ;
; 0.755 ; dds_step_count[3] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.907      ;
; 0.755 ; dds_step_count[1] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.907      ;
; 0.773 ; dds_step_count[0] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.925      ;
; 0.775 ; dds_step_count[2] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.927      ;
; 0.790 ; dds_step_count[1] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.942      ;
; 0.808 ; dds_step_count[0] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.960      ;
; 0.825 ; dds_step_count[1] ; dds_step_count[9] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.977      ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.417 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.575      ;
; 0.420 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.577      ;
; 0.421 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.578      ;
; 0.423 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.583      ;
; 0.438 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.596      ;
; 0.451 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.523      ; 0.612      ;
; 0.462 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.621      ;
; 0.463 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.623      ;
; 0.463 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.622      ;
; 0.464 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.623      ;
; 0.465 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.623      ;
; 0.468 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.628      ;
; 0.471 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.631      ;
; 0.473 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.633      ;
; 0.484 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.644      ;
; 0.532 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.690      ;
; 0.532 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.692      ;
; 0.544 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.697      ;
; 0.544 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.697      ;
; 0.552 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.707      ;
; 0.552 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.524      ; 0.714      ;
; 0.554 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.517      ; 0.709      ;
; 0.556 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.716      ;
; 0.561 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.710      ;
; 0.566 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.523      ; 0.727      ;
; 0.572 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.524      ; 0.734      ;
; 0.572 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.523      ; 0.733      ;
; 0.575 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.732      ;
; 0.581 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.735      ;
; 0.585 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.742      ;
; 0.590 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.738      ;
; 0.591 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.749      ;
; 0.593 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.747      ;
; 0.604 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.757      ;
; 0.605 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.762      ;
; 0.605 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.759      ;
; 0.607 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.521      ; 0.766      ;
; 0.608 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.762      ;
; 0.611 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.769      ;
; 0.613 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.766      ;
; 0.614 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.772      ;
; 0.615 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.765      ;
; 0.618 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.768      ;
; 0.618 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.768      ;
; 0.619 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.768      ;
; 0.620 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.769      ;
; 0.623 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.777      ;
; 0.636 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.796      ;
; 0.639 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.792      ;
; 0.642 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.795      ;
; 0.646 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.796      ;
; 0.646 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.795      ;
; 0.657 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.813      ;
; 0.662 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.818      ;
; 0.664 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.820      ;
; 0.666 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.824      ;
; 0.669 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.826      ;
; 0.671 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.829      ;
; 0.675 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.831      ;
; 0.676 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.833      ;
; 0.677 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.834      ;
; 0.677 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.834      ;
; 0.678 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.524      ; 0.840      ;
; 0.681 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.838      ;
; 0.681 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.838      ;
; 0.682 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.839      ;
; 0.682 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.840      ;
; 0.684 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.840      ;
; 0.685 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.842      ;
; 0.686 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.522      ; 0.846      ;
; 0.686 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.524      ; 0.848      ;
; 0.686 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.838      ;
; 0.688 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.844      ;
; 0.688 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.846      ;
; 0.692 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.510      ; 0.840      ;
; 0.694 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.524      ; 0.856      ;
; 0.694 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.852      ;
; 0.694 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.852      ;
; 0.695 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.853      ;
; 0.696 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.853      ;
; 0.697 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.850      ;
; 0.698 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.852      ;
; 0.700 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.853      ;
; 0.701 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.524      ; 0.863      ;
; 0.702 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.515      ; 0.855      ;
; 0.702 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.860      ;
; 0.705 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.855      ;
; 0.705 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.859      ;
; 0.706 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.863      ;
; 0.711 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.869      ;
; 0.712 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.866      ;
; 0.712 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.519      ; 0.869      ;
; 0.712 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.866      ;
; 0.716 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.870      ;
; 0.718 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.872      ;
; 0.722 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.876      ;
; 0.725 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.512      ; 0.875      ;
; 0.725 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.879      ;
; 0.727 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.516      ; 0.881      ;
; 0.730 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.879      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[0]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[10]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[15]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[18]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[19]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[1]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[20]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[21]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[22]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[23]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[24]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[25]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[26]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[27]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[28]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[29]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[2]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[30]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[31]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[3]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[4]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[5]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~porta_address_reg9 ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_2ik1:auto_generated|altsyncram_dds1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]                         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]                         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0                             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[15]~reg0                      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0                       ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; txen_pin~reg0                               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]|clk                     ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dac_wr_pin~reg0|clk                         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled|clk           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[0]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[1]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; main_count[2]|clk                           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; parallel_data[0]~reg0|clk                   ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; PLL|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|inclk[0]           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_25~clkctrl|outclk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]|clk                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]|clk                      ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25 ; Rise       ; clk_25                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; 4.386 ; 4.386 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_address[*]         ; clk_system ; 3.774 ; 3.774 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 3.774 ; 3.774 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 3.693 ; 3.693 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 3.567 ; 3.567 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; 2.488 ; 2.488 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; 2.419 ; 2.419 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; 2.426 ; 2.426 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; 2.371 ; 2.371 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; 2.402 ; 2.402 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; 2.488 ; 2.488 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; 2.380 ; 2.380 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; 2.327 ; 2.327 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; 2.312 ; 2.312 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; 2.307 ; 2.307 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; 2.405 ; 2.405 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; 2.385 ; 2.385 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; 2.391 ; 2.391 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; 2.377 ; 2.377 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; 2.256 ; 2.256 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; 2.172 ; 2.172 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; 2.167 ; 2.167 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 3.913 ; 3.913 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; 3.190 ; 3.190 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 3.739 ; 3.739 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; 3.739 ; 3.739 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; 3.650 ; 3.650 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; 3.571 ; 3.571 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; 3.266 ; 3.266 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 3.209 ; 3.209 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 3.156 ; 3.156 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 3.266 ; 3.266 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 3.119 ; 3.119 ; Fall       ; clk_system                      ;
; bus_in_reset_dds_chip     ; clk_system ; 3.615 ; 3.615 ; Fall       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 2.582 ; 2.582 ; Fall       ; clk_system                      ;
;  dip_in[3]                ; clk_system ; 2.582 ; 2.582 ; Fall       ; clk_system                      ;
;  dip_in[4]                ; clk_system ; 2.541 ; 2.541 ; Fall       ; clk_system                      ;
+---------------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; -3.786 ; -3.786 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_address[*]         ; clk_system ; -3.287 ; -3.287 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -3.494 ; -3.494 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -3.413 ; -3.413 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -3.287 ; -3.287 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; -2.047 ; -2.047 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; -2.299 ; -2.299 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; -2.306 ; -2.306 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; -2.251 ; -2.251 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; -2.282 ; -2.282 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; -2.368 ; -2.368 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; -2.260 ; -2.260 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; -2.207 ; -2.207 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; -2.192 ; -2.192 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; -2.187 ; -2.187 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; -2.285 ; -2.285 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; -2.265 ; -2.265 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; -2.271 ; -2.271 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; -2.257 ; -2.257 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; -2.136 ; -2.136 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; -2.052 ; -2.052 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; -2.047 ; -2.047 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -2.594 ; -2.594 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; -2.418 ; -2.418 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -3.291 ; -3.291 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; -3.459 ; -3.459 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; -3.370 ; -3.370 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; -3.291 ; -3.291 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; -3.036 ; -3.036 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -3.089 ; -3.089 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -3.036 ; -3.036 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -3.146 ; -3.146 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -2.999 ; -2.999 ; Fall       ; clk_system                      ;
; bus_in_reset_dds_chip     ; clk_system ; -2.540 ; -2.540 ; Fall       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -2.346 ; -2.346 ; Fall       ; clk_system                      ;
;  dip_in[3]                ; clk_system ; -2.353 ; -2.353 ; Fall       ; clk_system                      ;
;  dip_in[4]                ; clk_system ; -2.346 ; -2.346 ; Fall       ; clk_system                      ;
+---------------------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.355 ; 2.355 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.793 ; 2.793 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.725 ; 2.725 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.793 ; 2.793 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.717 ; 2.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.665 ; 2.665 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.702 ; 2.702 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.425 ; 2.425 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.246 ; 2.246 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.391 ; 2.391 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.328 ; 2.328 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.186 ; 2.186 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.234 ; 2.234 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.305 ; 2.305 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.356 ; 2.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.335 ; 2.335 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.461 ; 2.461 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.437 ; 2.437 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.619 ; 2.619 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.880 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.654 ; 3.654 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.318 ; 3.318 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.880 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.637 ; 3.637 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.615 ; 3.615 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.615 ; 3.615 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.749 ; 3.749 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.771 ; 3.771 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.746 ; 3.746 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.633 ; 3.633 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.643 ; 3.643 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.355 ; 2.355 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.186 ; 2.186 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.725 ; 2.725 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.793 ; 2.793 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.717 ; 2.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.665 ; 2.665 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.702 ; 2.702 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.425 ; 2.425 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.246 ; 2.246 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.391 ; 2.391 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.328 ; 2.328 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.186 ; 2.186 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.234 ; 2.234 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.305 ; 2.305 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.356 ; 2.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.335 ; 2.335 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.461 ; 2.461 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.437 ; 2.437 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.619 ; 2.619 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.880 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.654 ; 3.654 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.318 ; 3.318 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.880 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.637 ; 3.637 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.615 ; 3.615 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.615 ; 3.615 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.749 ; 3.749 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.771 ; 3.771 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.746 ; 3.746 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.633 ; 3.633 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.643 ; 3.643 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.622 ; 5.622 ; 5.622 ; 5.622 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.959 ; 5.959 ; 5.959 ; 5.959 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.541 ; 5.541 ; 5.541 ; 5.541 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.835 ; 5.835 ; 5.835 ; 5.835 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.418 ; 5.418 ; 5.418 ; 5.418 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.755 ; 5.755 ; 5.755 ; 5.755 ;
+-------------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.622 ; 5.622 ; 5.622 ; 5.622 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.959 ; 5.959 ; 5.959 ; 5.959 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.541 ; 5.541 ; 5.541 ; 5.541 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.835 ; 5.835 ; 5.835 ; 5.835 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.418 ; 5.418 ; 5.418 ; 5.418 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.755 ; 5.755 ; 5.755 ; 5.755 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -3.183   ; -2.209 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -3.025   ; 0.072  ; N/A      ; N/A     ; 4.000               ;
;  clk_25                          ; 1.725    ; -2.209 ; N/A      ; N/A     ; 19.000              ;
;  clk_system                      ; -3.183   ; -1.905 ; N/A      ; N/A     ; -1.880              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.417  ; N/A      ; N/A     ; -1.880              ;
;  dds_step_to_next_freq_sampled   ; -1.058   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                  ; -430.156 ; -4.114 ; 0.0      ; 0.0     ; -1002.88            ;
;  PLL|altpll_component|pll|clk[0] ; -42.850  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_25                          ; 0.000    ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -330.219 ; -1.905 ; N/A      ; N/A     ; -511.600            ;
;  dds_ram_wrclock                 ; -50.877  ; 0.000  ; N/A      ; N/A     ; -481.280            ;
;  dds_step_to_next_freq_sampled   ; -6.210   ; 0.000  ; N/A      ; N/A     ; -10.000             ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; 7.443 ; 7.443 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_address[*]         ; clk_system ; 7.385 ; 7.385 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 7.385 ; 7.385 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 7.167 ; 7.167 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 6.886 ; 6.886 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; 4.357 ; 4.357 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; 4.236 ; 4.236 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; 4.266 ; 4.266 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; 4.166 ; 4.166 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; 4.227 ; 4.227 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; 4.357 ; 4.357 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; 4.187 ; 4.187 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; 4.109 ; 4.109 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; 4.071 ; 4.071 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; 4.059 ; 4.059 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; 4.324 ; 4.324 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; 4.290 ; 4.290 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; 4.300 ; 4.300 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; 4.213 ; 4.213 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; 3.966 ; 3.966 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; 3.824 ; 3.824 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; 3.814 ; 3.814 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 7.536 ; 7.536 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; 5.905 ; 5.905 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 7.223 ; 7.223 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; 7.223 ; 7.223 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; 7.033 ; 7.033 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; 6.796 ; 6.796 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; 6.255 ; 6.255 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 6.226 ; 6.226 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 6.030 ; 6.030 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 6.255 ; 6.255 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 5.926 ; 5.926 ; Fall       ; clk_system                      ;
; bus_in_reset_dds_chip     ; clk_system ; 6.981 ; 6.981 ; Fall       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 4.585 ; 4.585 ; Fall       ; clk_system                      ;
;  dip_in[3]                ; clk_system ; 4.585 ; 4.585 ; Fall       ; clk_system                      ;
;  dip_in[4]                ; clk_system ; 4.545 ; 4.545 ; Fall       ; clk_system                      ;
+---------------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; -3.786 ; -3.786 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_address[*]         ; clk_system ; -3.287 ; -3.287 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -3.494 ; -3.494 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -3.413 ; -3.413 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -3.287 ; -3.287 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; -2.047 ; -2.047 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; -2.299 ; -2.299 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; -2.306 ; -2.306 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; -2.251 ; -2.251 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; -2.282 ; -2.282 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; -2.368 ; -2.368 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; -2.260 ; -2.260 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; -2.207 ; -2.207 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; -2.192 ; -2.192 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; -2.187 ; -2.187 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; -2.285 ; -2.285 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; -2.265 ; -2.265 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; -2.271 ; -2.271 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; -2.257 ; -2.257 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; -2.136 ; -2.136 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; -2.052 ; -2.052 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; -2.047 ; -2.047 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -2.594 ; -2.594 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; -2.418 ; -2.418 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -3.291 ; -3.291 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; -3.459 ; -3.459 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; -3.370 ; -3.370 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; -3.291 ; -3.291 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; -3.036 ; -3.036 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -3.089 ; -3.089 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -3.036 ; -3.036 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -3.146 ; -3.146 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -2.999 ; -2.999 ; Fall       ; clk_system                      ;
; bus_in_reset_dds_chip     ; clk_system ; -2.540 ; -2.540 ; Fall       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -2.346 ; -2.346 ; Fall       ; clk_system                      ;
;  dip_in[3]                ; clk_system ; -2.353 ; -2.353 ; Fall       ; clk_system                      ;
;  dip_in[4]                ; clk_system ; -2.346 ; -2.346 ; Fall       ; clk_system                      ;
+---------------------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.856 ; 4.856 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.645 ; 5.645 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.512 ; 5.512 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.645 ; 5.645 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.477 ; 5.477 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.403 ; 5.403 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.425 ; 5.425 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.930 ; 4.930 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.491 ; 4.491 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.884 ; 4.884 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.706 ; 4.706 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.426 ; 4.426 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.510 ; 4.510 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.675 ; 4.675 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.759 ; 4.759 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.717 ; 4.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.964 ; 4.964 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.940 ; 4.940 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 5.292 ; 5.292 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 3.608 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.642 ; 6.642 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.964 ; 5.964 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.608 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.720 ; 6.720 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.696 ; 6.696 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.696 ; 6.696 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 6.972 ; 6.972 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 7.008 ; 7.008 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 6.854 ; 6.854 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 6.725 ; 6.725 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 6.735 ; 6.735 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.355 ; 2.355 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.186 ; 2.186 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.725 ; 2.725 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.793 ; 2.793 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.717 ; 2.717 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.665 ; 2.665 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.702 ; 2.702 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.425 ; 2.425 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.246 ; 2.246 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.391 ; 2.391 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.328 ; 2.328 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.186 ; 2.186 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.234 ; 2.234 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.305 ; 2.305 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.356 ; 2.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.335 ; 2.335 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.461 ; 2.461 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.437 ; 2.437 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.619 ; 2.619 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; LED_CLK            ; clk_system ; 1.880 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.654 ; 3.654 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.318 ; 3.318 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.880 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.637 ; 3.637 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.615 ; 3.615 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.615 ; 3.615 ; Fall       ; clk_system                      ;
; dds_reset_pin      ; clk_system ; 3.749 ; 3.749 ; Fall       ; clk_system                      ;
; ioreset_pin        ; clk_system ; 3.771 ; 3.771 ; Fall       ; clk_system                      ;
; ioup_pin           ; clk_system ; 3.746 ; 3.746 ; Fall       ; clk_system                      ;
; sclk_pin           ; clk_system ; 3.633 ; 3.633 ; Fall       ; clk_system                      ;
; sdio_pin           ; clk_system ; 3.643 ; 3.643 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.264 ; 10.264 ; 10.264 ; 10.264 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.991 ; 10.991 ; 10.991 ; 10.991 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.046 ; 10.046 ; 10.046 ; 10.046 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.773 ; 10.773 ; 10.773 ; 10.773 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 9.763  ; 9.763  ; 9.763  ; 9.763  ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.490 ; 10.490 ; 10.490 ; 10.490 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.102 ; 10.102 ; 10.102 ; 10.102 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.829 ; 10.829 ; 10.829 ; 10.829 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 9.912  ; 9.912  ; 9.912  ; 9.912  ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.639 ; 10.639 ; 10.639 ; 10.639 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.678  ; 9.678  ; 9.678  ; 9.678  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.405 ; 10.405 ; 10.405 ; 10.405 ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.622 ; 5.622 ; 5.622 ; 5.622 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.959 ; 5.959 ; 5.959 ; 5.959 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.541 ; 5.541 ; 5.541 ; 5.541 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.835 ; 5.835 ; 5.835 ; 5.835 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.418 ; 5.418 ; 5.418 ; 5.418 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.755 ; 5.755 ; 5.755 ; 5.755 ;
+-------------------+--------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 521      ; 0        ; 0        ; 1172     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled   ; clk_system                      ; 80       ; 0        ; 4        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; dds_step_to_next_freq_sampled   ; dds_step_to_next_freq_sampled   ; 55       ; 0        ; 0        ; 0        ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 30       ; 0        ;
; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 353      ; 0        ; 0        ; 79       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_25                          ; clk_25                          ; 52       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 521      ; 0        ; 0        ; 1172     ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled   ; clk_system                      ; 80       ; 0        ; 4        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; dds_step_to_next_freq_sampled   ; dds_step_to_next_freq_sampled   ; 55       ; 0        ; 0        ; 0        ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 30       ; 0        ;
; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 353      ; 0        ; 0        ; 79       ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 182   ; 182  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Aug 02 13:13:51 2012
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.183
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.183      -330.219 clk_system 
    Info (332119):    -3.025       -42.850 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.915       -50.877 dds_ram_wrclock 
    Info (332119):    -1.058        -6.210 dds_step_to_next_freq_sampled 
    Info (332119):     2.479         0.000 clk_25 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.905        -1.905 clk_system 
    Info (332119):     0.072         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.442         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -511.600 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -0.500       -10.000 dds_step_to_next_freq_sampled 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 40 output pins without output pin load capacitance assignment
    Info (306007): Pin "clk_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drover_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drctl_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drhold_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "osk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_en" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_SDI[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_LE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_OE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdio_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sclk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioreset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dds_reset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioup_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "txen_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "cs_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dac_wr_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -23.327 dds_ram_wrclock 
    Info (332119):    -1.322       -18.598 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -0.979       -70.590 clk_system 
    Info (332119):     0.055         0.000 dds_step_to_next_freq_sampled 
    Info (332119):     1.725         0.000 clk_25 
Info (332146): Worst-case hold slack is -1.345
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.345        -1.345 clk_25 
    Info (332119):    -1.147        -1.147 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.417         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -511.600 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -0.500       -10.000 dds_step_to_next_freq_sampled 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 274 megabytes
    Info: Processing ended: Thu Aug 02 13:13:54 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


