# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ripplecarryadder_4bit.srcs/sources_1/new/ripplecarryadder_4bit.vhd" \
"../../../../ripplecarryadder_4bit.srcs/sim_1/new/Tb_ripplecarryadder_4bit.vhd" \

# Do not sort compile order
nosort
