{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636994739931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636994739931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:45:39 2021 " "Processing started: Mon Nov 15 11:45:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636994739931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636994739931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636994739931 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1636994740107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_testbench " "Found entity 1: PC_testbench" {  } { { "PC_testbench.sv" "" { Text "/home/user/dsd-lab-7/PC_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "/home/user/dsd-lab-7/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_RegDst.sv 1 1 " "Found 1 design units, including 1 entities, in source file MUX_RegDst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_RegDst " "Found entity 1: MUX_RegDst" {  } { { "MUX_RegDst.sv" "" { Text "/home/user/dsd-lab-7/MUX_RegDst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_MemtoReg.sv 1 1 " "Found 1 design units, including 1 entities, in source file MUX_MemtoReg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MemtoReg " "Found entity 1: MUX_MemtoReg" {  } { { "MUX_MemtoReg.sv" "" { Text "/home/user/dsd-lab-7/MUX_MemtoReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_ALUSrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file MUX_ALUSrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALUSrc " "Found entity 1: MUX_ALUSrc" {  } { { "MUX_ALUSrc.sv" "" { Text "/home/user/dsd-lab-7/MUX_ALUSrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "/home/user/dsd-lab-7/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/user/dsd-lab-7/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/user/dsd-lab-7/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "/home/user/dsd-lab-7/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.sv" "" { Text "/home/user/dsd-lab-7/SevenSegmentDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636994748307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636994748307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636994748351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PC.sv(48) " "Verilog HDL assignment warning at PC.sv(48): truncated value with size 32 to match size of target (5)" {  } { { "PC.sv" "" { Text "/home/user/dsd-lab-7/PC.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636994748352 "|PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_inst " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_inst\"" {  } { { "PC.sv" "instruction_memory_inst" { Text "/home/user/dsd-lab-7/PC.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 instruction_memory.sv(13) " "Verilog HDL assignment warning at instruction_memory.sv(13): truncated value with size 32 to match size of target (3)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[0\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[0\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748355 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[1\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[1\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[2\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[2\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748356 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[3\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[3\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[0\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[0\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[1\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[1\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[2\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[2\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[3\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[3\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[4\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[4\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[5\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[5\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[6\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[6\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[7\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[7\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[8\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[8\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[9\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[9\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[10\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[10\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[11\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[11\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[12\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[12\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[13\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[13\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[14\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[14\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[15\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[15\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[16\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[16\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[17\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[17\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[18\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[18\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[19\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[19\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[20\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[20\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[21\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[21\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[22\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[22\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[23\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[23\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[24\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[24\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[25\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[25\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[26\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[26\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[27\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[27\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[28\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[28\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[29\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[29\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[30\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[30\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_regs\[4\]\[31\] instruction_memory.sv(15) " "Inferred latch for \"instruction_regs\[4\]\[31\]\" at instruction_memory.sv(15)" {  } { { "instruction_memory.sv" "" { Text "/home/user/dsd-lab-7/instruction_memory.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1636994748357 "|PC|instruction_memory:instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_RegDst MUX_RegDst:MUX_RegDst_inst " "Elaborating entity \"MUX_RegDst\" for hierarchy \"MUX_RegDst:MUX_RegDst_inst\"" {  } { { "PC.sv" "MUX_RegDst_inst" { Text "/home/user/dsd-lab-7/PC.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_inst\"" {  } { { "PC.sv" "register_file_inst" { Text "/home/user/dsd-lab-7/PC.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend_inst " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend_inst\"" {  } { { "PC.sv" "sign_extend_inst" { Text "/home/user/dsd-lab-7/PC.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALUSrc MUX_ALUSrc:MUX_ALUSrc_inst " "Elaborating entity \"MUX_ALUSrc\" for hierarchy \"MUX_ALUSrc:MUX_ALUSrc_inst\"" {  } { { "PC.sv" "MUX_ALUSrc_inst" { Text "/home/user/dsd-lab-7/PC.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "PC.sv" "ALU_inst" { Text "/home/user/dsd-lab-7/PC.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_inst\"" {  } { { "PC.sv" "data_memory_inst" { Text "/home/user/dsd-lab-7/PC.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MemtoReg MUX_MemtoReg:MUX_MemtoReg_inst " "Elaborating entity \"MUX_MemtoReg\" for hierarchy \"MUX_MemtoReg:MUX_MemtoReg_inst\"" {  } { { "PC.sv" "MUX_MemtoReg_inst" { Text "/home/user/dsd-lab-7/PC.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:SevenSeg0 " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:SevenSeg0\"" {  } { { "PC.sv" "SevenSeg0" { Text "/home/user/dsd-lab-7/PC.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636994748373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1636994749609 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_file.sv" "" { Text "/home/user/dsd-lab-7/register_file.sv" 26 -1 0 } } { "data_memory.sv" "" { Text "/home/user/dsd-lab-7/data_memory.sv" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1636994749636 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1636994749636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1636994750029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1636994752136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636994752136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2648 " "Implemented 2648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1636994752296 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1636994752296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2556 " "Implemented 2556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1636994752296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1636994752296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636994752310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:45:52 2021 " "Processing ended: Mon Nov 15 11:45:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636994752310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636994752310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636994752310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636994752310 ""}
