// Seed: 2227166043
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4
    , id_9,
    input supply0 id_5,
    output uwire id_6,
    input tri id_7
);
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_10, id_11,
    output supply0 id_3,
    output supply0 id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    inout uwire id_8
);
  logic id_12 = id_1 == id_10;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_4,
      id_5,
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire  id_13;
  logic id_14;
endmodule
