block/PWR:
  items:
  - name: CR1
    description: CR1 register.
    byte_offset: 0
    fieldset: CR1
  - name: CR2
    description: CR2 register.
    byte_offset: 4
    fieldset: CR2
  - name: IEWU
    description: IEWU register.
    byte_offset: 8
    fieldset: IEWU
  - name: IWUP
    description: IWUP register.
    byte_offset: 12
    fieldset: IWUP
  - name: IWUF
    description: IWUF register.
    byte_offset: 16
    fieldset: IWUF
  - name: SR2
    description: SR2 register.
    byte_offset: 20
    access: Read
    fieldset: SR2
  - name: CR5
    description: CR5 register.
    byte_offset: 28
    fieldset: CR5
  - name: PUCRA
    description: PUCRA register.
    byte_offset: 32
    fieldset: PUCRA
  - name: PDCRA
    description: PDCRA register.
    byte_offset: 36
    fieldset: PDCRA
  - name: PUCRB
    description: PUCRB register.
    byte_offset: 40
    fieldset: PUCRB
  - name: PDCRB
    description: PDCRB register.
    byte_offset: 44
    fieldset: PDCRB
  - name: EWUA
    description: EWUA register.
    byte_offset: 48
    fieldset: EWUA
  - name: WUPA
    description: WUPA register.
    byte_offset: 52
    fieldset: WUPA
  - name: WUFA
    description: WUFA register.
    byte_offset: 56
    fieldset: WUFA
  - name: EWUB
    description: EWUB register.
    byte_offset: 64
    fieldset: EWUB
  - name: WUPB
    description: WUPB register.
    byte_offset: 68
    fieldset: WUPB
  - name: WUFB
    description: WUFB register.
    byte_offset: 72
    fieldset: WUFB
  - name: SDWN_WUEN
    description: SDWN_WUEN register.
    byte_offset: 76
    fieldset: SDWN_WUEN
  - name: SDWN_WUPOL
    description: SDWN_WUPOL register.
    byte_offset: 80
    fieldset: SDWN_WUPOL
  - name: SDWN_WUF
    description: SDWN_WUF register.
    byte_offset: 84
    fieldset: SDWN_WUF
  - name: BOF_TUNE
    description: BOF_TUNE register.
    byte_offset: 88
    fieldset: BOF_TUNE
  - name: DBGR
    description: DBGR register.
    byte_offset: 132
    fieldset: DBGR
  - name: EXTSRR
    description: EXTSRR register.
    byte_offset: 136
    fieldset: EXTSRR
  - name: DBGSMPS
    description: DBGSMPS register.
    byte_offset: 140
    fieldset: DBGSMPS
  - name: TRIMR
    description: TRIMR register.
    byte_offset: 144
    access: Read
    fieldset: TRIMR
  - name: ENGTRIM
    description: ENGTRIM register.
    byte_offset: 148
    fieldset: ENGTRIM
  - name: DBG_STATUS_REG1
    description: DBG_STATUS_REG1 register.
    byte_offset: 152
    access: Read
    fieldset: DBG_STATUS_REG1
  - name: DBG_STATUS_REG2
    description: DBG_STATUS_REG2 register.
    byte_offset: 156
    access: Read
    fieldset: DBG_STATUS_REG2
  - name: ENGTRIM2
    description: ENGTRIM2 register.
    byte_offset: 160
    fieldset: ENGTRIM2
fieldset/BOF_TUNE:
  description: BOF_TUNE register.
  fields:
  - name: BOF_TUNE
    description: 'BOF_TUNE: selection of the Bypass on the Fly LDO output voltage. - 0: 1.2V - 1: 1.2V - 2: 1.2V - 3: 1.3V - 4: 1.4V (Default) - 5: 1.5V - 6: 1.6V - 7: 1.7V - 8: 1.8V - 9: 1.9V - 10: 2V - 11: 2.1V - 12: 2.2V - 13: 2.3V - 14: 2.4V - 15: 2.4V.'
    bit_offset: 0
    bit_size: 4
fieldset/CR1:
  description: CR1 register.
  fields:
  - name: LPMS
    description: 'LPMS Low Power Mode Selection Selection of the low power mode entered when CPU enters DEEP SLEEP mode and BLE is rdy2sleep. - 0: Deep Stop mode (default) - 1: Shutdown mode.'
    bit_offset: 0
    bit_size: 1
  - name: ENSDNBOR
    description: 'ENSDNBOR: Enable BOR supply monitoring during shutdown mode. - 1: the PD_ALL_SHUTDOWN signal is not set during SHUTDOWN mode - 0: the PD_ALL_SHUTDOWN signal is set during SHUTDOWN mode.'
    bit_offset: 1
    bit_size: 1
  - name: IBIAS_RUN_AUTO
    description: 'IBIAS_RUN_AUTO: Enable automatic IBIAS control during RUN/DEEPSTOP mode. - 0: IBIAS control is manual (and controlled by IBIAS_RUN_STATE register) - 1: IBIAS control is automatic (default).'
    bit_offset: 2
    bit_size: 1
  - name: IBIAS_RUN_STATE
    description: 'IBIAS_RUN_STATE: Enable/Disable IBIAS during RUN mode when automatic mode is disabled. - 0: IBIAS control is disabled (default). - 1: IBIAS control is enabled.'
    bit_offset: 3
    bit_size: 1
  - name: APC
    description: 'APC Apply Pull-up and pull-down configuration from CPU - 1: the I/O pull-up and pull-down configurations defined in the PUCRx and PDCRx registers is applied. - 0: the PUCRx and PDCRx are not used to control the I/O pull-up and pull-down configuration of the product I/Os.'
    bit_offset: 4
    bit_size: 1
  - name: ENBORH
    description: 'ENBORH: enable BORH configuration - 1: BORH is enabled, threshold level depends on SELBOR[1:0] - 0: BORH off (VBOR0): threshold level for above 1.60V voltage operation.'
    bit_offset: 5
    bit_size: 1
  - name: SELBORH
    description: 'SELBORH[1:0]: BORH selection of Vbor threshold - 11: BORH Level 4(VBOR4): threshold level for above 2.81 V voltage operation. - 10: BORH Level 3 (VBOR3): threshold level for above 2.52 V voltage operation - 01: BORH Level 2 (VBOR2): threshold level for above 2.21 V voltage operation - 00: BORH Level 1 (VBOR1): threshold level for above 2.0V voltage operation.'
    bit_offset: 6
    bit_size: 2
  - name: ENBORL
    description: 'ENBORL: Enable BORL reset supervising during RUN mode. - 0: No BORL is monitored during RUN mode. - 1: BORL is monitored during RUN mode (a POR reset will happen if VDDIO goes below 1.6V during RUN mode) (default). Note: Enabling this feature prevents blocking the device if VDDIO goes below supported voltages during RUN.'
    bit_offset: 8
    bit_size: 1
fieldset/CR2:
  description: CR2 register.
  fields:
  - name: PVDE
    description: PVDE Programmable Voltage Detector Enable When this bit is set the Power Voltage Detector is enabled.
    bit_offset: 0
    bit_size: 1
  - name: PVDLS
    description: 'PVDLS[2:0] Programmable Voltage Detector Level selection - 000: 2.05 V - Lowest level - 001: 2.20 V - 010: 2.36 V - 011: 2.52 V - 100: 2.64 V - 101: 2.81 V - 110: 2.91 V - Highest level - 111: External input analog voltage (compare internally to VBGP; When external input VBGP then PVDO=1).'
    bit_offset: 1
    bit_size: 3
  - name: DBGRET
    description: 'DBGRET: PA2 and PA3 retention enable after DEEPSTOP - 0: PA2, PA3 don''t retain their status exiting from DEEPSTOP (default). - 1: PA2, PA3 retain their status exiting from DEEPSTOP.'
    bit_offset: 4
    bit_size: 1
  - name: RAMRET1
    description: 'RAMRET1: RAM1 retention during low power mode - 1: RAM1 bank is powered during low power mode - 0: RAM1 bank is disabled during low power mode (by default).'
    bit_offset: 5
    bit_size: 1
  - name: LPREG_FORCE_VH
    description: 'force LPREG=1.2V during DEEPSTOP - 1: Force LPREG=1.2V during DEEPSTOP - 0: No Force (Default) Note LPREG= 1.2v can still apply when LCDEN or COMP.SCALEREN request it.'
    bit_offset: 6
    bit_size: 1
  - name: LPREG_VH_STATUS
    description: 'status LPREG VH (1.2v) during DEEPSTOP - 1: LPREG=1.2V during DEEPSTOP - 0: LPREG=1V during DEEPSTOP.'
    bit_offset: 7
    bit_size: 1
  - name: GPIORET
    description: 'GPIORET: GPIO retention enable. - 0: Release GPIO retention after deepstop (Should be reset after restore Context) - 1: Enable GPIO Retention during deepstop (Must be set before deepstop).'
    bit_offset: 8
    bit_size: 1
  - name: ENTS
    description: 'ENTS: Enable Temperature Sensor - 1: Temperature sensor is enabled - 0: Temperature sensor is disabled.'
    bit_offset: 9
    bit_size: 1
  - name: RFREGEN
    description: 'RFREGEN: RF Regulator Enable - 1: Enable RF Regulator - 0: Disable RF Regulator (Note: RF Regulator can still be enabled by the RFSUGB or RCC_CR.HSEON).'
    bit_offset: 10
    bit_size: 1
  - name: RFREGCEXT
    description: 'RFREGCEXT: RF Regulator External Supply Bypass - 1: External supply bypass capability - 0: Internal supply only.'
    bit_offset: 11
    bit_size: 1
  - name: RFREGBYP
    description: 'RFREGBYP: RF Regulator Bypass Enable - 1: LDO output connected to VSMPS. - 0: internally generated 1.2V.'
    bit_offset: 12
    bit_size: 1
  - name: RFREGRDY
    description: 'RFDREGRDY: RF Regulator Ready flag - 1: RF Regulator is ready - 0: RF Regulator is not ready.'
    bit_offset: 13
    bit_size: 1
  - name: RFREGON_STATUS
    description: 'RFREGON_STATUS: RF Regulator On Status - 1: RF Regulator is enabled - 0: RF Regulator is disabled.'
    bit_offset: 14
    bit_size: 1
fieldset/CR5:
  description: CR5 register.
  fields:
  - name: SMPSLVL
    description: SMPSLVL[3:0] SMPS Output Level Voltage Selection Select the SMPS output voltage with a granularity of 50mV. Default = '0100' (1.4V) Vout = 1.2 + 0.05*SMPSOUT (V).
    bit_offset: 0
    bit_size: 4
  - name: SMPSBOMSEL
    description: 'SMPSBOMSEL: SMPS BOM Selection: - 00: BOM1 - 01: BOM2 (default) - 10: BOM3 - 11: n/a.'
    bit_offset: 4
    bit_size: 2
  - name: SMPS_BOF_STATIC
    description: 'SMPS_BOF_STATIC: SMPS Bypass on the Fly static - 0 : disabled (by default) - 1 : SMPS Bypass on the fly static is enabled (EN_SW=1).'
    bit_offset: 6
    bit_size: 1
  - name: NOSMPS_BOF
    description: 'NOSMPS_BOF: No SMPS Mode to be used in accordance to SMPS_BOF_STATIC =1 When this bit is set, the SMPS regulator will be disabled. Note that this configuration should be used only SMPS_BOF_STATIC=1. - 0 : No effect, SMPS is enabled. (default) - 1 : SMPS is disabled;.'
    bit_offset: 7
    bit_size: 1
  - name: SMPSLPOPEN
    description: 'SMPSLPOPEN: In Low Power mode SMPS is in OPEN mode (instead of PRECHARGE mode). When this bit is set, when the chip is in Low power mode the SMPS regulator will be disabled (HZ) Documentation needed. - 0 : in Low Power mode, SMPS is in PRECHARGE, output is connected to VDDIO. (default) - 1 : in Low Power mode, SMPS is disabled, output is floating.'
    bit_offset: 8
    bit_size: 1
  - name: SMPSFBYP
    description: 'SMPSFB Force SMPS Regulator in bypass mode When this bit is set, the SMPS regulator will be forced to operate in precharge mode. the actual state of SMPS can be observed thanks to the replica SR2.SMPSBYPR. - 0 : no effect (by default) - 1 : SMPS is disabled and bypassed (ENABLE_3V3=0 and PRECHARGE_3V3=1).'
    bit_offset: 9
    bit_size: 1
  - name: NOSMPS
    description: 'NOSMPS: No SMPS Mode When this bit is set, the SMPS regulator will be disabled. Note that this configuration should be used only when SMPS_FB pad is directly connected to VBATT or Vext, without L/C BOM. - 0 : No effect, SMPS is enabled. (Default) - 1 : SMPS is disabled;.'
    bit_offset: 10
    bit_size: 1
  - name: SMPS_ENA_DCM
    description: 'SMPS_ENA_DCM: enable discontinuous conduction mode - 0 : disable (Default) - 1 : enable.'
    bit_offset: 11
    bit_size: 1
  - name: CLKDETR_DISABLE
    description: 'CLKDETR_DISABLE: disable SMPS clock detection The SMPS clock detection enables an automatic SMPS bypass switching in case of unwanted loss of SMPS clock. - 0 : SMPS clock detection enabled (default) - 1 : SMPS clock detection disabled.'
    bit_offset: 12
    bit_size: 1
  - name: SMPS_PRECH_CUR_SEL
    description: 'SMPS_PRECH_CUR_SEL[1:0] Selection for SMPS PRECHARGE limit current - 00: 2.5mA - 01: 5mA - 10: 10mA - 11: 20mA (default).'
    bit_offset: 13
    bit_size: 2
  - name: SMPS_BOF_DYN
    description: 'SMPS_BOF_DYN: SMPS Bypass on the Fly dynamic - 0 : disabled (by default) - 1 : SMPS Bypass on the fly dynamic is enabled (EN_LDO=1).'
    bit_offset: 15
    bit_size: 1
fieldset/DBGR:
  description: DBGR register.
  fields:
  - name: DEEPSTOP2
    description: DEEPSTOP2 low power saving mode emulation enable this bit enable an emulated debug DEEPSTOP low power mode. If emulation is enabled, entering in DEEPSTOP mode, the v12i power domain still enters power saving mode, but its clock and power are maintained.
    bit_offset: 0
    bit_size: 1
  - name: SMPSFRDY
    description: 'SMPSFB Force ready check When this bit is set, the SMPS regulator will be forced to operate in precharge mode. the actual state of SMPS can be observed thanks to the replica SR2.SMPSBYPR. - 0 : no effect (by default) - 1 : SMPS is disabled and bypassed (ENABLE_3V3=0 and PRECHARGE_3V3=1).'
    bit_offset: 7
    bit_size: 1
  - name: KELVIN_TEST
    description: 'KELVIN_TEST[2:0]: Enable TEST mode Kelvin for LDO_RF (Write protected by IFR3 key) - 000: 0mA (open) (default 0x0) - 001 for 1mA - 010 for 3mA - 011 for 5mA - 100 for 8mA - 101 for 10mA else: 0mA (open) for other combinations.'
    bit_offset: 8
    bit_size: 3
  - name: DIS_PRECH
    description: 'DIS_PRECH[2:0]: disable precharge during deepstop (debug) allowed combination are: - 111: precharge and SMPS monitoring are disabled (whatever CR5.SMPSLPOPEN) - 101: precharge are activated only at deepstop exit (to be used only with CR5.SMPSLPOPEN=1) else: No effect (default 0x0).'
    bit_offset: 13
    bit_size: 3
fieldset/DBGSMPS:
  description: DBGSMPS register.
  fields:
  - name: TESTDIG
    description: 'TESTDIG: SMPS TEST_DIG_3V3[3:0] SMPS control signal.'
    bit_offset: 0
    bit_size: 4
  - name: TESTKEL
    description: 'TESTKEL: SMPS TEST_KEL_3V3[1:0] SMPS control signal.'
    bit_offset: 4
    bit_size: 2
  - name: HOT_STUP
    description: HOT_STUP_3V3 SMPS control signal.
    bit_offset: 6
    bit_size: 1
  - name: NO_STUP
    description: NO_STUP_3V3 SMPS control signal.
    bit_offset: 7
    bit_size: 1
  - name: TESTILIM
    description: 'TESTILIM: SMPS TEST_ILIM_3V3 SMPS control signal.'
    bit_offset: 8
    bit_size: 1
  - name: CTLRES_RAMP
    description: CTLRES_RAM_3V3 SMPS control signal.
    bit_offset: 9
    bit_size: 1
  - name: DIS_BIG_MOS
    description: DIS_BIG_MOS_3V3 SMPS control signal.
    bit_offset: 10
    bit_size: 1
  - name: TEST_OL
    description: TEST_OL_3V3 SMPS control signal.
    bit_offset: 11
    bit_size: 1
  - name: DIS_ILIM
    description: DIS_ILIM_3V3 SMPS control signal.
    bit_offset: 12
    bit_size: 1
  - name: ILIM_BOOST
    description: 'ILIM_BOOST_3V3 SMPS current limitation Boost - 0: Max current = 110mA (Default) - 1: Max current = 130mA.'
    bit_offset: 13
    bit_size: 1
  - name: BOF_CUR_SEL
    description: 'BOF_CUR_SEL Bypass On the Fly current limitation - 00 : 20mA - 01 : 40mA - 10 : 60mA (default) - 11 : no limit.'
    bit_offset: 14
    bit_size: 2
fieldset/DBG_STATUS_REG1:
  description: DBG_STATUS_REG1 register.
  fields:
  - name: SMPS_FSM_STATE
    description: 'SMPS_FSM_STATE[2:0]: Indicates the current state of the SMPS FSM inside the PWRC.: - 000: STARTUP - 001: SMPS_REQ - 010: SMPS_RUN - 011: STOP - 100: NOSMPS - 101: PRECHARGE - 110: NOSMPS_BOF.'
    bit_offset: 0
    bit_size: 3
  - name: FLASH_FSM_STATE
    description: 'FLASH_FSM_STATE[2:0]: Indicates the current state of the FLASH FSM inside the PWRC: - 000: STATE1: FLASH POR - 001: STATE2: FLASH PWRUP - 010: STATE3: FLASH READY - 101: STATE4: FLASH SWITCH OFF - 110: STATE5: FLASH PWR DOWN.'
    bit_offset: 8
    bit_size: 3
fieldset/DBG_STATUS_REG2:
  description: DBG_STATUS_REG2 register.
  fields:
  - name: PMU_FSM_STATE
    description: 'PMU_FSM_STATE[3:0]: Indicates the current state of the PMU FSM inside the PWRC. - 0000: POR - 0001: RUN - 0010: DS ENTRY - 0011: WAIT1 - 0100: WAIT2 - 0101: WAIT - 0110: WAIT3 - 0111: WAIT4 - 1000: ISOLATION - 1001: DEEPSTOP - 1010: SHUTDOWN - 1011: DEEPSTOP EXIT.'
    bit_offset: 0
    bit_size: 4
  - name: RAM_FSM_STATE
    description: 'RAM_FSM_STATE[1:0]: Indicates the current state of the RAM FSM inside the PWRC: - 00: POR - 01: POWER UP - 10: READY - 11: OFF.'
    bit_offset: 8
    bit_size: 2
fieldset/ENGTRIM:
  description: ENGTRIM register.
  fields:
  - name: TRIMRFDREGEN
    description: 'TRIMRFDREGEN: trimming RFREG enabled - 1: trimming bit applied from ENGTRIM register - 0: trimming bit applied from OBL (can be read on TRIMR register).'
    bit_offset: 0
    bit_size: 1
  - name: TRIM_RFDREG
    description: 'TRIM_RFDREG: RF Regulator Trimming By default, this value is not applied, but taken from the engi bytes; if ENGTRIM.TRIMRFDREGEN=1, the startup current can be controlled by this register.'
    bit_offset: 1
    bit_size: 3
  - name: SPARE
    bit_offset: 4
    bit_size: 1
  - name: TRIMMREN
    description: 'TRIMMREN: trimming MR enabled - 1: trimming bit applied from ENGTRIM register - 0: trimming bit applied from OBL (can be read on TRIMR register).'
    bit_offset: 5
    bit_size: 1
  - name: TRIM_MR
    description: 'TRIM_MR: Main Regulator Output Voltage Trimming By default, this value is not applied, but taken from the engi bytes; if ENGTRIM.TRIMMREN=1, the startup current can be controlled by this register.'
    bit_offset: 6
    bit_size: 4
  - name: SMPSTRIMEN
    description: 'SMPSTRIMEN: trimming SMPS enabled - 1: trimming bit applied from ENGTRIM register - 0: trimming bit applied from OBL (can be read on TRIMR register).'
    bit_offset: 10
    bit_size: 1
  - name: SMPS_TRIM
    description: 'SMPS_TRIM: SMPS Output Voltage Trimming By default, this value is not applied, but taken from the engi bytes; if ENGTRIM.SMPSTRIMEN=1, the SMPS output voltage can be controlled by this register.'
    bit_offset: 11
    bit_size: 3
fieldset/ENGTRIM2:
  description: ENGTRIM2 register.
  fields:
  - name: BOFTRIMEN
    description: 'BOFTRIMEN: trimming BOF enabled - 1: trimming bit applied from ENGTRIM2 register - 0: trimming bit applied from OBL (can be read on TRIMR register).'
    bit_offset: 0
    bit_size: 1
  - name: BOF_TRIM
    description: 'SMPS_TRIM: SMPS Output Voltage Trimming By default, this value is not applied, but taken from the engi bytes; if ENGTRIM.BOFTRIMEN=1, the SMPS output voltage can be controlled by this register.'
    bit_offset: 1
    bit_size: 3
fieldset/EWUA:
  description: EWUA register.
  fields:
  - name: EWUA
    description: EWUA[x] Enable WakeUp line PA[x] When this bit is set the PA[x] wakeup line is enabled and a rising or falling edge on wakeup line PA[x] will trigger a CPU wakeup event depending on CR7.WUPA[x] bit.
    bit_offset: 0
    bit_size: 16
fieldset/EWUB:
  description: EWUB register.
  fields:
  - name: EWUB
    description: EWUB[x] Enable WakeUp line PB[x] When this bit is set the PB[x] wakeup line is enabled and a rising or falling edge on wakeup line PB[x] will trigger a CPU wakeup event depending on CR9.WUPB[x] bit.
    bit_offset: 0
    bit_size: 16
fieldset/EXTSRR:
  description: EXTSRR register.
  fields:
  - name: DEEPSTOPF
    description: 'DEEPSTOPF System DeepStop Flag This bit is set by hardware and cleared only by a POR reset or by writing ''1'' in this bit field - 0: System has not been in DEEPSTOP mode - 1: System has been in DEEPSTOP mode.'
    bit_offset: 9
    bit_size: 1
  - name: RFPHASEF
    description: 'RFPHASEF RFPHASE Flag This bit is set by hardware after a S3LP wake-up event (S3LP activation); it is cleared either by software, writing ''1'' in this bit field, or by hardware when Ready2Sleep signal is asserted by the Radio IP. - 0: RF IP does not require attention - 1: RF IP awake and requesting system attention.'
    bit_offset: 10
    bit_size: 1
fieldset/IEWU:
  description: IEWU register.
  fields:
  - name: EIWL0
    description: 'EWL0 Enable Internal WakeUp line LPUART When this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event. - 0: wakeup disabled. - 1: wakeup enabled.'
    bit_offset: 0
    bit_size: 1
  - name: EIWL1
    description: 'EIWL1 Enable Internal WakeUp line RTC When this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event. - 0: wakeup disabled. - 1: wakeup enabled.'
    bit_offset: 1
    bit_size: 1
  - name: EIWL2
    description: 'EIWL2 Enable Internal WakeUp line LCD When this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event. - 0: wakeup disabled. - 1: wakeup enabled.'
    bit_offset: 2
    bit_size: 1
  - name: EIWL3
    description: 'EIWL3 Enable Internal Wakeup line COMP When this bit is set the COMP wakeup is enabled and an edge will trigger a COMP wakeup event - 0: wakeup disabled. - 1: wakeup enabled.'
    bit_offset: 3
    bit_size: 1
  - name: EIWL4
    description: 'EIWL4 Enable Internal Wakeup line LCSC When this bit is set the LCSC wakeup is enabled and an edge will trigger a LCSC wakeup event - 0: wakeup disabled. - 1: wakeup enabled.'
    bit_offset: 4
    bit_size: 1
  - name: EWMRSUBG
    description: 'EWMRSUB Wakeup MRSUBG Enable When this bit is set the MRSUBG wakeup is enabled and a rising edge will trigger a MRSUBG wakeup event - 0: MRSUBG wakeup disabled. - 1: MRSUBG wakeup enabled.'
    bit_offset: 8
    bit_size: 1
  - name: EWMRSUBGHCPU
    description: 'EWMRSUBGHCPU Wakeup MRSUBG Host CPU Enable When this bit is set the MRSUBG HOST CPU wakeup is enabled and a rising edge will trigger a MRSUBG Host CPU wakeup event - 0: MRSUBG Host CPU wakeup disabled. - 1: MRSUBG Host CPU wakeup enabled.'
    bit_offset: 9
    bit_size: 1
  - name: EWLPAWUR
    description: 'EWLPAWUR: Wakeup Bubble Enable When this bit is set the Bubble wakeup is enabled and a rising edge will trigger a LPAWUR wakeup event - 0: LPAWUR wakeup disabled. - 1: LPAWUR wakeup enabled.'
    bit_offset: 10
    bit_size: 1
fieldset/IWUF:
  description: IWUF register.
  fields:
  - name: IWUF0
    description: 'IWUF0: Internal wakeup flag (LPUART). - 0: no wakeup from LPUART occurred since last clear. - 1: a wakeup from LPUART occurred since last clear. Cleared by writing 1 in this bit.'
    bit_offset: 0
    bit_size: 1
  - name: IWUF1
    description: 'IWUF1: Internal wakeup flag (RTC). - 0: no wakeup from RTC occurred since last clear. - 1: a wakeup from RTC occurred.'
    bit_offset: 1
    bit_size: 1
  - name: IWUF2
    description: 'IWUF2: Internal wakeup flag (LCD). - 0: no wakeup from LCD occurred since last clear. - 1: a wakeup from LCD occurred since last clear. Cleared by writing 1 in this bit.'
    bit_offset: 2
    bit_size: 1
  - name: IWUF3
    description: 'IWUF3: Internal wakeup flag (COMP). - 0: no wakeup from COMP occurred since last clear. - 1: a wakeup from COMP occurred since last clear. Cleared by writing 1 in this bit.'
    bit_offset: 3
    bit_size: 1
  - name: IWUF4
    description: 'IWUF4: Internal wakeup flag (LCSC). - 0: no wakeup from LCSC occurred since last clear. - 1: a wakeup from LCSC occurred since last clear. Cleared by writing 1 in this bit.'
    bit_offset: 4
    bit_size: 1
  - name: WMRSUBGF
    description: 'WMRSUBGF Wakeup MRSUBG Flag This bit is set by hardware when a MRSUBG wakeup is detected It is cleared by a reset pad or by software writing 1 in this bit field. - 0: No MRSUBG Wakeup detected - 1: MRSUBG Wakeup detected writting 1 in this bit, clears the interrupt.'
    bit_offset: 8
    bit_size: 1
  - name: WMRSUBGHCPUF
    description: 'WMRSUBGHCPUF Wakeup MRSUBG HOST CPU Flag (cf. user manual) This bit is set by hardware when a MRSUBG HOST CPU wakeup is detected It is cleared by a reset pad or by software writing 1 in this bit field. - 0: No MRSUBG Host CPU wakeup detected - 1: MRSUBG Host CPU wakeup detected writting 1 in this bit, clears the interrupt.'
    bit_offset: 9
    bit_size: 1
  - name: WLPAWURF
    description: 'WLPAWURF Wakeup LPAWUR Flag (cf. user manual) This bit is set by hardware when a LPAWUR wakeup is detected It is cleared by a reset pad or by software writing 1 in this bit field. - 0: No LPAWUR wakeup detected - 1: LPAWUR wakeup detected writting 1 in this bit, clears the interrupt.'
    bit_offset: 10
    bit_size: 1
fieldset/IWUP:
  description: IWUP register.
  fields:
  - name: IWUP0
    description: 'IWUP0: Wakeup polarity for internal wakeup line 0 event (LPUART). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.'
    bit_offset: 0
    bit_size: 1
  - name: IWUP1
    description: 'IWUP1: Wakeup polarity for internal wakeup line 1 event (RTC). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.'
    bit_offset: 1
    bit_size: 1
  - name: IWUP2
    description: 'IWUP2: Wakeup polarity for internal wakeup line 2 event (LCD). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.'
    bit_offset: 2
    bit_size: 1
  - name: IWUP3
    description: 'IWUP3: Wakeup polarity for internal wakeup line 3 event (COMP). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.'
    bit_offset: 3
    bit_size: 1
  - name: IWUP4
    description: 'IWUP4: Wakeup polarity for internal wakeup line 4 event (LCSC). - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.'
    bit_offset: 4
    bit_size: 1
  - name: WMRSUBGHP
    description: 'WMRSUBGHP: Wakeup polarity for internal wakeup MRSUBG event - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.'
    bit_offset: 8
    bit_size: 1
  - name: WMRSUBGHCPUP
    description: 'WMRSUBGHCPUP: Wakeup polarity for internal wakeup MRSUBG Host CPU event - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.'
    bit_offset: 9
    bit_size: 1
  - name: WLPAWURP
    description: 'WLPAWURP: Wakeup polarity for wakeup LPAWUR event. - 0: Detection of wakeup event on rising edge (default). - 1: Detection of wakeup event on falling edge.'
    bit_offset: 10
    bit_size: 1
fieldset/PDCRA:
  description: PDCRA register.
  fields:
  - name: PDA
    description: 'PDA[x]: Pull Down Port A Pull Down activation on port A[i] pad when APC bit of PWRC CR1 is set - 1: Pull-Down activated on Port A[i] when APC bit of PWRC CR1 bit is set - 0: Pull-Down not activated on Port A[i].'
    bit_offset: 0
    bit_size: 16
fieldset/PDCRB:
  description: PDCRB register.
  fields:
  - name: PDB
    description: 'PDB[x]: Pull Down Port B Pull Down activation on port B[i] pad when APC bit of PWRC CR1 is set - 1: Pull-Down activated on Port B[i] when APC bit of PWRC CR1 bit is set - 0: Pull-Down not activated on Port B[i].'
    bit_offset: 0
    bit_size: 16
fieldset/PUCRA:
  description: PUCRA register.
  fields:
  - name: PUA
    description: 'PUA[x] : Pull Up Port A Pull up activation on port A[i] pad when APC bit of PWRC CR1 is set - 1: Pull-Up activated on port A[i] when APC bit of PWRC CR1 bit is set and PWR_PDCRA[x] is reset - 0: Pull-Up not activated on port A[i].'
    bit_offset: 0
    bit_size: 16
fieldset/PUCRB:
  description: PUCRB register.
  fields:
  - name: PUB
    description: 'PUB[x] : Pull Up Port B Pull up activation on port B[i] pad when APC bit of PWRC CR1 is set - 1: Pull-Up activated on port B[i] when APC bit of PWRC CR1 bit is set and PWR_PDCRB[x] is reset - 0: Pull-Up not activated on port B[i].'
    bit_offset: 0
    bit_size: 16
fieldset/SDWN_WUEN:
  description: SDWN_WUEN register.
  fields:
  - name: WUEN
    description: 'WUEN PB0 I/O WakeUp from shutdown Enable When this bit is set the PB0 wakeup from shutdown is enabled so that a rising or falling edge on PB0 (depending on SDWN_WUPOL..WUPOL bit) will trigger a CPU wakeup. It is cleared by a PORESETn. - 0: PB0 wakeup from shutdown disabled - 1: PB0 wakeup from shutdown enabled.'
    bit_offset: 0
    bit_size: 1
fieldset/SDWN_WUF:
  description: SDWN_WUF register.
  fields:
  - name: WUF
    description: 'WUF PB0 I/O WakeUp from shutdown Flag This bit is set when a wakeup from shutdown is detected on PB0 pin. It is cleared by a PORESETn or by writing 0 in this bit field. - 0: Shutdown wakeup from PB0 not occurred - 1: Shutdown wakeup from PB0 occurred.'
    bit_offset: 0
    bit_size: 1
fieldset/SDWN_WUPOL:
  description: SDWN_WUPOL register.
  fields:
  - name: WUPOL
    description: 'WUPOL PB0 I/O WakeUp from shutdown Polarity This bit defines the polarity used for wakeup from shutdown detection on PB0 pin. It is cleared by a PORESETn. - 0: Detection on high level (rising edge) - 1: Detection on low level (falling edge).'
    bit_offset: 0
    bit_size: 1
fieldset/SR2:
  description: SR2 register.
  fields:
  - name: SMPSBYPR
    description: 'SMPSBYPR: SMPS Force Bypass Control Replica This bit mirrors the actual BYPASS_3V3 control signal driven to the SMPS regulator, dependant on the real working state.'
    bit_offset: 0
    bit_size: 1
  - name: SMPSENR
    description: 'SMPSENR: SMPS Enable Control Replica This bit mirrors the actual ENABLE_3V3 control signal driven to the SMPS regulator, dependant on the real working state.'
    bit_offset: 1
    bit_size: 1
  - name: SMPSRDY
    description: 'SMPSRDY: SMPS Ready Status This bit provides the information whether SMPS is ready. - 0: SMPS regulator is not ready - 1: SMPS regulator is ready.'
    bit_offset: 2
    bit_size: 1
  - name: IOBOOTVAL2
    description: 'Bit3: PB15 input value on VDD33 latched at POR Bit2: PB14 input value on VDD33 latched at POR Bit1: PB13 input value on VDD33 latched at POR Bit0: PB12 input value on VDD33 latched at POR.'
    bit_offset: 4
    bit_size: 4
  - name: REGLPS
    description: 'REGLPS: Regulator Low Power Started This bit provides the information whether low power regulator is ready. - 0: LP regulator is not ready. - 1: LP regulator is ready.'
    bit_offset: 8
    bit_size: 1
  - name: REGMS
    description: 'REGMS: Main regulator ready status. - 0: The Main regulator is not ready. - 1: The Main regulator is ready.'
    bit_offset: 9
    bit_size: 1
  - name: PVDO
    description: 'PVDO: Power Voltage Detector Output When the Power Voltage Detector is enabled (CR2.PVDE) this bit is set when the system supply (VDDIO) is lower than the selected PVD threshold (CR2.PVDLS).'
    bit_offset: 11
    bit_size: 1
  - name: IOBOOTVAL
    description: 'Bit3: PA11 input value on VDD33 latched at POR Bit2: PA10 input value on VDD33 latched at POR Bit1: PA9 input value on VDD33 latched at POR Bit0: PA8 input value on VDD33 latched at POR.'
    bit_offset: 12
    bit_size: 4
fieldset/TRIMR:
  description: TRIMR register.
  fields:
  - name: RFD_REG_TRIM
    description: 'RFD_REG_TRIM[2:0]: RF LDO Trimming By default, this value is taken from the engi bytes; and saved on V12o domain when OBL done. if associated ENGTRIM is enabled the RF LDO trimming can be controlled by the dedicated ENGTRIM register. Default= ''100''.'
    bit_offset: 0
    bit_size: 3
  - name: SPARE
    bit_offset: 3
    bit_size: 1
  - name: TRIM_MR
    description: 'TRIM_MR[3:0]: Main Regulator Voltage Trimming By default, this value is taken from the engi bytes; and saved on V12o domain when OBL done. if associated ENGTRIM.TRIMMREN is enabled the Main Regulator Voltage can be controlled by the dedicated ENGTRIM.TRIM_MR register. Default= ''0000''.'
    bit_offset: 4
    bit_size: 4
  - name: SMPS_TRIM
    description: 'SMPS_TRIM[2:0]: SMPS Output Voltage Trimming By default, this value is taken from the engi bytes; and saved on V12o domain when OBL done. if associated ENGTRIM is enabled the SMPS output voltage can be controlled by the dedicated ENGTRIM register. Default= ''011''.'
    bit_offset: 8
    bit_size: 3
  - name: BOF_TRIM
    description: 'BOF_TRIM[2:0]: Bypass On the Fly Output Voltage Trimming By default, this value is taken from the engi bytes; and saved on V12o domain when OBL done. if associated ENGTRIM is enabled the SMPS output voltage can be controlled by the dedicated ENGTRIM register. Default= ''100''.'
    bit_offset: 11
    bit_size: 3
fieldset/WUFA:
  description: WUFA register.
  fields:
  - name: WUFA
    description: WUFA[x] WakeUp Flag PA[x] This bit is set when a wakeup is detected on wakeup line PA[x]. It is cleared by a reset pad or by writing 1 in this bit field. Writing 1 this bit, clears the interrupt:.
    bit_offset: 0
    bit_size: 16
fieldset/WUFB:
  description: WUFB register.
  fields:
  - name: WUFB
    description: WUFB[x] WakeUp Flag PB[x] This bit is set when a wakeup is detected on wakeup line PB[x]. It is cleared by a reset pad or by writing 1 in this bit field. Writing 1 this bit, clears the interrupt:.
    bit_offset: 0
    bit_size: 16
fieldset/WUPA:
  description: WUPA register.
  fields:
  - name: WUPA
    description: 'WUPA[x] Wake-up Line PA[x] Polarity This bit defines the polarity used for event detection on external wake-up line PA[x] - 0: Detection on high level (rising edge) - 1: Detection on low level (falling edge).'
    bit_offset: 0
    bit_size: 16
fieldset/WUPB:
  description: WUPB register.
  fields:
  - name: WUPB
    description: 'WUPB[x] Wake-up Line PB[x] Polarity This bit defines the polarity used for event detection on external wake-up line PB[x] - 0: Detection on high level (rising edge) - 1: Detection on low level (falling edge).'
    bit_offset: 0
    bit_size: 16
