Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: u1e.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "u1e.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "u1e"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-cs484

---- Source Options
Top Module Name                    : u1e
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../coregen"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../sdr_lib/sign_extend.v" in library work
Compiling verilog file "../../../sdr_lib/round.v" in library work
Module <sign_extend> compiled
Compiling verilog file "../../../sdr_lib/clip.v" in library work
Module <round> compiled
Compiling verilog file "../../../sdr_lib/add2_and_round.v" in library work
Module <clip> compiled
Compiling verilog file "../../../sdr_lib/add2.v" in library work
Module <add2_and_round> compiled
Compiling verilog file "../../../sdr_lib/round_reg.v" in library work
Module <add2> compiled
Compiling verilog file "../../../sdr_lib/cordic_stage.v" in library work
Module <round_reg> compiled
Compiling verilog file "../../../sdr_lib/clip_reg.v" in library work
Module <cordic_stage> compiled
Compiling verilog file "../../../sdr_lib/cic_int_shifter.v" in library work
Module <clip_reg> compiled
Compiling verilog file "../../../sdr_lib/add2_reg.v" in library work
Module <cic_int_shifter> compiled
Compiling verilog file "../../../sdr_lib/add2_and_round_reg.v" in library work
Module <add2_reg> compiled
Compiling verilog file "../../../sdr_lib/acc.v" in library work
Module <add2_and_round_reg> compiled
Compiling verilog file "../../../control_lib/srl.v" in library work
Module <acc> compiled
Compiling verilog file "../../../control_lib/shortfifo.v" in library work
Module <srl> compiled
Compiling verilog file "../../../control_lib/ram_2port.v" in library work
Module <shortfifo> compiled
Compiling verilog file "../../../timing/time_compare.v" in library work
Module <ram_2port> compiled
Compiling verilog file "../../../sdr_lib/small_hb_int.v" in library work
Module <time_compare> compiled
Compiling verilog file "../../../sdr_lib/hb_interp.v" in library work
Module <small_hb_int> compiled
Compiling verilog file "../../../sdr_lib/cordic_z24.v" in library work
Module <hb_interp> compiled
Compiling verilog file "../../../sdr_lib/cic_strober.v" in library work
Module <cordic_z24> compiled
Compiling verilog file "../../../sdr_lib/cic_interp.v" in library work
Module <cic_strober> compiled
Compiling verilog file "../../../sdr_lib/cic_dec_shifter.v" in library work
Module <cic_interp> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <cic_dec_shifter> compiled
Compiling verilog file "../../../opencores/8b10b/encode_8b10b.v" in library work
Module <i2c_master_bit_ctrl> compiled
Compiling verilog file "../../../opencores/8b10b/decode_8b10b.v" in library work
Module <encode_8b10b> compiled
Compiling verilog file "../../../fifo/fifo_short.v" in library work
Module <decode_8b10b> compiled
Compiling verilog file "../../../fifo/fifo_long.v" in library work
Module <fifo_short> compiled
Compiling verilog file "../../../control_lib/setting_reg.v" in library work
Module <fifo_long> compiled
Compiling verilog file "../../../control_lib/medfifo.v" in library work
Module <setting_reg> compiled
Compiling verilog file "../../../vrt/vita_tx_deframer.v" in library work
Module <medfifo> compiled
Compiling verilog file "../../../vrt/vita_tx_control.v" in library work
Module <vita_tx_deframer> compiled
Compiling verilog file "../../../vrt/trigger_context_pkt.v" in library work
Module <vita_tx_control> compiled
Compiling verilog file "../../../vrt/gen_context_pkt.v" in library work
Module <trigger_context_pkt> compiled
Compiling verilog file "../../../timing/time_sender.v" in library work
Module <gen_context_pkt> compiled
Compiling verilog file "../../../timing/time_receiver.v" in library work
Module <time_sender> compiled
Compiling verilog file "../../../sdr_lib/small_hb_dec.v" in library work
Module <time_receiver> compiled
Compiling verilog file "../../../sdr_lib/rx_dcoffset.v" in library work
Module <small_hb_dec> compiled
Compiling verilog file "../../../sdr_lib/hb_dec.v" in library work
Module <rx_dcoffset> compiled
Compiling verilog file "../../../sdr_lib/dsp_core_tx.v" in library work
Module <hb_dec> compiled
Compiling verilog file "../../../sdr_lib/cic_decim.v" in library work
Module <dsp_core_tx> compiled
Compiling verilog file "../../../opencores/spi/rtl/verilog/spi_shift.v" in library work
Compiling verilog include file "../../../opencores/spi/rtl/verilog/spi_defines.v"
Module <cic_decim> compiled
Compiling verilog file "../../../opencores/spi/rtl/verilog/spi_clgen.v" in library work
Compiling verilog include file "../../../opencores/spi/rtl/verilog/spi_defines.v"
Module <spi_shift> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <spi_clgen> compiled
Compiling verilog file "../../../gpmc/gpmc_wb.v" in library work
Module <i2c_master_byte_ctrl> compiled
Compiling verilog file "../../../gpmc/gpmc_to_fifo_async.v" in library work
Module <gpmc_wb> compiled
Compiling verilog file "../../../gpmc/fifo_watcher.v" in library work
Module <gpmc_to_fifo_async> compiled
Compiling verilog file "../../../gpmc/fifo_to_gpmc_async.v" in library work
Module <fifo_watcher> compiled
Compiling verilog file "../../../fifo/fifo_cascade.v" in library work
Module <fifo_to_gpmc_async> compiled
Compiling verilog file "../../../fifo/fifo36_to_fifo19.v" in library work
Module <fifo_cascade> compiled
Compiling verilog file "../../../fifo/fifo36_mux.v" in library work
Module <fifo36_to_fifo19> compiled
Compiling verilog file "../../../fifo/fifo19_to_fifo36.v" in library work
Module <fifo36_mux> compiled
Compiling verilog file "../../../control_lib/simple_uart_tx.v" in library work
Module <fifo19_to_fifo36> compiled
Compiling verilog file "../../../control_lib/simple_uart_rx.v" in library work
Module <simple_uart_tx> compiled
Compiling verilog file "../../../vrt/vita_tx_chain.v" in library work
Module <simple_uart_rx> compiled
Compiling verilog file "../../../vrt/vita_rx_framer.v" in library work
Module <vita_tx_chain> compiled
Compiling verilog file "../../../vrt/vita_rx_control.v" in library work
Module <vita_rx_framer> compiled
Compiling verilog file "../../../timing/time_64bit.v" in library work
Module <vita_rx_control> compiled
Compiling verilog file "../../../sdr_lib/dsp_core_rx.v" in library work
Module <time_64bit> compiled
Compiling verilog file "../../../opencores/spi/rtl/verilog/spi_top16.v" in library work
Compiling verilog include file "../../../opencores/spi/rtl/verilog/spi_defines.v"
Module <dsp_core_rx> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <spi_top16> compiled
Compiling verilog file "../../../gpmc/gpmc_async.v" in library work
Module <i2c_master_top> compiled
Compiling verilog file "../../../control_lib/wb_readback_mux_16LE.v" in library work
Module <gpmc_async> compiled
Compiling verilog file "../../../control_lib/wb_1master.v" in library work
Module <wb_readback_mux_16LE> compiled
Compiling verilog file "../../../control_lib/simple_uart.v" in library work
Module <wb_1master> compiled
Compiling verilog file "../../../control_lib/settings_bus_16LE.v" in library work
Module <simple_uart> compiled
Compiling verilog file "../../../control_lib/reset_sync.v" in library work
Module <settings_bus_16LE> compiled
Compiling verilog file "../../../control_lib/nsgpio16LE.v" in library work
Module <reset_sync> compiled
Compiling verilog file "../../../control_lib/atr_controller16.v" in library work
Module <nsgpio16LE> compiled
Compiling verilog file "../u1e_core.v" in library work
Module <atr_controller16> compiled
Compiling verilog file "../u1e.v" in library work
Module <u1e_core> compiled
Module <u1e> compiled
No errors in compilation
Analysis of file <"u1e.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <u1e> in library <work>.

Analyzing hierarchy for module <u1e_core> in library <work> with parameters.
	REG_CGEN_CTRL = "0000100"
	REG_CGEN_ST = "0000110"
	REG_COMPAT = "0010000"
	REG_LEDS = "0000000"
	REG_RX_FRAMELEN = "0001010"
	REG_SWITCHES = "0000010"
	REG_TEST = "0001000"
	REG_TX_FRAMELEN = "0001100"
	REG_XFER_RATE = "0001110"
	RXFIFOSIZE = "00000000000000000000000000001101"
	SR_CLEAR_RX_FIFO = "00000000000000000000000000110000"
	SR_CLEAR_TX_FIFO = "00000000000000000000000000110001"
	SR_GLOBAL_RESET = "00000000000000000000000000110010"
	SR_REG_TEST32 = "00000000000000000000000000110100"
	SR_RX_CTRL = "00000000000000000000000000000000"
	SR_RX_DSP = "00000000000000000000000000010000"
	SR_TIME64 = "00000000000000000000000000101000"
	SR_TX_CTRL = "00000000000000000000000000011000"
	SR_TX_DSP = "00000000000000000000000000100000"
	TXFIFOSIZE = "00000000000000000000000000001101"
	aw = "00000000000000000000000000001011"
	dw = "00000000000000000000000000010000"
	sw = "00000000000000000000000000000010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110010"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <reset_sync> in library <work>.

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110000"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110001"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <gpmc_async> in library <work> with parameters.
	RXFIFOSIZE = "00000000000000000000000000001101"
	TXFIFOSIZE = "00000000000000000000000000001101"

Analyzing hierarchy for module <dsp_core_rx> in library <work> with parameters.
	BASE = "00000000000000000000000000010000"

Analyzing hierarchy for module <vita_rx_control> in library <work> with parameters.
	BASE = "00000000000000000000000000000000"
	IBS_BROKENCHAIN = "00000000000000000000000000000101"
	IBS_IDLE = "00000000000000000000000000000000"
	IBS_LATECMD = "00000000000000000000000000000110"
	IBS_OVERRUN = "00000000000000000000000000000100"
	IBS_RUNNING = "00000000000000000000000000000010"
	IBS_WAITING = "00000000000000000000000000000001"
	IBS_ZEROLEN = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_framer> in library <work> with parameters.
	BASE = "00000000000000000000000000000000"
	MAXCHAN = "00000000000000000000000000000001"
	SAMP_WIDTH = "00000000000000000000000001100101"
	VITA_ERR_HEADER = "00000000000000000000000000001001"
	VITA_ERR_PAYLOAD = "00000000000000000000000000001110"
	VITA_ERR_SECS = "00000000000000000000000000001011"
	VITA_ERR_STREAMID = "00000000000000000000000000001010"
	VITA_ERR_TICS = "00000000000000000000000000001100"
	VITA_ERR_TICS2 = "00000000000000000000000000001101"
	VITA_ERR_TRAILER = "00000000000000000000000000001111"
	VITA_HEADER = "00000000000000000000000000000001"
	VITA_IDLE = "00000000000000000000000000000000"
	VITA_PAYLOAD = "00000000000000000000000000000110"
	VITA_SECS = "00000000000000000000000000000011"
	VITA_STREAMID = "00000000000000000000000000000010"
	VITA_TICS = "00000000000000000000000000000100"
	VITA_TICS2 = "00000000000000000000000000000101"
	VITA_TRAILER = "00000000000000000000000000000111"

Analyzing hierarchy for module <fifo36_mux> in library <work> with parameters.
	MUX_DATA0 = "00000000000000000000000000000001"
	MUX_DATA1 = "00000000000000000000000000000011"
	MUX_IDLE0 = "00000000000000000000000000000000"
	MUX_IDLE1 = "00000000000000000000000000000010"
	prio = "00000000000000000000000000000000"

Analyzing hierarchy for module <vita_tx_chain> in library <work> with parameters.
	BASE_CTRL = "00000000000000000000000000011000"
	BASE_DSP = "00000000000000000000000000100000"
	DO_FLOW_CONTROL = "00000000000000000000000000000000"
	DSP_NUMBER = "00000000000000000000000000000000"
	FIFOWIDTH = "00000000000000000000000001110101"
	MAXCHAN = "00000000000000000000000000000001"
	PROT_ENG_FLAGS = "00000000000000000000000000000000"
	REPORT_ERROR = "00000000000000000000000000000001"
	USE_TRANS_HEADER = "00000000000000000000000000000000"

Analyzing hierarchy for module <wb_1master> in library <work> with parameters.
	aw = "00000000000000000000000000001011"
	decode_w = "00000000000000000000000000000100"
	dw = "00000000000000000000000000010000"
	s0_addr = "0000"
	s0_mask = "1111"
	s1_addr = "0001"
	s1_mask = "1111"
	s2_addr = "0010"
	s2_mask = "1111"
	s3_addr = "0011"
	s3_mask = "1111"
	s4_addr = "0100"
	s4_mask = "1111"
	s5_addr = "0101"
	s5_mask = "1111"
	s6_addr = "0110"
	s6_mask = "1111"
	s7_addr = "0111"
	s7_mask = "1111"
	s8_addr = "1000"
	s8_mask = "1110"
	s9_addr = "1111"
	s9_mask = "1111"
	sa_addr = "1010"
	sa_mask = "1111"
	sb_addr = "1011"
	sb_mask = "1111"
	sc_addr = "1100"
	sc_mask = "1111"
	sd_addr = "1101"
	sd_mask = "1111"
	se_addr = "1110"
	se_mask = "1111"
	sf_addr = "1111"
	sf_mask = "1111"
	sw = "00000000000000000000000000000010"

Analyzing hierarchy for module <simple_uart> in library <work> with parameters.
	CLKDIV_DEFAULT = "00000000000000000000000100010110"
	RXDEPTH = "00000000000000000000000000000011"
	SUART_CLKDIV = "00000000000000000000000000000000"
	SUART_RXCHAR = "00000000000000000000000000000100"
	SUART_RXLEVEL = "00000000000000000000000000000010"
	SUART_TXCHAR = "00000000000000000000000000000011"
	SUART_TXLEVEL = "00000000000000000000000000000001"
	TXDEPTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <spi_top16> in library <work>.

Analyzing hierarchy for module <i2c_master_top> in library <work> with parameters.
	ARST_LVL = "00000000000000000000000000000001"

Analyzing hierarchy for module <nsgpio16LE> in library <work>.

Analyzing hierarchy for module <settings_bus_16LE> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001011"
	RWIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <atr_controller16> in library <work> with parameters.
	ATR_FULL_DUPLEX = "0011"
	ATR_IDLE = "0000"
	ATR_RX = "0010"
	ATR_TX = "0001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <wb_readback_mux_16LE> in library <work>.

Analyzing hierarchy for module <time_64bit> in library <work> with parameters.
	BASE = "00000000000000000000000000101000"
	MIMO_SYNC = "00000000000000000000000000000101"
	NEXT_SECS = "00000000000000000000000000000000"
	NEXT_TICKS = "00000000000000000000000000000001"
	PPS_IMM = "00000000000000000000000000000011"
	PPS_POLSRC = "00000000000000000000000000000010"
	TICKS_PER_SEC = "00000011110100001001000000000000"
	TPS = "00000000000000000000000000000100"

Analyzing hierarchy for module <gpmc_to_fifo_async> in library <work>.

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <fifo19_to_fifo36> in library <work> with parameters.
	LE = "00000000000000000000000000000001"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001101"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo36_to_fifo19> in library <work> with parameters.
	LE = "00000000000000000000000000000001"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001100"
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <fifo_to_gpmc_async> in library <work>.

Analyzing hierarchy for module <fifo_watcher> in library <work>.

Analyzing hierarchy for module <gpmc_wb> in library <work>.

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <rx_dcoffset> in library <work> with parameters.
	ADDR = "00000000000000000000000000010011"
	WIDTH = "00000000000000000000000000001110"

Analyzing hierarchy for module <rx_dcoffset> in library <work> with parameters.
	ADDR = "00000000000000000000000000010100"
	WIDTH = "00000000000000000000000000001110"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010101"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000010110"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <cordic_z24> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011000"
	c00 = "01000000000000000000000"
	c01 = "00100101110010000000101"
	c02 = "00010011111101100111000"
	c03 = "00001010001000100010010"
	c04 = "00000101000101100001101"
	c05 = "00000010100010111011000"
	c06 = "00000001010001011110110"
	c07 = "00000000101000101111100"
	c08 = "00000000010100010111110"
	c09 = "00000000001010001011111"
	c10 = "00000000000101000110000"
	c11 = "00000000000010100011000"
	c12 = "00000000000001010001100"
	c13 = "00000000000000101000110"
	c14 = "00000000000000010100011"
	c15 = "00000000000000001010001"
	c16 = "00000000000000000101001"
	c17 = "00000000000000000010100"
	c18 = "00000000000000000001010"
	c19 = "00000000000000000000101"
	c20 = "00000000000000000000011"
	c21 = "00000000000000000000001"
	c22 = "00000000000000000000001"
	c23 = "00000000000000000000000"
	stages = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <cic_decim> in library <work> with parameters.
	N = "00000000000000000000000000000100"
	bw = "00000000000000000000000000011000"
	log2_of_max_rate = "00000000000000000000000000000111"
	maxbitgain = "00000000000000000000000000011100"

Analyzing hierarchy for module <round_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <small_hb_dec> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <hb_dec> in library <work> with parameters.
	ACCWIDTH = "00000000000000000000000000011000"
	CWIDTH = "00000000000000000000000000010010"
	IWIDTH = "00000000000000000000000000010010"
	MWIDTH = "00000000000000000000000000010110"
	OWIDTH = "00000000000000000000000000010010"
	SHIFT_FACTOR = "00000000000000000000000000000001"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000010010"
	bits_out = "00000000000000000000000000010000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001100101"

Analyzing hierarchy for module <time_compare> in library <work>.

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000101"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000110"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000111"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000001"
	my_addr = "00000000000000000000000000001000"
	width = "00000000000000000000000000000100"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100010"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_tx_deframer> in library <work> with parameters.
	BASE = "00000000000000000000000000011000"
	FIFOWIDTH = "00000000000000000000000001110101"
	MAXCHAN = "00000000000000000000000000000001"
	USE_TRANS_HEADER = "00000000000000000000000000000000"
	VITA_CLASSID = "00000000000000000000000000000011"
	VITA_CLASSID2 = "00000000000000000000000000000100"
	VITA_DUMP = "00000000000000000000000000001011"
	VITA_HEADER = "00000000000000000000000000000001"
	VITA_PAYLOAD = "00000000000000000000000000001000"
	VITA_SECS = "00000000000000000000000000000101"
	VITA_STORE = "00000000000000000000000000001001"
	VITA_STREAMID = "00000000000000000000000000000010"
	VITA_TICS = "00000000000000000000000000000110"
	VITA_TICS2 = "00000000000000000000000000000111"
	VITA_TRAILER = "00000000000000000000000000001010"
	VITA_TRANS_HEADER = "00000000000000000000000000000000"

Analyzing hierarchy for module <vita_tx_control> in library <work> with parameters.
	BASE = "00000000000000000000000000011000"
	IBS_CONT_BURST = "00000000000000000000000000000010"
	IBS_ERROR = "00000000000000000000000000000011"
	IBS_ERROR_DONE = "00000000000000000000000000000100"
	IBS_ERROR_WAIT = "00000000000000000000000000000101"
	IBS_IDLE = "00000000000000000000000000000000"
	IBS_RUN = "00000000000000000000000000000001"
	MAX_IDLE = "00000000000011110100001001000000"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <dsp_core_tx> in library <work> with parameters.
	BASE = "00000000000000000000000000100000"
	cwidth = "00000000000000000000000000011000"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <gen_context_pkt> in library <work> with parameters.
	CTXT_DONE = "00000000000000000000000000001001"
	CTXT_FLOWCTRL = "00000000000000000000000000001000"
	CTXT_HEADER = "00000000000000000000000000000010"
	CTXT_IDLE = "00000000000000000000000000000000"
	CTXT_MESSAGE = "00000000000000000000000000000111"
	CTXT_PROT_ENG = "00000000000000000000000000000001"
	CTXT_SECS = "00000000000000000000000000000100"
	CTXT_STREAMID = "00000000000000000000000000000011"
	CTXT_TICS = "00000000000000000000000000000101"
	CTXT_TICS2 = "00000000000000000000000000000110"
	DSP_NUMBER = "00000000000000000000000000000000"
	PROT_ENG_FLAGS = "00000000000000000000000000000000"

Analyzing hierarchy for module <trigger_context_pkt> in library <work> with parameters.
	BASE = "00000000000000000000000000011000"

Analyzing hierarchy for module <fifo36_mux> in library <work> with parameters.
	MUX_DATA0 = "00000000000000000000000000000001"
	MUX_DATA1 = "00000000000000000000000000000011"
	MUX_IDLE0 = "00000000000000000000000000000000"
	MUX_IDLE1 = "00000000000000000000000000000010"
	prio = "00000000000000000000000000000001"

Analyzing hierarchy for module <simple_uart_tx> in library <work> with parameters.
	DEPTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <simple_uart_rx> in library <work> with parameters.
	DEPTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <spi_clgen> in library <work>.

Analyzing hierarchy for module <spi_shift> in library <work>.

Analyzing hierarchy for module <i2c_master_byte_ctrl> in library <work> with parameters.
	ST_ACK = "01000"
	ST_IDLE = "00000"
	ST_READ = "00010"
	ST_START = "00001"
	ST_STOP = "10000"
	ST_WRITE = "00100"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000101001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000101000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000101010"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000101011"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000011110100001001000000000000"
	my_addr = "00000000000000000000000000101100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000101101"
	width = "00000000000000000000000000001001"

Analyzing hierarchy for module <time_sender> in library <work> with parameters.
	COMMA = "10111100"
	HEAD = "00111100"
	SEND_HEAD = "00000000000000000000000000000001"
	SEND_IDLE = "00000000000000000000000000000000"
	SEND_T0 = "00000000000000000000000000000010"
	SEND_T1 = "00000000000000000000000000000011"
	SEND_T2 = "00000000000000000000000000000100"
	SEND_T3 = "00000000000000000000000000000101"
	SEND_T4 = "00000000000000000000000000000110"
	SEND_T5 = "00000000000000000000000000000111"
	SEND_T6 = "00000000000000000000000000001000"
	SEND_T7 = "00000000000000000000000000001001"
	SEND_TAIL = "00000000000000000000000000001010"
	TAIL = "11110111"

Analyzing hierarchy for module <time_receiver> in library <work> with parameters.
	COMMA_0 = "1010000011"
	COMMA_1 = "0101111100"
	HEAD = "100111100"
	STATE_IDLE = "00000000000000000000000000000000"
	STATE_T0 = "00000000000000000000000000000001"
	STATE_T1 = "00000000000000000000000000000010"
	STATE_T2 = "00000000000000000000000000000011"
	STATE_T3 = "00000000000000000000000000000100"
	STATE_T4 = "00000000000000000000000000000101"
	STATE_T5 = "00000000000000000000000000000110"
	STATE_T6 = "00000000000000000000000000000111"
	STATE_T7 = "00000000000000000000000000001000"
	STATE_TAIL = "00000000000000000000000000001001"
	TAIL = "111110111"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000001111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000001111111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001101"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000111111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001100"
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000100001"
	bits_out = "00000000000000000000000000001111"

Analyzing hierarchy for module <clip_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000001111"
	bits_out = "00000000000000000000000000001110"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000110100"

Analyzing hierarchy for module <cic_dec_shifter> in library <work> with parameters.
	bw = "00000000000000000000000000011000"
	maxbitgain = "00000000000000000000000000011100"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000100100"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000010110"
	OWIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010010"
	bits_out = "00000000000000000000000000010111"

Analyzing hierarchy for module <add2_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011001"

Analyzing hierarchy for module <round_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000010100"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011000"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001110101"

Analyzing hierarchy for module <time_compare> in library <work>.

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011011"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100010"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100100"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <hb_interp> in library <work> with parameters.
	ACCWIDTH = "00000000000000000000000000011000"
	CWIDTH = "00000000000000000000000000010010"
	IWIDTH = "00000000000000000000000000010010"
	MWIDTH = "00000000000000000000000000010110"
	OWIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <small_hb_int> in library <work> with parameters.
	MWIDTH = "00000000000000000000000000100100"
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <cic_interp> in library <work> with parameters.
	N = "00000000000000000000000000000100"
	bw = "00000000000000000000000000010010"
	log2_of_max_rate = "00000000000000000000000000000111"
	maxbitgain = "00000000000000000000000000010101"

Analyzing hierarchy for module <cordic_z24> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011000"
	c00 = "01000000000000000000000"
	c01 = "00100101110010000000101"
	c02 = "00010011111101100111000"
	c03 = "00001010001000100010010"
	c04 = "00000101000101100001101"
	c05 = "00000010100010111011000"
	c06 = "00000001010001011110110"
	c07 = "00000000101000101111100"
	c08 = "00000000010100010111110"
	c09 = "00000000001010001011111"
	c10 = "00000000000101000110000"
	c11 = "00000000000010100011000"
	c12 = "00000000000001010001100"
	c13 = "00000000000000101000110"
	c14 = "00000000000000010100011"
	c15 = "00000000000000001010001"
	c16 = "00000000000000000101001"
	c17 = "00000000000000000010100"
	c18 = "00000000000000000001010"
	c19 = "00000000000000000000101"
	c20 = "00000000000000000000011"
	c21 = "00000000000000000000001"
	c22 = "00000000000000000000001"
	c23 = "00000000000000000000000"
	stages = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000011101"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <medfifo> in library <work> with parameters.
	DEPTH = "00000000000000000000000000000011"
	NUM_FIFOS = "00000000000000000000000000001000"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <i2c_master_bit_ctrl> in library <work> with parameters.
	idle = "00000000000000000"
	rd_a = "00000001000000000"
	rd_b = "00000010000000000"
	rd_c = "00000100000000000"
	rd_d = "00001000000000000"
	start_a = "00000000000000001"
	start_b = "00000000000000010"
	start_c = "00000000000000100"
	start_d = "00000000000001000"
	start_e = "00000000000010000"
	stop_a = "00000000000100000"
	stop_b = "00000000001000000"
	stop_c = "00000000010000000"
	stop_d = "00000000100000000"
	wr_a = "00010000000000000"
	wr_b = "00100000000000000"
	wr_c = "01000000000000000"
	wr_d = "10000000000000000"

Analyzing hierarchy for module <encode_8b10b> in library <work>.

Analyzing hierarchy for module <decode_8b10b> in library <work>.

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001010"
	DWIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001101"
	DWIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001100"
	DWIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000001111"
	bits_out = "00000000000000000000000000001110"

Analyzing hierarchy for module <add2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010110"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011001"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000010100"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000010110"
	OWIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010011"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000010011"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000100100"
	OWIDTH = "00000000000000000000000000100101"

Analyzing hierarchy for module <round_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000100101"
	bits_out = "00000000000000000000000000010101"

Analyzing hierarchy for module <clip_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000010101"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010010"
	bits_out = "00000000000000000000000000100111"

Analyzing hierarchy for module <cic_int_shifter> in library <work> with parameters.
	bw = "00000000000000000000000000010010"
	maxbitgain = "00000000000000000000000000010101"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <shortfifo> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <add2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010110"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2_and_round> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000100100"
	bits_out = "00000000000000000000000000100101"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000100101"
	bits_out = "00000000000000000000000000010101"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000010101"
	bits_out = "00000000000000000000000000010010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <u1e>.
Module <u1e> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_fpga_pin> in unit <u1e>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <clk_fpga_pin> in unit <u1e>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clk_fpga_pin> in unit <u1e>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clk_fpga_pin> in unit <u1e>.
    Set user-defined property "IOSTANDARD =  LVDS_33" for instance <clk_fpga_pin> in unit <u1e>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "CLKIN_PERIOD =  15.625000" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "FACTORY_JF =  8080" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk_doubler> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_txsnc> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <ODDR2_txsnc> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_txsnc> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[0].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[0].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[0].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[1].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[1].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[1].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[2].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[2].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[2].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[3].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[3].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[3].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[4].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[4].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[4].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[5].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[5].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[5].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[6].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[6].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[6].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[7].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[7].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[7].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[8].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[8].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[8].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[9].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[9].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[9].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[10].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[10].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[10].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[11].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[11].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[11].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[12].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[12].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[12].ODDR2_inst> in unit <u1e>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[13].ODDR2_inst> in unit <u1e>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[13].ODDR2_inst> in unit <u1e>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[13].ODDR2_inst> in unit <u1e>.
Analyzing module <u1e_core> in library <work>.
	REG_CGEN_CTRL = 7'b0000100
	REG_CGEN_ST = 7'b0000110
	REG_COMPAT = 7'b0010000
	REG_LEDS = 7'b0000000
	REG_RX_FRAMELEN = 7'b0001010
	REG_SWITCHES = 7'b0000010
	REG_TEST = 7'b0001000
	REG_TX_FRAMELEN = 7'b0001100
	REG_XFER_RATE = 7'b0001110
	RXFIFOSIZE = 32'sb00000000000000000000000000001101
	SR_CLEAR_RX_FIFO = 32'sb00000000000000000000000000110000
	SR_CLEAR_TX_FIFO = 32'sb00000000000000000000000000110001
	SR_GLOBAL_RESET = 32'sb00000000000000000000000000110010
	SR_REG_TEST32 = 32'sb00000000000000000000000000110100
	SR_RX_CTRL = 32'sb00000000000000000000000000000000
	SR_RX_DSP = 32'sb00000000000000000000000000010000
	SR_TIME64 = 32'sb00000000000000000000000000101000
	SR_TX_CTRL = 32'sb00000000000000000000000000011000
	SR_TX_DSP = 32'sb00000000000000000000000000100000
	TXFIFOSIZE = 32'sb00000000000000000000000000001101
	aw = 32'sb00000000000000000000000000001011
	dw = 32'sb00000000000000000000000000010000
	sw = 32'sb00000000000000000000000000000010
WARNING:Xst:852 - "../u1e_core.v" line 182: Unconnected input port 'io_rx' of instance 'dsp_core_rx' is tied to GND.
WARNING:Xst:852 - "../u1e_core.v" line 437: Unconnected input port 'master_time' of instance 'atr_controller16' is tied to GND.
WARNING:Xst:852 - "../u1e_core.v" line 469: Unconnected input port 'exp_time_in' of instance 'time_64bit' is tied to GND.
Module <u1e_core> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <scl_pin> in unit <u1e_core>.
    Set user-defined property "DRIVE =  12" for instance <scl_pin> in unit <u1e_core>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <scl_pin> in unit <u1e_core>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <scl_pin> in unit <u1e_core>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <scl_pin> in unit <u1e_core>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <scl_pin> in unit <u1e_core>.
    Set user-defined property "SLEW =  SLOW" for instance <scl_pin> in unit <u1e_core>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <sda_pin> in unit <u1e_core>.
    Set user-defined property "DRIVE =  12" for instance <sda_pin> in unit <u1e_core>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <sda_pin> in unit <u1e_core>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <sda_pin> in unit <u1e_core>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <sda_pin> in unit <u1e_core>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <sda_pin> in unit <u1e_core>.
    Set user-defined property "SLEW =  SLOW" for instance <sda_pin> in unit <u1e_core>.
Analyzing module <setting_reg.1> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000110010
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.1> is correct for synthesis.
 
Analyzing module <reset_sync> in library <work>.
Module <reset_sync> is correct for synthesis.
 
Analyzing module <setting_reg.2> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000110000
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.2> is correct for synthesis.
 
Analyzing module <setting_reg.3> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000110001
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.3> is correct for synthesis.
 
Analyzing module <gpmc_async> in library <work>.
	RXFIFOSIZE = 32'sb00000000000000000000000000001101
	TXFIFOSIZE = 32'sb00000000000000000000000000001101
Module <gpmc_async> is correct for synthesis.
 
Analyzing module <gpmc_to_fifo_async> in library <work>.
Module <gpmc_to_fifo_async> is correct for synthesis.
 
Analyzing module <fifo_cascade.1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001010
	WIDTH = 32'sb00000000000000000000000000010010
Module <fifo_cascade.1> is correct for synthesis.
 
Analyzing module <fifo_short.5> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <fifo_short.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.5>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.5>.
Analyzing module <fifo_long.1> in library <work>.
	EMPTY = 32'sb00000000000000000000000000000000
	NUMLINES = 32'sb00000000000000000000001111111110
	PRE_READ = 32'sb00000000000000000000000000000001
	READING = 32'sb00000000000000000000000000000010
	SIZE = 32'sb00000000000000000000000000001010
	WIDTH = 32'sb00000000000000000000000000010010
Module <fifo_long.1> is correct for synthesis.
 
Analyzing module <ram_2port.1> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001010
	DWIDTH = 32'sb00000000000000000000000000010010
Module <ram_2port.1> is correct for synthesis.
 
Analyzing module <fifo19_to_fifo36> in library <work>.
	LE = 32'sb00000000000000000000000000000001
Module <fifo19_to_fifo36> is correct for synthesis.
 
Analyzing module <fifo_cascade.2> in library <work>.
	SIZE = 32'sb00000000000000000000000000001101
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_cascade.2> is correct for synthesis.
 
Analyzing module <fifo_short.4> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_short.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[34].srl16e> in unit <fifo_short.4>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[35].srl16e> in unit <fifo_short.4>.
Analyzing module <fifo_long.2> in library <work>.
	EMPTY = 32'sb00000000000000000000000000000000
	NUMLINES = 32'sb00000000000000000001111111111110
	PRE_READ = 32'sb00000000000000000000000000000001
	READING = 32'sb00000000000000000000000000000010
	SIZE = 32'sb00000000000000000000000000001101
	WIDTH = 32'sb00000000000000000000000000100100
Module <fifo_long.2> is correct for synthesis.
 
Analyzing module <ram_2port.2> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001101
	DWIDTH = 32'sb00000000000000000000000000100100
Module <ram_2port.2> is correct for synthesis.
 
Analyzing module <fifo36_to_fifo19> in library <work>.
	LE = 32'sb00000000000000000000000000000001
Module <fifo36_to_fifo19> is correct for synthesis.
 
Analyzing module <fifo_cascade.3> in library <work>.
	SIZE = 32'sb00000000000000000000000000001100
	WIDTH = 32'sb00000000000000000000000000010010
Module <fifo_cascade.3> is correct for synthesis.
 
Analyzing module <fifo_long.3> in library <work>.
	EMPTY = 32'sb00000000000000000000000000000000
	NUMLINES = 32'sb00000000000000000000111111111110
	PRE_READ = 32'sb00000000000000000000000000000001
	READING = 32'sb00000000000000000000000000000010
	SIZE = 32'sb00000000000000000000000000001100
	WIDTH = 32'sb00000000000000000000000000010010
Module <fifo_long.3> is correct for synthesis.
 
Analyzing module <ram_2port.3> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001100
	DWIDTH = 32'sb00000000000000000000000000010010
Module <ram_2port.3> is correct for synthesis.
 
Analyzing module <fifo_to_gpmc_async> in library <work>.
Module <fifo_to_gpmc_async> is correct for synthesis.
 
Analyzing module <fifo_watcher> in library <work>.
Module <fifo_watcher> is correct for synthesis.
 
Analyzing module <fifo_short.6> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <fifo_short.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.6>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.6>.
Analyzing module <gpmc_wb> in library <work>.
Module <gpmc_wb> is correct for synthesis.
 
Analyzing module <dsp_core_rx> in library <work>.
	BASE = 32'sb00000000000000000000000000010000
Module <dsp_core_rx> is correct for synthesis.
 
Analyzing module <setting_reg.5> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.5> is correct for synthesis.
 
Analyzing module <setting_reg.6> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.6> is correct for synthesis.
 
Analyzing module <setting_reg.7> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010010
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.7> is correct for synthesis.
 
Analyzing module <rx_dcoffset.1> in library <work>.
	ADDR = 32'sb00000000000000000000000000010011
	WIDTH = 32'sb00000000000000000000000000001110
Module <rx_dcoffset.1> is correct for synthesis.
 
Analyzing module <round.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000100001
	bits_out = 32'sb00000000000000000000000000001111
Module <round.2> is correct for synthesis.
 
Analyzing module <clip_reg.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000001111
	bits_out = 32'sb00000000000000000000000000001110
Module <clip_reg.1> is correct for synthesis.
 
Analyzing module <clip.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000001111
	bits_out = 32'sb00000000000000000000000000001110
Module <clip.1> is correct for synthesis.
 
Analyzing module <rx_dcoffset.2> in library <work>.
	ADDR = 32'sb00000000000000000000000000010100
	WIDTH = 32'sb00000000000000000000000000001110
Module <rx_dcoffset.2> is correct for synthesis.
 
Analyzing module <setting_reg.8> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010101
	width = 32'sb00000000000000000000000000001000
Module <setting_reg.8> is correct for synthesis.
 
Analyzing module <setting_reg.9> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000010110
	width = 32'sb00000000000000000000000000000010
Module <setting_reg.9> is correct for synthesis.
 
Analyzing module <cordic_z24> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011000
	c00 = 23'b01000000000000000000000
	c01 = 23'b00100101110010000000101
	c02 = 23'b00010011111101100111000
	c03 = 23'b00001010001000100010010
	c04 = 23'b00000101000101100001101
	c05 = 23'b00000010100010111011000
	c06 = 23'b00000001010001011110110
	c07 = 23'b00000000101000101111100
	c08 = 23'b00000000010100010111110
	c09 = 23'b00000000001010001011111
	c10 = 23'b00000000000101000110000
	c11 = 23'b00000000000010100011000
	c12 = 23'b00000000000001010001100
	c13 = 23'b00000000000000101000110
	c14 = 23'b00000000000000010100011
	c15 = 23'b00000000000000001010001
	c16 = 23'b00000000000000000101001
	c17 = 23'b00000000000000000010100
	c18 = 23'b00000000000000000001010
	c19 = 23'b00000000000000000000101
	c20 = 23'b00000000000000000000011
	c21 = 23'b00000000000000000000001
	c22 = 23'b00000000000000000000001
	c23 = 23'b00000000000000000000000
	stages = 32'sb00000000000000000000000000010011
	zwidth = 32'sb00000000000000000000000000011000
Module <cordic_z24> is correct for synthesis.
 
Analyzing module <cordic_stage.1> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.1> is correct for synthesis.
 
Analyzing module <cordic_stage.2> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.2> is correct for synthesis.
 
Analyzing module <cordic_stage.3> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.3> is correct for synthesis.
 
Analyzing module <cordic_stage.4> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.4> is correct for synthesis.
 
Analyzing module <cordic_stage.5> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000100
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.5> is correct for synthesis.
 
Analyzing module <cordic_stage.6> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000101
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.6> is correct for synthesis.
 
Analyzing module <cordic_stage.7> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000110
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.7> is correct for synthesis.
 
Analyzing module <cordic_stage.8> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000000111
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.8> is correct for synthesis.
 
Analyzing module <cordic_stage.9> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.9> is correct for synthesis.
 
Analyzing module <cordic_stage.10> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.10> is correct for synthesis.
 
Analyzing module <cordic_stage.11> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.11> is correct for synthesis.
 
Analyzing module <cordic_stage.12> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.12> is correct for synthesis.
 
Analyzing module <cordic_stage.13> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001100
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.13> is correct for synthesis.
 
Analyzing module <cordic_stage.14> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001101
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.14> is correct for synthesis.
 
Analyzing module <cordic_stage.15> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001110
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.15> is correct for synthesis.
 
Analyzing module <cordic_stage.16> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000001111
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.16> is correct for synthesis.
 
Analyzing module <cordic_stage.17> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000010000
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.17> is correct for synthesis.
 
Analyzing module <cordic_stage.18> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000010001
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.18> is correct for synthesis.
 
Analyzing module <cordic_stage.19> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000010010
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.19> is correct for synthesis.
 
Analyzing module <cordic_stage.20> in library <work>.
	bitwidth = 32'sb00000000000000000000000000011010
	shift = 32'sb00000000000000000000000000010011
	zwidth = 32'sb00000000000000000000000000010111
Module <cordic_stage.20> is correct for synthesis.
 
Analyzing module <cic_strober.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
Module <cic_strober.1> is correct for synthesis.
 
Analyzing module <cic_decim> in library <work>.
	N = 32'sb00000000000000000000000000000100
	bw = 32'sb00000000000000000000000000011000
	log2_of_max_rate = 32'sb00000000000000000000000000000111
	maxbitgain = 32'sb00000000000000000000000000011100
Module <cic_decim> is correct for synthesis.
 
Analyzing module <sign_extend.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000011000
	bits_out = 32'sb00000000000000000000000000110100
Module <sign_extend.1> is correct for synthesis.
 
Analyzing module <cic_dec_shifter> in library <work>.
	bw = 32'sb00000000000000000000000000011000
	maxbitgain = 32'sb00000000000000000000000000011100
	Calling function <bitgain>.
Module <cic_dec_shifter> is correct for synthesis.
 
Analyzing module <round_reg.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000011000
	bits_out = 32'sb00000000000000000000000000010010
Module <round_reg.1> is correct for synthesis.
 
Analyzing module <round.3> in library <work>.
	bits_in = 32'sb00000000000000000000000000011000
	bits_out = 32'sb00000000000000000000000000010010
Module <round.3> is correct for synthesis.
 
Analyzing module <small_hb_dec> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <small_hb_dec> is correct for synthesis.
 
Analyzing module <add2.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2.1> is correct for synthesis.
 
Analyzing module <round.4> in library <work>.
	bits_in = 32'sb00000000000000000000000000100100
	bits_out = 32'sb00000000000000000000000000010010
Module <round.4> is correct for synthesis.
 
Analyzing module <hb_dec> in library <work>.
	ACCWIDTH = 32'sb00000000000000000000000000011000
	CWIDTH = 32'sb00000000000000000000000000010010
	IWIDTH = 32'sb00000000000000000000000000010010
	MWIDTH = 32'sb00000000000000000000000000010110
	OWIDTH = 32'sb00000000000000000000000000010010
	SHIFT_FACTOR = 32'sb00000000000000000000000000000001
Module <hb_dec> is correct for synthesis.
 
Analyzing module <srl> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <srl> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl[0].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[1].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[2].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[3].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[4].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[5].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[6].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[7].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[8].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[9].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[10].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[11].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[12].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[13].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[14].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[15].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[16].srl16e> in unit <srl>.
    Set user-defined property "INIT =  0000" for instance <gen_srl[17].srl16e> in unit <srl>.
Analyzing module <add2_reg.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2_reg.1> is correct for synthesis.
 
Analyzing module <add2_and_round_reg.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010110
Module <add2_and_round_reg.1> is correct for synthesis.
 
Analyzing module <add2_and_round.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010110
Module <add2_and_round.1> is correct for synthesis.
 
Analyzing module <acc.1> in library <work>.
	IWIDTH = 32'sb00000000000000000000000000010110
	OWIDTH = 32'sb00000000000000000000000000011000
Module <acc.1> is correct for synthesis.
 
Analyzing module <sign_extend.3> in library <work>.
	bits_in = 32'sb00000000000000000000000000010110
	bits_out = 32'sb00000000000000000000000000011000
Module <sign_extend.3> is correct for synthesis.
 
Analyzing module <sign_extend.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000010010
	bits_out = 32'sb00000000000000000000000000010111
Module <sign_extend.2> is correct for synthesis.
 
Analyzing module <add2_reg.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011001
Module <add2_reg.2> is correct for synthesis.
 
Analyzing module <add2.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011001
Module <add2.2> is correct for synthesis.
 
Analyzing module <round_reg.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000010100
	bits_out = 32'sb00000000000000000000000000010010
Module <round_reg.2> is correct for synthesis.
 
Analyzing module <round.5> in library <work>.
	bits_in = 32'sb00000000000000000000000000010100
	bits_out = 32'sb00000000000000000000000000010010
Module <round.5> is correct for synthesis.
 
Analyzing module <round.1> in library <work>.
	bits_in = 32'sb00000000000000000000000000010010
	bits_out = 32'sb00000000000000000000000000010000
Module <round.1> is correct for synthesis.
 
Analyzing module <vita_rx_control> in library <work>.
	BASE = 32'sb00000000000000000000000000000000
	IBS_BROKENCHAIN = 32'sb00000000000000000000000000000101
	IBS_IDLE = 32'sb00000000000000000000000000000000
	IBS_LATECMD = 32'sb00000000000000000000000000000110
	IBS_OVERRUN = 32'sb00000000000000000000000000000100
	IBS_RUNNING = 32'sb00000000000000000000000000000010
	IBS_WAITING = 32'sb00000000000000000000000000000001
	IBS_ZEROLEN = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000100000
Module <vita_rx_control> is correct for synthesis.
 
Analyzing module <setting_reg.10> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.10> is correct for synthesis.
 
Analyzing module <setting_reg.11> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.11> is correct for synthesis.
 
Analyzing module <setting_reg.12> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000010
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.12> is correct for synthesis.
 
Analyzing module <fifo_short.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000001100000
Module <fifo_short.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[34].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[35].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[36].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[37].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[38].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[39].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[40].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[41].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[42].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[43].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[44].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[45].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[46].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[47].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[48].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[49].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[50].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[51].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[52].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[53].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[54].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[55].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[56].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[57].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[58].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[59].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[60].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[61].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[62].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[63].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[64].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[65].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[66].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[67].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[68].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[69].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[70].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[71].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[72].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[73].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[74].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[75].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[76].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[77].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[78].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[79].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[80].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[81].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[82].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[83].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[84].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[85].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[86].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[87].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[88].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[89].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[90].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[91].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[92].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[93].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[94].srl16e> in unit <fifo_short.1>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[95].srl16e> in unit <fifo_short.1>.
Analyzing module <fifo_short.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000001100101
Module <fifo_short.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[34].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[35].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[36].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[37].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[38].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[39].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[40].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[41].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[42].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[43].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[44].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[45].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[46].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[47].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[48].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[49].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[50].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[51].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[52].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[53].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[54].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[55].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[56].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[57].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[58].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[59].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[60].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[61].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[62].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[63].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[64].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[65].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[66].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[67].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[68].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[69].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[70].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[71].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[72].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[73].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[74].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[75].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[76].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[77].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[78].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[79].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[80].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[81].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[82].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[83].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[84].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[85].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[86].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[87].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[88].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[89].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[90].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[91].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[92].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[93].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[94].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[95].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[96].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[97].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[98].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[99].srl16e> in unit <fifo_short.2>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[100].srl16e> in unit <fifo_short.2>.
Analyzing module <time_compare> in library <work>.
Module <time_compare> is correct for synthesis.
 
Analyzing module <vita_rx_framer> in library <work>.
	BASE = 32'sb00000000000000000000000000000000
	MAXCHAN = 32'sb00000000000000000000000000000001
	SAMP_WIDTH = 32'sb00000000000000000000000001100101
	VITA_ERR_HEADER = 32'sb00000000000000000000000000001001
	VITA_ERR_PAYLOAD = 32'sb00000000000000000000000000001110
	VITA_ERR_SECS = 32'sb00000000000000000000000000001011
	VITA_ERR_STREAMID = 32'sb00000000000000000000000000001010
	VITA_ERR_TICS = 32'sb00000000000000000000000000001100
	VITA_ERR_TICS2 = 32'sb00000000000000000000000000001101
	VITA_ERR_TRAILER = 32'sb00000000000000000000000000001111
	VITA_HEADER = 32'sb00000000000000000000000000000001
	VITA_IDLE = 32'sb00000000000000000000000000000000
	VITA_PAYLOAD = 32'sb00000000000000000000000000000110
	VITA_SECS = 32'sb00000000000000000000000000000011
	VITA_STREAMID = 32'sb00000000000000000000000000000010
	VITA_TICS = 32'sb00000000000000000000000000000100
	VITA_TICS2 = 32'sb00000000000000000000000000000101
	VITA_TRAILER = 32'sb00000000000000000000000000000111
Module <vita_rx_framer> is correct for synthesis.
 
Analyzing module <setting_reg.13> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000100
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.13> is correct for synthesis.
 
Analyzing module <setting_reg.14> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000101
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.14> is correct for synthesis.
 
Analyzing module <setting_reg.15> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000110
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.15> is correct for synthesis.
 
Analyzing module <setting_reg.16> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000000111
	width = 32'sb00000000000000000000000000010000
Module <setting_reg.16> is correct for synthesis.
 
Analyzing module <setting_reg.17> in library <work>.
	at_reset = 32'sb00000000000000000000000000000001
	my_addr = 32'sb00000000000000000000000000001000
	width = 32'sb00000000000000000000000000000100
Module <setting_reg.17> is correct for synthesis.
 
Analyzing module <fifo_short.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000100010
Module <fifo_short.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.3>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.3>.
Analyzing module <fifo36_mux.1> in library <work>.
	MUX_DATA0 = 32'sb00000000000000000000000000000001
	MUX_DATA1 = 32'sb00000000000000000000000000000011
	MUX_IDLE0 = 32'sb00000000000000000000000000000000
	MUX_IDLE1 = 32'sb00000000000000000000000000000010
	prio = 32'sb00000000000000000000000000000000
Module <fifo36_mux.1> is correct for synthesis.
 
Analyzing module <vita_tx_chain> in library <work>.
	BASE_CTRL = 32'sb00000000000000000000000000011000
	BASE_DSP = 32'sb00000000000000000000000000100000
	DO_FLOW_CONTROL = 32'sb00000000000000000000000000000000
	DSP_NUMBER = 32'sb00000000000000000000000000000000
	FIFOWIDTH = 32'sb00000000000000000000000001110101
	MAXCHAN = 32'sb00000000000000000000000000000001
	PROT_ENG_FLAGS = 32'sb00000000000000000000000000000000
	REPORT_ERROR = 32'sb00000000000000000000000000000001
	USE_TRANS_HEADER = 32'sb00000000000000000000000000000000
Module <vita_tx_chain> is correct for synthesis.
 
Analyzing module <setting_reg.18> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.18> is correct for synthesis.
 
Analyzing module <setting_reg.19> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011010
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.19> is correct for synthesis.
 
Analyzing module <vita_tx_deframer> in library <work>.
	BASE = 32'sb00000000000000000000000000011000
	FIFOWIDTH = 32'sb00000000000000000000000001110101
	MAXCHAN = 32'sb00000000000000000000000000000001
	USE_TRANS_HEADER = 32'sb00000000000000000000000000000000
	VITA_CLASSID = 32'sb00000000000000000000000000000011
	VITA_CLASSID2 = 32'sb00000000000000000000000000000100
	VITA_DUMP = 32'sb00000000000000000000000000001011
	VITA_HEADER = 32'sb00000000000000000000000000000001
	VITA_PAYLOAD = 32'sb00000000000000000000000000001000
	VITA_SECS = 32'sb00000000000000000000000000000101
	VITA_STORE = 32'sb00000000000000000000000000001001
	VITA_STREAMID = 32'sb00000000000000000000000000000010
	VITA_TICS = 32'sb00000000000000000000000000000110
	VITA_TICS2 = 32'sb00000000000000000000000000000111
	VITA_TRAILER = 32'sb00000000000000000000000000001010
	VITA_TRANS_HEADER = 32'sb00000000000000000000000000000000
Module <vita_tx_deframer> is correct for synthesis.
 
Analyzing module <setting_reg.26> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011000
	width = 32'sb00000000000000000000000000000010
Module <setting_reg.26> is correct for synthesis.
 
Analyzing module <fifo_short.7> in library <work>.
	WIDTH = 32'sb00000000000000000000000001110101
Module <fifo_short.7> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[8].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[9].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[10].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[11].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[12].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[13].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[14].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[15].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[16].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[17].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[18].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[19].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[20].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[21].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[22].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[23].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[24].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[25].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[26].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[27].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[28].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[29].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[30].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[31].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[32].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[33].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[34].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[35].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[36].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[37].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[38].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[39].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[40].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[41].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[42].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[43].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[44].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[45].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[46].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[47].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[48].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[49].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[50].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[51].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[52].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[53].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[54].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[55].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[56].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[57].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[58].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[59].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[60].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[61].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[62].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[63].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[64].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[65].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[66].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[67].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[68].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[69].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[70].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[71].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[72].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[73].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[74].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[75].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[76].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[77].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[78].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[79].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[80].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[81].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[82].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[83].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[84].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[85].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[86].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[87].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[88].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[89].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[90].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[91].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[92].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[93].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[94].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[95].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[96].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[97].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[98].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[99].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[100].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[101].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[102].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[103].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[104].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[105].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[106].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[107].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[108].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[109].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[110].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[111].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[112].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[113].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[114].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[115].srl16e> in unit <fifo_short.7>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[116].srl16e> in unit <fifo_short.7>.
Analyzing module <vita_tx_control> in library <work>.
	BASE = 32'sb00000000000000000000000000011000
	IBS_CONT_BURST = 32'sb00000000000000000000000000000010
	IBS_ERROR = 32'sb00000000000000000000000000000011
	IBS_ERROR_DONE = 32'sb00000000000000000000000000000100
	IBS_ERROR_WAIT = 32'sb00000000000000000000000000000101
	IBS_IDLE = 32'sb00000000000000000000000000000000
	IBS_RUN = 32'sb00000000000000000000000000000001
	MAX_IDLE = 32'sb00000000000011110100001001000000
	WIDTH = 32'sb00000000000000000000000000100000
Module <vita_tx_control> is correct for synthesis.
 
Analyzing module <setting_reg.27> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011011
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.27> is correct for synthesis.
 
Analyzing module <dsp_core_tx> in library <work>.
	BASE = 32'sb00000000000000000000000000100000
	cwidth = 32'sb00000000000000000000000000011000
	zwidth = 32'sb00000000000000000000000000011000
Module <dsp_core_tx> is correct for synthesis.
 
Analyzing module <setting_reg.28> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.28> is correct for synthesis.
 
Analyzing module <setting_reg.29> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.29> is correct for synthesis.
 
Analyzing module <setting_reg.30> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100010
	width = 32'sb00000000000000000000000000001010
Module <setting_reg.30> is correct for synthesis.
 
Analyzing module <setting_reg.31> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000100100
	width = 32'sb00000000000000000000000000001000
Module <setting_reg.31> is correct for synthesis.
 
Analyzing module <cic_strober.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
Module <cic_strober.2> is correct for synthesis.
 
Analyzing module <cic_strober.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000010
Module <cic_strober.3> is correct for synthesis.
 
Analyzing module <hb_interp> in library <work>.
	ACCWIDTH = 32'sb00000000000000000000000000011000
	CWIDTH = 32'sb00000000000000000000000000010010
	IWIDTH = 32'sb00000000000000000000000000010010
	MWIDTH = 32'sb00000000000000000000000000010110
	OWIDTH = 32'sb00000000000000000000000000010010
Module <hb_interp> is correct for synthesis.
 
Analyzing module <clip.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000011000
	bits_out = 32'sb00000000000000000000000000010011
Module <clip.2> is correct for synthesis.
 
Analyzing module <round.6> in library <work>.
	bits_in = 32'sb00000000000000000000000000010011
	bits_out = 32'sb00000000000000000000000000010010
Module <round.6> is correct for synthesis.
 
Analyzing module <small_hb_int> in library <work>.
	MWIDTH = 32'sb00000000000000000000000000100100
	WIDTH = 32'sb00000000000000000000000000010010
Module <small_hb_int> is correct for synthesis.
 
Analyzing module <add2_and_round_reg.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2_and_round_reg.2> is correct for synthesis.
 
Analyzing module <add2_and_round.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010010
Module <add2_and_round.2> is correct for synthesis.
 
Analyzing module <acc.2> in library <work>.
	IWIDTH = 32'sb00000000000000000000000000100100
	OWIDTH = 32'sb00000000000000000000000000100101
Module <acc.2> is correct for synthesis.
 
Analyzing module <sign_extend.5> in library <work>.
	bits_in = 32'sb00000000000000000000000000100100
	bits_out = 32'sb00000000000000000000000000100101
Module <sign_extend.5> is correct for synthesis.
 
Analyzing module <round_reg.3> in library <work>.
	bits_in = 32'sb00000000000000000000000000100101
	bits_out = 32'sb00000000000000000000000000010101
Module <round_reg.3> is correct for synthesis.
 
Analyzing module <round.7> in library <work>.
	bits_in = 32'sb00000000000000000000000000100101
	bits_out = 32'sb00000000000000000000000000010101
Module <round.7> is correct for synthesis.
 
Analyzing module <clip_reg.2> in library <work>.
	bits_in = 32'sb00000000000000000000000000010101
	bits_out = 32'sb00000000000000000000000000010010
Module <clip_reg.2> is correct for synthesis.
 
Analyzing module <clip.3> in library <work>.
	bits_in = 32'sb00000000000000000000000000010101
	bits_out = 32'sb00000000000000000000000000010010
Module <clip.3> is correct for synthesis.
 
Analyzing module <cic_interp> in library <work>.
	N = 32'sb00000000000000000000000000000100
	bw = 32'sb00000000000000000000000000010010
	log2_of_max_rate = 32'sb00000000000000000000000000000111
	maxbitgain = 32'sb00000000000000000000000000010101
Module <cic_interp> is correct for synthesis.
 
Analyzing module <sign_extend.4> in library <work>.
	bits_in = 32'sb00000000000000000000000000010010
	bits_out = 32'sb00000000000000000000000000100111
Module <sign_extend.4> is correct for synthesis.
 
Analyzing module <cic_int_shifter> in library <work>.
	bw = 32'sb00000000000000000000000000010010
	maxbitgain = 32'sb00000000000000000000000000010101
	Calling function <bitgain>.
Module <cic_int_shifter> is correct for synthesis.
 
Analyzing module <gen_context_pkt> in library <work>.
	CTXT_DONE = 32'sb00000000000000000000000000001001
	CTXT_FLOWCTRL = 32'sb00000000000000000000000000001000
	CTXT_HEADER = 32'sb00000000000000000000000000000010
	CTXT_IDLE = 32'sb00000000000000000000000000000000
	CTXT_MESSAGE = 32'sb00000000000000000000000000000111
	CTXT_PROT_ENG = 32'sb00000000000000000000000000000001
	CTXT_SECS = 32'sb00000000000000000000000000000100
	CTXT_STREAMID = 32'sb00000000000000000000000000000011
	CTXT_TICS = 32'sb00000000000000000000000000000101
	CTXT_TICS2 = 32'sb00000000000000000000000000000110
	DSP_NUMBER = 32'sb00000000000000000000000000000000
	PROT_ENG_FLAGS = 32'sb00000000000000000000000000000000
Module <gen_context_pkt> is correct for synthesis.
 
Analyzing module <trigger_context_pkt> in library <work>.
	BASE = 32'sb00000000000000000000000000011000
Module <trigger_context_pkt> is correct for synthesis.
 
Analyzing module <setting_reg.32> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011100
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.32> is correct for synthesis.
 
Analyzing module <setting_reg.33> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000011101
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.33> is correct for synthesis.
 
Analyzing module <fifo36_mux.2> in library <work>.
	MUX_DATA0 = 32'sb00000000000000000000000000000001
	MUX_DATA1 = 32'sb00000000000000000000000000000011
	MUX_IDLE0 = 32'sb00000000000000000000000000000000
	MUX_IDLE1 = 32'sb00000000000000000000000000000010
	prio = 32'sb00000000000000000000000000000001
Module <fifo36_mux.2> is correct for synthesis.
 
Analyzing module <wb_1master> in library <work>.
	aw = 32'sb00000000000000000000000000001011
	decode_w = 32'sb00000000000000000000000000000100
	dw = 32'sb00000000000000000000000000010000
	s0_addr = 4'b0000
	s0_mask = 4'b1111
	s1_addr = 4'b0001
	s1_mask = 4'b1111
	s2_addr = 4'b0010
	s2_mask = 4'b1111
	s3_addr = 4'b0011
	s3_mask = 4'b1111
	s4_addr = 4'b0100
	s4_mask = 4'b1111
	s5_addr = 4'b0101
	s5_mask = 4'b1111
	s6_addr = 4'b0110
	s6_mask = 4'b1111
	s7_addr = 4'b0111
	s7_mask = 4'b1111
	s8_addr = 4'b1000
	s8_mask = 4'b1110
	s9_addr = 4'b1111
	s9_mask = 4'b1111
	sa_addr = 4'b1010
	sa_mask = 4'b1111
	sb_addr = 4'b1011
	sb_mask = 4'b1111
	sc_addr = 4'b1100
	sc_mask = 4'b1111
	sd_addr = 4'b1101
	sd_mask = 4'b1111
	se_addr = 4'b1110
	se_mask = 4'b1111
	sf_addr = 4'b1111
	sf_mask = 4'b1111
	sw = 32'sb00000000000000000000000000000010
Module <wb_1master> is correct for synthesis.
 
Analyzing module <simple_uart> in library <work>.
	CLKDIV_DEFAULT = 32'sb00000000000000000000000100010110
	RXDEPTH = 32'sb00000000000000000000000000000011
	SUART_CLKDIV = 32'sb00000000000000000000000000000000
	SUART_RXCHAR = 32'sb00000000000000000000000000000100
	SUART_RXLEVEL = 32'sb00000000000000000000000000000010
	SUART_TXCHAR = 32'sb00000000000000000000000000000011
	SUART_TXLEVEL = 32'sb00000000000000000000000000000001
	TXDEPTH = 32'sb00000000000000000000000000000011
Module <simple_uart> is correct for synthesis.
 
Analyzing module <simple_uart_tx> in library <work>.
	DEPTH = 32'sb00000000000000000000000000000011
Module <simple_uart_tx> is correct for synthesis.
 
Analyzing module <medfifo> in library <work>.
	DEPTH = 32'sb00000000000000000000000000000011
	NUM_FIFOS = 32'sb00000000000000000000000000001000
	WIDTH = 32'sb00000000000000000000000000001000
Module <medfifo> is correct for synthesis.
 
Analyzing module <shortfifo> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
Module <shortfifo> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <gen_srl16[0].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[1].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[2].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[3].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[4].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[5].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[6].srl16e> in unit <shortfifo>.
    Set user-defined property "INIT =  0000" for instance <gen_srl16[7].srl16e> in unit <shortfifo>.
Analyzing module <simple_uart_rx> in library <work>.
	DEPTH = 32'sb00000000000000000000000000000011
Module <simple_uart_rx> is correct for synthesis.
 
Analyzing module <spi_top16> in library <work>.
Module <spi_top16> is correct for synthesis.
 
Analyzing module <spi_clgen> in library <work>.
Module <spi_clgen> is correct for synthesis.
 
Analyzing module <spi_shift> in library <work>.
Module <spi_shift> is correct for synthesis.
 
Analyzing module <i2c_master_top> in library <work>.
	ARST_LVL = 32'sb00000000000000000000000000000001
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 160: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 166: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 167: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 168: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" line 169: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <i2c_master_top> is correct for synthesis.
 
Analyzing module <i2c_master_byte_ctrl> in library <work>.
	ST_ACK = 5'b01000
	ST_IDLE = 5'b00000
	ST_READ = 5'b00010
	ST_START = 5'b00001
	ST_STOP = 5'b10000
	ST_WRITE = 5'b00100
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 175: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 177: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 179: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 181: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 186: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" line 230: Found FullParallel Case directive in module <i2c_master_byte_ctrl>.
Module <i2c_master_byte_ctrl> is correct for synthesis.
 
Analyzing module <i2c_master_bit_ctrl> in library <work>.
	idle = 17'b00000000000000000
	rd_a = 17'b00000001000000000
	rd_b = 17'b00000010000000000
	rd_c = 17'b00000100000000000
	rd_d = 17'b00001000000000000
	start_a = 17'b00000000000000001
	start_b = 17'b00000000000000010
	start_c = 17'b00000000000000100
	start_d = 17'b00000000000001000
	start_e = 17'b00000000000010000
	stop_a = 17'b00000000000100000
	stop_b = 17'b00000000001000000
	stop_c = 17'b00000000010000000
	stop_d = 17'b00000000100000000
	wr_a = 17'b00010000000000000
	wr_b = 17'b00100000000000000
	wr_c = 17'b01000000000000000
	wr_d = 17'b10000000000000000
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 194: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 203: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 204: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 208: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 209: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 364: Found FullParallel Case directive in module <i2c_master_bit_ctrl>.
"../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" line 360: Found FullParallel Case directive in module <i2c_master_bit_ctrl>.
Module <i2c_master_bit_ctrl> is correct for synthesis.
 
Analyzing module <nsgpio16LE> in library <work>.
Module <nsgpio16LE> is correct for synthesis.
 
Analyzing module <settings_bus_16LE> in library <work>.
	AWIDTH = 32'sb00000000000000000000000000001011
	RWIDTH = 32'sb00000000000000000000000000000110
Module <settings_bus_16LE> is correct for synthesis.
 
Analyzing module <atr_controller16> in library <work>.
	ATR_FULL_DUPLEX = 4'b0011
	ATR_IDLE = 4'b0000
	ATR_RX = 4'b0010
	ATR_TX = 4'b0001
Module <atr_controller16> is correct for synthesis.
 
Analyzing module <setting_reg.4> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000110100
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.4> is correct for synthesis.
 
Analyzing module <wb_readback_mux_16LE> in library <work>.
Module <wb_readback_mux_16LE> is correct for synthesis.
 
Analyzing module <time_64bit> in library <work>.
	BASE = 32'sb00000000000000000000000000101000
	MIMO_SYNC = 32'sb00000000000000000000000000000101
	NEXT_SECS = 32'sb00000000000000000000000000000000
	NEXT_TICKS = 32'sb00000000000000000000000000000001
	PPS_IMM = 32'sb00000000000000000000000000000011
	PPS_POLSRC = 32'sb00000000000000000000000000000010
	TICKS_PER_SEC = 32'b00000011110100001001000000000000
	TPS = 32'sb00000000000000000000000000000100
Module <time_64bit> is correct for synthesis.
 
Analyzing module <setting_reg.20> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000101001
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.20> is correct for synthesis.
 
Analyzing module <setting_reg.21> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000101000
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.21> is correct for synthesis.
 
Analyzing module <setting_reg.22> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000101010
	width = 32'sb00000000000000000000000000000010
Module <setting_reg.22> is correct for synthesis.
 
Analyzing module <setting_reg.23> in library <work>.
	at_reset = 32'b00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000101011
	width = 32'sb00000000000000000000000000000001
Module <setting_reg.23> is correct for synthesis.
 
Analyzing module <setting_reg.24> in library <work>.
	at_reset = 32'b00000011110100001001000000000000
	my_addr = 32'sb00000000000000000000000000101100
	width = 32'sb00000000000000000000000000100000
Module <setting_reg.24> is correct for synthesis.
 
Analyzing module <setting_reg.25> in library <work>.
	at_reset = 32'sb00000000000000000000000000000000
	my_addr = 32'sb00000000000000000000000000101101
	width = 32'sb00000000000000000000000000001001
Module <setting_reg.25> is correct for synthesis.
 
Analyzing module <time_sender> in library <work>.
	COMMA = 8'b10111100
	HEAD = 8'b00111100
	SEND_HEAD = 32'sb00000000000000000000000000000001
	SEND_IDLE = 32'sb00000000000000000000000000000000
	SEND_T0 = 32'sb00000000000000000000000000000010
	SEND_T1 = 32'sb00000000000000000000000000000011
	SEND_T2 = 32'sb00000000000000000000000000000100
	SEND_T3 = 32'sb00000000000000000000000000000101
	SEND_T4 = 32'sb00000000000000000000000000000110
	SEND_T5 = 32'sb00000000000000000000000000000111
	SEND_T6 = 32'sb00000000000000000000000000001000
	SEND_T7 = 32'sb00000000000000000000000000001001
	SEND_TAIL = 32'sb00000000000000000000000000001010
	TAIL = 8'b11110111
Module <time_sender> is correct for synthesis.
 
Analyzing module <encode_8b10b> in library <work>.
Module <encode_8b10b> is correct for synthesis.
 
Analyzing module <time_receiver> in library <work>.
	COMMA_0 = 10'b1010000011
	COMMA_1 = 10'b0101111100
	HEAD = 9'b100111100
	STATE_IDLE = 32'sb00000000000000000000000000000000
	STATE_T0 = 32'sb00000000000000000000000000000001
	STATE_T1 = 32'sb00000000000000000000000000000010
	STATE_T2 = 32'sb00000000000000000000000000000011
	STATE_T3 = 32'sb00000000000000000000000000000100
	STATE_T4 = 32'sb00000000000000000000000000000101
	STATE_T5 = 32'sb00000000000000000000000000000110
	STATE_T6 = 32'sb00000000000000000000000000000111
	STATE_T7 = 32'sb00000000000000000000000000001000
	STATE_TAIL = 32'sb00000000000000000000000000001001
	TAIL = 9'b111110111
Module <time_receiver> is correct for synthesis.
 
Analyzing module <decode_8b10b> in library <work>.
Module <decode_8b10b> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <cic_decim> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <cic_decim> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <cic_interp> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <cic_interp> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <setting_reg_1>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_1> synthesized.


Synthesizing Unit <reset_sync>.
    Related source file is "../../../control_lib/reset_sync.v".
    Found 1-bit register for signal <reset_out>.
    Found 1-bit register for signal <reset_int>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reset_sync> synthesized.


Synthesizing Unit <setting_reg_2>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_2> synthesized.


Synthesizing Unit <setting_reg_3>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_3> synthesized.


Synthesizing Unit <wb_1master>.
    Related source file is "../../../control_lib/wb_1master.v".
WARNING:Xst:647 - Input <rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <wb_1master> synthesized.


Synthesizing Unit <nsgpio16LE>.
    Related source file is "../../../control_lib/nsgpio16LE.v".
WARNING:Xst:647 - Input <adr_i<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <dat_o>.
    Found 1-bit register for signal <ack_o>.
    Found 32-bit register for signal <ctrl>.
    Found 16-bit 8-to-1 multiplexer for signal <dat_o$mux0000> created at line 80.
    Found 32-bit register for signal <dbg>.
    Found 32-bit register for signal <ddr>.
    Found 32-bit tristate buffer for signal <igpio>.
    Found 32-bit register for signal <lgpio>.
    Found 32-bit register for signal <line>.
    Summary:
	inferred 177 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <nsgpio16LE> synthesized.


Synthesizing Unit <settings_bus_16LE>.
    Related source file is "../../../control_lib/settings_bus_16LE.v".
WARNING:Xst:647 - Input <wb_adr_i<10:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <addr>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 32-bit register for signal <data>.
    Found 1-bit register for signal <stb_int>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <settings_bus_16LE> synthesized.


Synthesizing Unit <atr_controller16>.
    Related source file is "../../../control_lib/atr_controller16.v".
WARNING:Xst:647 - Input <master_time> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr_i<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <state>.
    Found 4x16-bit ROM for signal <state$mux0000> created at line 53.
    Found 16-bit register for signal <dat_o>.
    Found 1-bit register for signal <ack_o>.
    Found 32-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 34.
    Found 16-bit register for signal <state>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <atr_ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 ROM(s).
	inferred 545 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <atr_controller16> synthesized.


Synthesizing Unit <setting_reg_4>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_4> synthesized.


Synthesizing Unit <wb_readback_mux_16LE>.
    Related source file is "../../../control_lib/wb_readback_mux_16LE.v".
WARNING:Xst:647 - Input <wb_adr_i<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_ack_o>.
    Found 32-bit register for signal <data>.
    Found 1-bit 16-to-1 multiplexer for signal <data_16$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_17$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_18$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_19$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_20$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_21$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_22$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_23$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_24$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_25$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_26$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_27$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_28$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_29$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_30$mux0000> created at line 51.
    Found 1-bit 16-to-1 multiplexer for signal <data_31$mux0000> created at line 51.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_readback_mux_16LE> synthesized.


Synthesizing Unit <gpmc_to_fifo_async>.
    Related source file is "../../../gpmc/gpmc_to_fifo_async.v".
WARNING:Xst:647 - Input <EM_NBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_del<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit register for signal <data_o>.
    Found 1-bit register for signal <bus_error>.
    Found 1-bit register for signal <src_rdy_o>.
    Found 1-bit register for signal <fifo_ready>.
    Found 16-bit up counter for signal <counter>.
    Found 2-bit register for signal <cs_del>.
    Found 16-bit comparator greater for signal <fifo_ready$cmp_gt0000> created at line 60.
    Found 17-bit comparator equal for signal <last_write>.
    Found 16-bit adder carry out for signal <last_write$addsub0000> created at line 28.
    Found 2-bit register for signal <we_del>.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <gpmc_to_fifo_async> synthesized.


Synthesizing Unit <fifo19_to_fifo36>.
    Related source file is "../../../fifo/fifo19_to_fifo36.v".
WARNING:Xst:647 - Input <clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <dat0>.
    Found 16-bit register for signal <dat1>.
    Found 1-bit register for signal <f36_eof>.
    Found 2-bit register for signal <f36_occ>.
    Found 1-bit register for signal <f36_sof>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  36 D-type flip-flop(s).
Unit <fifo19_to_fifo36> synthesized.


Synthesizing Unit <fifo36_to_fifo19>.
    Related source file is "../../../fifo/fifo36_to_fifo19.v".
WARNING:Xst:647 - Input <clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <phase>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fifo36_to_fifo19> synthesized.


Synthesizing Unit <fifo_to_gpmc_async>.
    Related source file is "../../../gpmc/fifo_to_gpmc_async.v".
WARNING:Xst:647 - Input <data_i<17:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_rdy_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <oe_del<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <first_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <counter> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Found 3-bit register for signal <cs_del>.
    Found 3-bit register for signal <oe_del>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <fifo_to_gpmc_async> synthesized.


Synthesizing Unit <gpmc_wb>.
    Related source file is "../../../gpmc/gpmc_wb.v".
WARNING:Xst:647 - Input <EM_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_stb_o>.
    Found 16-bit register for signal <wb_dat_mosi>.
    Found 11-bit register for signal <wb_adr_o>.
    Found 2-bit register for signal <wb_sel_o>.
    Found 1-bit register for signal <wb_we_o>.
    Found 2-bit register for signal <cs_del>.
    Found 16-bit register for signal <EM_D_hold>.
    Found 2-bit register for signal <oe_del>.
    Found 2-bit register for signal <we_del>.
    Summary:
	inferred  53 D-type flip-flop(s).
Unit <gpmc_wb> synthesized.


Synthesizing Unit <ram_2port_1>.
    Related source file is "../../../control_lib/ram_2port.v".
    Found 1024x18-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 18-bit register for signal <doa>.
    Found 18-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  36 D-type flip-flop(s).
Unit <ram_2port_1> synthesized.


Synthesizing Unit <ram_2port_2>.
    Related source file is "../../../control_lib/ram_2port.v".
    Found 8192x36-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 36-bit register for signal <doa>.
    Found 36-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
Unit <ram_2port_2> synthesized.


Synthesizing Unit <ram_2port_3>.
    Related source file is "../../../control_lib/ram_2port.v".
    Found 4096x18-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 18-bit register for signal <doa>.
    Found 18-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  36 D-type flip-flop(s).
Unit <ram_2port_3> synthesized.


Synthesizing Unit <setting_reg_5>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_5> synthesized.


Synthesizing Unit <setting_reg_6>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_6> synthesized.


Synthesizing Unit <setting_reg_7>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_7> synthesized.


Synthesizing Unit <setting_reg_8>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <setting_reg_8> synthesized.


Synthesizing Unit <setting_reg_9>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 2-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <setting_reg_9> synthesized.


Synthesizing Unit <cic_strober_1>.
    Related source file is "../../../sdr_lib/cic_strober.v".
    Found 8-bit register for signal <counter>.
    Found 8-bit subtractor for signal <counter$addsub0000> created at line 43.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cic_strober_1> synthesized.


Synthesizing Unit <round_1>.
    Related source file is "../../../sdr_lib/round.v".
    Found 16-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <round_1> synthesized.


Synthesizing Unit <round_2>.
    Related source file is "../../../sdr_lib/round.v".
    Found 15-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <round_2> synthesized.


Synthesizing Unit <clip_1>.
    Related source file is "../../../sdr_lib/clip.v".
Unit <clip_1> synthesized.


Synthesizing Unit <cordic_stage_1>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_1> synthesized.


Synthesizing Unit <cordic_stage_2>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_2> synthesized.


Synthesizing Unit <cordic_stage_3>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_3> synthesized.


Synthesizing Unit <cordic_stage_4>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_4> synthesized.


Synthesizing Unit <cordic_stage_5>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_5> synthesized.


Synthesizing Unit <cordic_stage_6>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_6> synthesized.


Synthesizing Unit <cordic_stage_7>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_7> synthesized.


Synthesizing Unit <cordic_stage_8>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_8> synthesized.


Synthesizing Unit <cordic_stage_9>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_9> synthesized.


Synthesizing Unit <cordic_stage_10>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_10> synthesized.


Synthesizing Unit <cordic_stage_11>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_11> synthesized.


Synthesizing Unit <cordic_stage_12>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_12> synthesized.


Synthesizing Unit <cordic_stage_13>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_13> synthesized.


Synthesizing Unit <cordic_stage_14>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_14> synthesized.


Synthesizing Unit <cordic_stage_15>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_15> synthesized.


Synthesizing Unit <cordic_stage_16>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_16> synthesized.


Synthesizing Unit <cordic_stage_17>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_17> synthesized.


Synthesizing Unit <cordic_stage_18>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_18> synthesized.


Synthesizing Unit <cordic_stage_19>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_19> synthesized.


Synthesizing Unit <cordic_stage_20>.
    Related source file is "../../../sdr_lib/cordic_stage.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <xo>.
    Found 26-bit register for signal <yo>.
    Found 23-bit register for signal <zo>.
    Found 26-bit addsub for signal <xo$mux0000>.
    Found 26-bit addsub for signal <yo$mux0000>.
    Found 23-bit addsub for signal <zo$mux0000>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cordic_stage_20> synthesized.


Synthesizing Unit <sign_extend_1>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_1> synthesized.


Synthesizing Unit <cic_dec_shifter>.
    Related source file is "../../../sdr_lib/cic_dec_shifter.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <shift> of Case statement line 77 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <shift> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <shift>.
Unit <cic_dec_shifter> synthesized.


Synthesizing Unit <round_3>.
    Related source file is "../../../sdr_lib/round.v".
    Found 18-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <round_3> synthesized.


Synthesizing Unit <add2_1>.
    Related source file is "../../../sdr_lib/add2.v".
WARNING:Xst:646 - Signal <sum_int<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <sum_int>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add2_1> synthesized.


Synthesizing Unit <round_4>.
    Related source file is "../../../sdr_lib/round.v".
    Found 18-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <round_4> synthesized.


Synthesizing Unit <sign_extend_2>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_2> synthesized.


Synthesizing Unit <add2_and_round_1>.
    Related source file is "../../../sdr_lib/add2_and_round.v".
    Found 22-bit adder for signal <sum>.
    Found 23-bit adder for signal <sum_int>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <add2_and_round_1> synthesized.


Synthesizing Unit <sign_extend_3>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_3> synthesized.


Synthesizing Unit <add2_2>.
    Related source file is "../../../sdr_lib/add2.v".
WARNING:Xst:646 - Signal <sum_int<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit adder for signal <sum_int>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add2_2> synthesized.


Synthesizing Unit <round_5>.
    Related source file is "../../../sdr_lib/round.v".
    Found 18-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <round_5> synthesized.


Synthesizing Unit <setting_reg_10>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_10> synthesized.


Synthesizing Unit <setting_reg_11>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_11> synthesized.


Synthesizing Unit <setting_reg_12>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_12> synthesized.


Synthesizing Unit <time_compare>.
    Related source file is "../../../timing/time_compare.v".
WARNING:Xst:646 - Signal <tick_match> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tick_late> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sec_match> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sec_late> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 33-bit comparator greater for signal <too_early>.
    Found 53-bit comparator greater for signal <late>.
    Found 58-bit comparator less for signal <early>.
    Found 58-bit comparator equal for signal <now>.
    Found 32-bit adder carry out for signal <add0000$addsub0000> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <time_compare> synthesized.


Synthesizing Unit <setting_reg_13>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_13> synthesized.


Synthesizing Unit <setting_reg_14>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_14> synthesized.


Synthesizing Unit <setting_reg_15>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_15> synthesized.


Synthesizing Unit <setting_reg_16>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 16-bit register for signal <out>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <setting_reg_16> synthesized.


Synthesizing Unit <setting_reg_17>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 4-bit register for signal <out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <setting_reg_17> synthesized.


Synthesizing Unit <setting_reg_18>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_18> synthesized.


Synthesizing Unit <setting_reg_19>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_19> synthesized.


Synthesizing Unit <setting_reg_26>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 2-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <setting_reg_26> synthesized.


Synthesizing Unit <setting_reg_27>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_27> synthesized.


Synthesizing Unit <setting_reg_28>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_28> synthesized.


Synthesizing Unit <setting_reg_29>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_29> synthesized.


Synthesizing Unit <setting_reg_30>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 10-bit register for signal <out>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <setting_reg_30> synthesized.


Synthesizing Unit <setting_reg_31>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <setting_reg_31> synthesized.


Synthesizing Unit <cic_strober_2>.
    Related source file is "../../../sdr_lib/cic_strober.v".
    Found 8-bit register for signal <counter>.
    Found 8-bit subtractor for signal <counter$addsub0000> created at line 43.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cic_strober_2> synthesized.


Synthesizing Unit <cic_strober_3>.
    Related source file is "../../../sdr_lib/cic_strober.v".
    Found 2-bit register for signal <counter>.
    Found 2-bit subtractor for signal <counter$addsub0000> created at line 43.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cic_strober_3> synthesized.


Synthesizing Unit <clip_2>.
    Related source file is "../../../sdr_lib/clip.v".
Unit <clip_2> synthesized.


Synthesizing Unit <round_6>.
    Related source file is "../../../sdr_lib/round.v".
    Found 18-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <round_6> synthesized.


Synthesizing Unit <add2_and_round_2>.
    Related source file is "../../../sdr_lib/add2_and_round.v".
    Found 18-bit adder for signal <sum>.
    Found 19-bit adder for signal <sum_int>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <add2_and_round_2> synthesized.


Synthesizing Unit <sign_extend_5>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_5> synthesized.


Synthesizing Unit <round_7>.
    Related source file is "../../../sdr_lib/round.v".
    Found 21-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <round_7> synthesized.


Synthesizing Unit <clip_3>.
    Related source file is "../../../sdr_lib/clip.v".
Unit <clip_3> synthesized.


Synthesizing Unit <sign_extend_4>.
    Related source file is "../../../sdr_lib/sign_extend.v".
Unit <sign_extend_4> synthesized.


Synthesizing Unit <cic_int_shifter>.
    Related source file is "../../../sdr_lib/cic_int_shifter.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <shift> of Case statement line 74 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <shift> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <shift>.
Unit <cic_int_shifter> synthesized.


Synthesizing Unit <setting_reg_32>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_32> synthesized.


Synthesizing Unit <setting_reg_33>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_33> synthesized.


Synthesizing Unit <spi_clgen>.
    Related source file is "../../../opencores/spi/rtl/verilog/spi_clgen.v".
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <pos_edge>.
    Found 1-bit register for signal <neg_edge>.
    Found 8-bit down counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <spi_clgen> synthesized.


Synthesizing Unit <spi_shift>.
    Related source file is "../../../opencores/spi/rtl/verilog/spi_shift.v".
WARNING:Xst:646 - Signal <tx_bit_pos<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_bit_pos<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <s_out>.
    Found 1-bit register for signal <tip>.
    Found 1-bit 128-to-1 multiplexer for signal <$varindex0000> created at line 119.
    Found 8-bit register for signal <cnt>.
    Found 128-bit register for signal <data>.
    Found 8-bit subtractor for signal <rx_bit_pos$addsub0000> created at line 80.
    Found 8-bit adder for signal <rx_bit_pos$addsub0001> created at line 80.
    Found 8-bit subtractor for signal <tx_bit_pos$addsub0000> created at line 79.
    Found 8-bit subtractor for signal <tx_bit_pos$sub0000> created at line 79.
    Summary:
	inferred 138 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <spi_shift> synthesized.


Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v".
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 50                                             |
    | Inputs             | 6                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | c_state$not0000           (positive)           |
    | Reset              | nReset                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <cmd_stop>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit subtractor for signal <cnt$addsub0000> created at line 223.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <i2c_master_bit_ctrl> synthesized.


Synthesizing Unit <setting_reg_20>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_20> synthesized.


Synthesizing Unit <setting_reg_21>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_21> synthesized.


Synthesizing Unit <setting_reg_22>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 2-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <setting_reg_22> synthesized.


Synthesizing Unit <setting_reg_23>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <setting_reg_23> synthesized.


Synthesizing Unit <setting_reg_24>.
    Related source file is "../../../control_lib/setting_reg.v".
    Found 1-bit register for signal <changed>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <setting_reg_24> synthesized.


Synthesizing Unit <setting_reg_25>.
    Related source file is "../../../control_lib/setting_reg.v".
WARNING:Xst:647 - Input <in<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <changed>.
    Found 9-bit register for signal <out>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <setting_reg_25> synthesized.


Synthesizing Unit <encode_8b10b>.
    Related source file is "../../../opencores/8b10b/encode_8b10b.v".
WARNING:Xst:646 - Signal <illegalk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <dispout>.
    Found 1-bit xor2 for signal <dataout$xor0000> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0001> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0002> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0003> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0004> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0005> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0006> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0007> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0008> created at line 114.
    Found 1-bit xor2 for signal <dataout$xor0009> created at line 114.
    Found 1-bit xor2 for signal <disp6>.
    Found 1-bit xor2 for signal <jo$xor0000> created at line 76.
Unit <encode_8b10b> synthesized.


Synthesizing Unit <decode_8b10b>.
    Related source file is "../../../opencores/8b10b/decode_8b10b.v".
WARNING:Xst:646 - Signal <p31e> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p31dnenin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p22enin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p22ei> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <k28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cdei> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <alt7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <ao>.
    Found 1-bit xor2 for signal <bo>.
    Found 1-bit xor2 for signal <co>.
    Found 1-bit xor2 for signal <do>.
    Found 1-bit xor2 for signal <eo>.
    Found 1-bit xor2 for signal <ho$xor0000> created at line 127.
    Found 1-bit xor2 for signal <p22bceeqi$xor0000> created at line 54.
Unit <decode_8b10b> synthesized.


Synthesizing Unit <spi_top16>.
    Related source file is "../../../opencores/spi/rtl/verilog/spi_top16.v".
WARNING:Xst:647 - Input <wb_adr_i<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_int_o>.
    Found 16-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 14-bit register for signal <ctrl>.
    Found 16-bit register for signal <divider>.
    Found 16-bit register for signal <ss>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <spi_top16> synthesized.


Synthesizing Unit <fifo_short_5>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_5> synthesized.


Synthesizing Unit <fifo_long_1>.
    Related source file is "../../../fifo/fifo_long.v".
    Found 16-bit updown counter for signal <space>.
    Found 16-bit updown counter for signal <occupied>.
    Found 10-bit comparator equal for signal <becoming_full>.
    Found 10-bit subtractor for signal <dont_write_past_me>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 10-bit register for signal <rd_addr>.
    Found 10-bit adder for signal <rd_addr$share0000> created at line 75.
    Found 2-bit register for signal <read_state>.
    Found 10-bit comparator equal for signal <read_state$cmp_eq0005> created at line 91.
    Found 10-bit up counter for signal <wr_addr>.
    Summary:
	inferred   3 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fifo_long_1> synthesized.


Synthesizing Unit <fifo_short_4>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_4> synthesized.


Synthesizing Unit <fifo_long_2>.
    Related source file is "../../../fifo/fifo_long.v".
    Found 16-bit updown counter for signal <space>.
    Found 16-bit updown counter for signal <occupied>.
    Found 13-bit comparator equal for signal <becoming_full>.
    Found 13-bit subtractor for signal <dont_write_past_me>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 13-bit register for signal <rd_addr>.
    Found 13-bit adder for signal <rd_addr$share0000> created at line 75.
    Found 2-bit register for signal <read_state>.
    Found 13-bit comparator equal for signal <read_state$cmp_eq0005> created at line 91.
    Found 13-bit up counter for signal <wr_addr>.
    Summary:
	inferred   3 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fifo_long_2> synthesized.


Synthesizing Unit <fifo_long_3>.
    Related source file is "../../../fifo/fifo_long.v".
    Found 16-bit updown counter for signal <space>.
    Found 16-bit updown counter for signal <occupied>.
    Found 12-bit comparator equal for signal <becoming_full>.
    Found 12-bit subtractor for signal <dont_write_past_me>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$share0000> created at line 75.
    Found 2-bit register for signal <read_state>.
    Found 12-bit comparator equal for signal <read_state$cmp_eq0005> created at line 91.
    Found 12-bit up counter for signal <wr_addr>.
    Summary:
	inferred   3 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fifo_long_3> synthesized.


Synthesizing Unit <fifo_short_6>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_6> synthesized.


Synthesizing Unit <cordic_z24>.
    Related source file is "../../../sdr_lib/cordic_z24.v".
WARNING:Xst:646 - Signal <y20<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y20<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x20<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x20<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit register for signal <x0>.
    Found 26-bit adder for signal <x0$addsub0000> created at line 89.
    Found 26-bit register for signal <y0>.
    Found 26-bit adder for signal <y0$addsub0000> created at line 90.
    Found 23-bit register for signal <z0>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <cordic_z24> synthesized.


Synthesizing Unit <cic_decim>.
    Related source file is "../../../sdr_lib/cic_decim.v".
    Found 24-bit register for signal <signal_out>.
    Found 208-bit register for signal <differentiator>.
    Found 52-bit up accumulator for signal <integrator>.
    Found 208-bit register for signal <pipeline>.
    Found 52-bit subtractor for signal <pipeline_0$sub0000> created at line 72.
    Found 52-bit subtractor for signal <pipeline_1$sub0000> created at line 76.
    Found 52-bit subtractor for signal <pipeline_2$sub0000> created at line 76.
    Found 52-bit subtractor for signal <pipeline_3$sub0000> created at line 76.
    Found 52-bit register for signal <sampler>.
    Summary:
	inferred   4 Accumulator(s).
	inferred 492 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <cic_decim> synthesized.


Synthesizing Unit <round_reg_1>.
    Related source file is "../../../sdr_lib/round_reg.v".
    Found 18-bit register for signal <out>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <round_reg_1> synthesized.


Synthesizing Unit <small_hb_dec>.
    Related source file is "../../../sdr_lib/small_hb_dec.v".
    Found 1-bit register for signal <stb_out>.
    Found 36-bit register for signal <accum>.
    Found 36-bit adder for signal <accum$mux0000>.
    Found 18-bit register for signal <d1>.
    Found 18-bit register for signal <d2>.
    Found 18-bit register for signal <d3>.
    Found 18-bit register for signal <d4>.
    Found 18-bit register for signal <d5>.
    Found 18-bit register for signal <d6>.
    Found 18-bit register for signal <data_in_d1>.
    Found 18-bit register for signal <final_sum>.
    Found 1-bit register for signal <go_d1>.
    Found 1-bit register for signal <go_d2>.
    Found 1-bit register for signal <go_d3>.
    Found 1-bit register for signal <go_d4>.
    Found 18-bit register for signal <middle>.
    Found 18-bit register for signal <middle_d1>.
    Found 1-bit register for signal <phase>.
    Found 1-bit register for signal <stb_in_d1>.
    Found 18-bit register for signal <sum_a>.
    Found 18-bit register for signal <sum_b>.
    Summary:
	inferred 259 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <small_hb_dec> synthesized.


Synthesizing Unit <clip_reg_1>.
    Related source file is "../../../sdr_lib/clip_reg.v".
    Found 14-bit register for signal <out>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <clip_reg_1> synthesized.


Synthesizing Unit <srl>.
    Related source file is "../../../control_lib/srl.v".
Unit <srl> synthesized.


Synthesizing Unit <add2_reg_1>.
    Related source file is "../../../sdr_lib/add2_reg.v".
    Found 18-bit register for signal <sum>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <add2_reg_1> synthesized.


Synthesizing Unit <add2_and_round_reg_1>.
    Related source file is "../../../sdr_lib/add2_and_round_reg.v".
    Found 22-bit register for signal <sum>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <add2_and_round_reg_1> synthesized.


Synthesizing Unit <acc_1>.
    Related source file is "../../../sdr_lib/acc.v".
    Found 24-bit register for signal <out>.
    Found 24-bit adder for signal <sum_int>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <acc_1> synthesized.


Synthesizing Unit <add2_reg_2>.
    Related source file is "../../../sdr_lib/add2_reg.v".
    Found 25-bit register for signal <sum>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <add2_reg_2> synthesized.


Synthesizing Unit <round_reg_2>.
    Related source file is "../../../sdr_lib/round_reg.v".
    Found 18-bit register for signal <out>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <round_reg_2> synthesized.


Synthesizing Unit <fifo_short_1>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_1> synthesized.


Synthesizing Unit <fifo_short_2>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_2> synthesized.


Synthesizing Unit <fifo_short_3>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_3> synthesized.


Synthesizing Unit <vita_tx_control>.
    Related source file is "../../../vrt/vita_tx_control.v".
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <error_policy<31:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <early> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <packet_consumed>.
    Found 1-bit register for signal <run>.
    Found 32-bit register for signal <error_code>.
    Found 20-bit down counter for signal <countdown>.
    Found 3-bit register for signal <ibs_state>.
    Found 1-bit register for signal <late_del>.
    Found 1-bit register for signal <late_qual>.
    Found 1-bit register for signal <send_ack>.
    Found 1-bit register for signal <send_error>.
    Summary:
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
Unit <vita_tx_control> synthesized.


Synthesizing Unit <trigger_context_pkt>.
    Related source file is "../../../vrt/trigger_context_pkt.v".
WARNING:Xst:1780 - Signal <enable_timed> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <trigger>.
    Found 31-bit up counter for signal <cycle_count>.
    Found 31-bit up counter for signal <packet_count>.
    Found 31-bit comparator lessequal for signal <trigger$cmp_le0000> created at line 47.
    Found 31-bit comparator lessequal for signal <trigger$cmp_le0001> created at line 47.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <trigger_context_pkt> synthesized.


Synthesizing Unit <fifo_short_7>.
    Related source file is "../../../fifo/fifo_short.v".
    Found 5-bit updown counter for signal <space>.
    Found 5-bit updown counter for signal <occupied>.
    Found 4-bit updown counter for signal <a>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <fifo_short_7> synthesized.


Synthesizing Unit <cic_interp>.
    Related source file is "../../../sdr_lib/cic_interp.v".
    Found 18-bit register for signal <signal_out>.
    Found 156-bit register for signal <differentiator>.
    Found 39-bit up accumulator for signal <integrator>.
    Found 156-bit register for signal <pipeline>.
    Found 39-bit subtractor for signal <pipeline_0$sub0000> created at line 71.
    Found 39-bit subtractor for signal <pipeline_1$sub0000> created at line 75.
    Found 39-bit subtractor for signal <pipeline_2$sub0000> created at line 75.
    Found 39-bit subtractor for signal <pipeline_3$sub0000> created at line 75.
    Summary:
	inferred   4 Accumulator(s).
	inferred 330 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <cic_interp> synthesized.


Synthesizing Unit <add2_and_round_reg_2>.
    Related source file is "../../../sdr_lib/add2_and_round_reg.v".
    Found 18-bit register for signal <sum>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <add2_and_round_reg_2> synthesized.


Synthesizing Unit <acc_2>.
    Related source file is "../../../sdr_lib/acc.v".
    Found 37-bit register for signal <out>.
    Found 37-bit adder for signal <sum_int>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <acc_2> synthesized.


Synthesizing Unit <round_reg_3>.
    Related source file is "../../../sdr_lib/round_reg.v".
    Found 21-bit register for signal <out>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <round_reg_3> synthesized.


Synthesizing Unit <clip_reg_2>.
    Related source file is "../../../sdr_lib/clip_reg.v".
    Found 18-bit register for signal <out>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <clip_reg_2> synthesized.


Synthesizing Unit <shortfifo>.
    Related source file is "../../../control_lib/shortfifo.v".
    Found 5-bit updown counter for signal <space>.
    Found 1-bit register for signal <empty>.
    Found 5-bit updown counter for signal <occupied>.
    Found 1-bit register for signal <full>.
    Found 4-bit updown counter for signal <a>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <shortfifo> synthesized.


Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v".
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 31                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | nReset                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <ack_out>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 3-bit register for signal <dcnt>.
    Found 3-bit subtractor for signal <dcnt$addsub0000> created at line 192.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <shift>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <i2c_master_byte_ctrl> synthesized.


Synthesizing Unit <time_sender>.
    Related source file is "../../../timing/time_sender.v".
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 22                                             |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <exp_time_out>.
    Found 4-bit up counter for signal <bit_count>.
    Found 8-bit register for signal <datain>.
    Found 10-bit register for signal <dataout_reg>.
    Found 1-bit register for signal <disp_reg>.
    Found 1-bit register for signal <k>.
    Found 64-bit register for signal <vita_time_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  85 D-type flip-flop(s).
Unit <time_sender> synthesized.


Synthesizing Unit <time_receiver>.
    Related source file is "../../../timing/time_receiver.v".
WARNING:Xst:646 - Signal <error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <sync_rcvd>.
    Found 64-bit register for signal <vita_time>.
    Found 4-bit up counter for signal <bit_count>.
    Found 9-bit register for signal <dataout_reg>.
    Found 1-bit register for signal <disp_reg>.
    Found 1-bit register for signal <exp_time_in_reg>.
    Found 1-bit register for signal <exp_time_in_reg2>.
    Found 10-bit register for signal <shiftreg>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <sync_rcvd_pre>.
    Found 64-bit register for signal <vita_time_pre>.
    Summary:
	inferred   1 Counter(s).
	inferred 156 D-type flip-flop(s).
Unit <time_receiver> synthesized.


Synthesizing Unit <vita_rx_control>.
    Related source file is "../../../vrt/vita_rx_control.v".
WARNING:Xst:1780 - Signal <pkt_fifo_line> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_line> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <early> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <chain>.
    Found 3-bit register for signal <ibs_state>.
    Found 29-bit register for signal <lines_left>.
    Found 29-bit subtractor for signal <lines_left$addsub0000> created at line 149.
    Found 29-bit register for signal <lines_total>.
    Found 64-bit register for signal <rcvtime>.
    Found 1-bit register for signal <reload>.
    Found 1-bit register for signal <sc_pre2>.
    Found 1-bit register for signal <send_imm>.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <vita_rx_control> synthesized.


Synthesizing Unit <vita_rx_framer>.
    Related source file is "../../../vrt/vita_rx_framer.v".
WARNING:Xst:1305 - Output <fifo_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <fifo_full> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <vita_trailer<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_trailer<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<31:29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vita_header<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sample_fifo_in_rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <has_trailer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <pkt_count>.
    Found 16-bit up counter for signal <sample_ctr>.
    Found 4-bit comparator not equal for signal <sample_ctr$cmp_ne0000> created at line 159.
    Found 4-bit comparator equal for signal <sample_fifo_dst_rdy_o$cmp_eq0000> created at line 206.
    Found 4-bit subtractor for signal <sample_fifo_dst_rdy_o$sub0000> created at line 206.
    Found 4-bit up counter for signal <sample_phase>.
    Found 1-bit register for signal <trl_eob>.
    Found 16-bit adder for signal <vita_pkt_len>.
    Found 4-bit register for signal <vita_state>.
    Found 4-bit adder for signal <vita_state$addsub0000> created at line 177.
    Found 16-bit comparator equal for signal <vita_state$cmp_eq0001> created at line 164.
    Summary:
	inferred   3 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <vita_rx_framer> synthesized.


Synthesizing Unit <fifo36_mux_1>.
    Related source file is "../../../fifo/fifo36_mux.v".
    Found 2-bit register for signal <state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <fifo36_mux_1> synthesized.


Synthesizing Unit <i2c_master_top>.
    Related source file is "../../../opencores/i2c/rtl/verilog/i2c_master_top.v".
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 1-bit register for signal <al>.
    Found 8-bit register for signal <cr>.
    Found 8-bit register for signal <ctr>.
    Found 1-bit register for signal <irq_flag>.
    Found 16-bit register for signal <prer>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 8-bit register for signal <txr>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_dat_o$mux0000> created at line 165.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <i2c_master_top> synthesized.


Synthesizing Unit <time_64bit>.
    Related source file is "../../../timing/time_64bit.v".
WARNING:Xst:646 - Signal <pps_source> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <end_of_second> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <vita_time_pps>.
    Found 32-bit comparator lessequal for signal <mimo_sync_now$cmp_le0000> created at line 146.
    Found 32-bit adder for signal <mimo_ticks>.
    Found 2-bit register for signal <pps_del>.
    Found 1-bit register for signal <pps_reg_n>.
    Found 1-bit register for signal <pps_reg_p>.
    Found 32-bit register for signal <seconds>.
    Found 32-bit adder for signal <seconds$addsub0000> created at line 112.
    Found 32-bit comparator equal for signal <seconds$cmp_eq0000> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <seconds$mux0000>.
    Found 1-bit register for signal <set_on_next_pps>.
    Found 16-bit up counter for signal <sync_counter>.
    Found 32-bit register for signal <ticks>.
    Found 32-bit comparator equal for signal <ticks$cmp_eq0000> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <ticks$mux0000>.
    Found 32-bit adder for signal <ticks_plus_one$add0000> created at line 92.
    Summary:
	inferred   1 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <time_64bit> synthesized.


Synthesizing Unit <fifo_cascade_1>.
    Related source file is "../../../fifo/fifo_cascade.v".
    Found 16-bit adder for signal <space>.
    Found 16-bit adder for signal <occupied>.
    Found 16-bit adder for signal <occupied$addsub0000> created at line 46.
    Found 16-bit adder for signal <space$addsub0000> created at line 45.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <fifo_cascade_1> synthesized.


Synthesizing Unit <fifo_cascade_2>.
    Related source file is "../../../fifo/fifo_cascade.v".
    Found 16-bit adder for signal <space>.
    Found 16-bit adder for signal <occupied>.
    Found 16-bit adder for signal <occupied$addsub0000> created at line 46.
    Found 16-bit adder for signal <space$addsub0000> created at line 45.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <fifo_cascade_2> synthesized.


Synthesizing Unit <fifo_cascade_3>.
    Related source file is "../../../fifo/fifo_cascade.v".
    Found 16-bit adder for signal <space>.
    Found 16-bit adder for signal <occupied>.
    Found 16-bit adder for signal <occupied$addsub0000> created at line 46.
    Found 16-bit adder for signal <space$addsub0000> created at line 45.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <fifo_cascade_3> synthesized.


Synthesizing Unit <fifo_watcher>.
    Related source file is "../../../gpmc/fifo_watcher.v".
WARNING:Xst:647 - Input <sof1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sof2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <bus_error>.
    Found 1-bit register for signal <have_packet>.
    Found 16-bit up counter for signal <counter>.
    Found 5-bit comparator greater for signal <have_packet$cmp_gt0000> created at line 45.
    Found 1-bit register for signal <in_packet>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <fifo_watcher> synthesized.


Synthesizing Unit <rx_dcoffset_1>.
    Related source file is "../../../sdr_lib/rx_dcoffset.v".
WARNING:Xst:647 - Input <set_data<30:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <fixed_dco> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit subtractor for signal <adc_out_int>.
    Found 1-bit register for signal <fixed>.
    Found 32-bit register for signal <integrator>.
    Found 32-bit adder for signal <integrator$addsub0000> created at line 31.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <rx_dcoffset_1> synthesized.


Synthesizing Unit <rx_dcoffset_2>.
    Related source file is "../../../sdr_lib/rx_dcoffset.v".
WARNING:Xst:647 - Input <set_data<30:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <fixed_dco> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit subtractor for signal <adc_out_int>.
    Found 1-bit register for signal <fixed>.
    Found 32-bit register for signal <integrator>.
    Found 32-bit adder for signal <integrator$addsub0000> created at line 31.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <rx_dcoffset_2> synthesized.


Synthesizing Unit <hb_dec>.
    Related source file is "../../../sdr_lib/hb_dec.v".
WARNING:Xst:646 - Signal <stb_out_pre<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stb_out_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod2<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod1<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <final_sum_unrounded<24:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit register for signal <data_out>.
    Found 1-bit register for signal <stb_out>.
    Found 4-bit register for signal <addr_even>.
    Found 1-bit register for signal <odd>.
    Found 3-bit up counter for signal <phase>.
    Found 3-bit register for signal <phase_d1>.
    Found 16-bit register for signal <stb_out_pre>.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
Unit <hb_dec> synthesized.


Synthesizing Unit <vita_tx_deframer>.
    Related source file is "../../../vrt/vita_tx_deframer.v".
WARNING:Xst:647 - Input <data_i<35:34>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_i<32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <fifo_empty> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <fifo_occupied> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <fifo_full> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sample_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sample_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sample_b> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <has_classid_reg>.
    Found 1-bit register for signal <has_secs_reg>.
    Found 1-bit register for signal <has_streamid_reg>.
    Found 1-bit register for signal <has_tics_reg>.
    Found 1-bit register for signal <has_trailer_reg>.
    Found 4-bit adder for signal <hdr_len$add0000> created at line 75.
    Found 3-bit adder for signal <hdr_len$addsub0001> created at line 75.
    Found 3-bit adder for signal <hdr_len$addsub0002> created at line 75.
    Found 3-bit adder for signal <hdr_len$addsub0003> created at line 75.
    Found 2-bit adder carry in/out for signal <hdr_len$addsub0005> created at line 75.
    Found 3-bit adder carry out for signal <hdr_len$addsub0006> created at line 75.
    Found 1-bit register for signal <is_eob_reg>.
    Found 1-bit register for signal <is_sob_reg>.
    Found 2-bit comparator equal for signal <line_done>.
    Found 32-bit adder for signal <next_seqnum>.
    Found 4-bit adder for signal <next_vita_seqnum>.
    Found 16-bit register for signal <pkt_len>.
    Found 16-bit subtractor for signal <pkt_len$addsub0000> created at line 116.
    Found 32-bit register for signal <sample_a>.
    Found 64-bit register for signal <send_time>.
    Found 1-bit register for signal <seqnum_err>.
    Found 32-bit comparator equal for signal <seqnum_err$cmp_eq0000> created at line 122.
    Found 4-bit comparator not equal for signal <seqnum_err$cmp_ne0000> created at line 141.
    Found 32-bit register for signal <seqnum_reg>.
    Found 2-bit register for signal <vector_phase>.
    Found 2-bit adder for signal <vector_phase$addsub0000> created at line 177.
    Found 16-bit comparator equal for signal <vita_eof>.
    Found 4-bit register for signal <vita_seqnum_reg>.
    Found 4-bit register for signal <vita_state>.
    Summary:
	inferred 162 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <vita_tx_deframer> synthesized.


Synthesizing Unit <gen_context_pkt>.
    Related source file is "../../../vrt/gen_context_pkt.v".
WARNING:Xst:1305 - Output <sent> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <stored_message> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <ctxt_state>.
    Found 4-bit adder for signal <ctxt_state$addsub0000> created at line 67.
    Found 64-bit register for signal <err_time>.
    Found 4-bit up counter for signal <seqno>.
    Summary:
	inferred   1 Counter(s).
	inferred  68 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <gen_context_pkt> synthesized.


Synthesizing Unit <fifo36_mux_2>.
    Related source file is "../../../fifo/fifo36_mux.v".
    Found 2-bit register for signal <state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <fifo36_mux_2> synthesized.


Synthesizing Unit <hb_interp>.
    Related source file is "../../../sdr_lib/hb_interp.v".
WARNING:Xst:646 - Signal <prod2<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod1<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <phase_d5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <acc_round> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit register for signal <data_out>.
    Found 19-bit register for signal <clipped_reg>.
    Found 1-bit register for signal <odd>.
    Found 3-bit up counter for signal <phase>.
    Found 3-bit register for signal <phase_d1>.
    Found 3-bit register for signal <phase_d2>.
    Found 3-bit register for signal <phase_d3>.
    Found 3-bit register for signal <phase_d4>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
Unit <hb_interp> synthesized.


Synthesizing Unit <small_hb_int>.
    Related source file is "../../../sdr_lib/small_hb_int.v".
WARNING:Xst:646 - Signal <saved_d3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phase> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 18-bit register for signal <data_out>.
    Found 18-bit register for signal <d1>.
    Found 18-bit register for signal <d2>.
    Found 18-bit register for signal <d3>.
    Found 18-bit register for signal <d4>.
    Found 18-bit register for signal <d5>.
    Found 18-bit register for signal <d6>.
    Found 18-bit register for signal <saved>.
    Found 7-bit register for signal <stbin_d>.
    Summary:
	inferred 151 D-type flip-flop(s).
Unit <small_hb_int> synthesized.


Synthesizing Unit <medfifo>.
    Related source file is "../../../control_lib/medfifo.v".
WARNING:Xst:1780 - Signal <full_x<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <empty_x<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dout<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <medfifo> synthesized.


Synthesizing Unit <gpmc_async>.
    Related source file is "../../../gpmc/gpmc_async.v".
WARNING:Xst:647 - Input <arst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EM_WAIT0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rx_fifo_space> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <bus_error>.
    Found 16-bit tristate buffer for signal <EM_D>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <gpmc_async> synthesized.


Synthesizing Unit <dsp_core_rx>.
    Related source file is "../../../sdr_lib/dsp_core_rx.v".
WARNING:Xst:647 - Input <adc_ovf_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_ovf_b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_rx<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <prod_q<35:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_i<35:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <UNUSED_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <UNUSED_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <UNUSED_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit register for signal <adc_i>.
    Found 14-bit register for signal <adc_q>.
    Found 32-bit up accumulator for signal <phase>.
    Found 32-bit register for signal <sample_reg>.
    Found 1-bit register for signal <strobe_cic_d1>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  61 D-type flip-flop(s).
Unit <dsp_core_rx> synthesized.


Synthesizing Unit <dsp_core_tx>.
    Related source file is "../../../sdr_lib/dsp_core_tx.v".
WARNING:Xst:1780 - Signal <q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_q<35:29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_q<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_i<35:29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prod_i<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <db_c<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da_c<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <da> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <dac_a>.
    Found 16-bit register for signal <dac_b>.
    Found 32-bit up accumulator for signal <phase>.
    Found 1-bit register for signal <strobe_cic>.
    Found 1-bit register for signal <strobe_hb1>.
    Found 1-bit register for signal <strobe_hb2>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  35 D-type flip-flop(s).
Unit <dsp_core_tx> synthesized.


Synthesizing Unit <simple_uart_tx>.
    Related source file is "../../../control_lib/simple_uart_tx.v".
    Found 1-bit register for signal <tx>.
    Found 16-bit up counter for signal <baud_ctr>.
    Found 16-bit comparator greatequal for signal <baud_ctr$cmp_ge0000> created at line 23.
    Found 4-bit register for signal <bit_ctr>.
    Found 4-bit adder for signal <bit_ctr$addsub0000> created at line 35.
    Found 16-bit comparator not equal for signal <bit_ctr$cmp_ne0000> created at line 31.
    Found 16-bit comparator equal for signal <read$cmp_eq0001> created at line 57.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <simple_uart_tx> synthesized.


Synthesizing Unit <simple_uart_rx>.
    Related source file is "../../../control_lib/simple_uart_rx.v".
    Found 16-bit up counter for signal <baud_ctr>.
    Found 16-bit comparator greatequal for signal <baud_ctr$cmp_ge0000> created at line 39.
    Found 4-bit up counter for signal <bit_ctr>.
    Found 16-bit comparator equal for signal <bit_ctr$cmp_eq0000> created at line 52.
    Found 1-bit register for signal <rx_d1>.
    Found 1-bit register for signal <rx_d2>.
    Found 16-bit comparator equal for signal <shift_now>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <simple_uart_rx> synthesized.


Synthesizing Unit <vita_tx_chain>.
    Related source file is "../../../vrt/vita_tx_chain.v".
WARNING:Xst:646 - Signal <trigger> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sent> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <debug_tx_dsp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <vita_tx_chain> synthesized.


Synthesizing Unit <simple_uart>.
    Related source file is "../../../control_lib/simple_uart.v".
WARNING:Xst:647 - Input <dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dat_o>.
    Found 1-bit register for signal <ack_o>.
    Found 16-bit register for signal <clkdiv>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <simple_uart> synthesized.


Synthesizing Unit <u1e_core>.
    Related source file is "../u1e_core.v".
WARNING:Xst:1305 - Output <tx_underrun> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <misc_gpio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_rate<13:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vrf_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vrc_debug> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <underrun> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tx_src_rdy_int> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <tx_q_int<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_i_int<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tx_dst_rdy_int> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <strobe_tx> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <sf_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sf_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sf_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sf_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sf_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <sf_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sf_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <se_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <se_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <se_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <se_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <se_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <se_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <se_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sd_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sd_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sd_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sd_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sd_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <sd_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sd_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sc_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <sc_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sc_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sb_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <sb_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sb_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sample_tx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sa_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sa_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sa_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sa_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sa_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <sa_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sa_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <s9_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <s9_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s9_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s8_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <s8_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <s8_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s7_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s7_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s7_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s7_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s6_adr<10:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_dat_mosi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <s5_dat_miso> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <s5_cyc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s5_adr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s4_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s4_adr<10:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_dat_mosi<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_adr<10:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s3_adr<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s2_adr<10:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_adr<10:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s1_adr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s0_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s0_adr<10:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rx_src_rdy_int> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rx_sof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_eof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rx_dst_rdy_int> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rate> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pps_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m0_rty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m0_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_rx_dsp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_gpmc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <reg_cgen_ctrl>.
    Found 16-bit register for signal <reg_leds>.
    Found 16-bit register for signal <reg_test>.
    Found 16-bit register for signal <tx_frame_len>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <u1e_core> synthesized.


Synthesizing Unit <u1e>.
    Related source file is "../u1e.v".
WARNING:Xst:647 - Input <RXSYNC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dcm_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <dcm_locked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_2x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit register for signal <delay_q>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <u1e> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x18-bit dual-port RAM                             : 1
 4096x18-bit dual-port RAM                             : 1
 8192x36-bit dual-port RAM                             : 2
# ROMs                                                 : 1
 4x16-bit ROM                                          : 1
# Adders/Subtractors                                   : 253
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 13-bit subtractor                                     : 2
 15-bit adder                                          : 2
 15-bit subtractor                                     : 2
 16-bit adder                                          : 19
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 2
 18-bit adder                                          : 12
 19-bit adder                                          : 16
 2-bit adder                                           : 1
 2-bit adder carry in/out                              : 1
 2-bit subtractor                                      : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 23-bit addsub                                         : 40
 24-bit adder                                          : 4
 26-bit adder                                          : 6
 26-bit addsub                                         : 80
 29-bit subtractor                                     : 1
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 6
 32-bit adder carry out                                : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 39-bit subtractor                                     : 8
 4-bit adder                                           : 6
 4-bit subtractor                                      : 1
 52-bit subtractor                                     : 8
 8-bit adder                                           : 1
 8-bit subtractor                                      : 5
# Counters                                             : 132
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 16-bit up counter                                     : 6
 16-bit updown counter                                 : 8
 20-bit down counter                                   : 1
 3-bit up counter                                      : 4
 31-bit up counter                                     : 2
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 33
 5-bit updown counter                                  : 66
 8-bit down counter                                    : 1
# Accumulators                                         : 18
 32-bit up accumulator                                 : 2
 39-bit up accumulator                                 : 8
 52-bit up accumulator                                 : 8
# Registers                                            : 1674
 1-bit register                                        : 1289
 10-bit register                                       : 4
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 2
 14-bit register                                       : 5
 16-bit register                                       : 21
 18-bit register                                       : 68
 19-bit register                                       : 2
 2-bit register                                        : 20
 21-bit register                                       : 2
 22-bit register                                       : 4
 23-bit register                                       : 42
 24-bit register                                       : 6
 25-bit register                                       : 2
 26-bit register                                       : 84
 29-bit register                                       : 2
 3-bit register                                        : 15
 32-bit register                                       : 29
 36-bit register                                       : 6
 37-bit register                                       : 2
 39-bit register                                       : 16
 4-bit register                                        : 11
 52-bit register                                       : 18
 64-bit register                                       : 6
 7-bit register                                        : 2
 8-bit register                                        : 12
 9-bit register                                        : 2
# Comparators                                          : 37
 10-bit comparator equal                               : 2
 12-bit comparator equal                               : 2
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 5
 16-bit comparator greatequal                          : 2
 16-bit comparator greater                             : 1
 16-bit comparator not equal                           : 1
 17-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 3
 32-bit comparator lessequal                           : 1
 33-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 2
 5-bit comparator greater                              : 1
 53-bit comparator greater                             : 2
 58-bit comparator equal                               : 2
 58-bit comparator less                                : 2
# Multiplexers                                         : 23
 1-bit 128-to-1 multiplexer                            : 2
 1-bit 16-to-1 multiplexer                             : 16
 16-bit 8-to-1 multiplexer                             : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 33
 1-bit tristate buffer                                 : 32
 16-bit tristate buffer                                : 1
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <u1e_core/time_64bit/time_sender/state/FSM> on signal <state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 00000 | 00000000001
 00001 | 00000000010
 00010 | 00000000100
 00011 | 00000001000
 00100 | 00000010000
 00101 | 00000100000
 00110 | 00001000000
 00111 | 00010000000
 01000 | 00100000000
 01001 | 01000000000
 01010 | 10000000000
----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <u1e_core/i2c/byte_controller/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 011
 00100 | 010
 01000 | 111
 10000 | 110
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u1e_core/i2c/byte_controller/bit_controller/c_state/FSM> on signal <c_state[1:18]> with one-hot encoding.
-----------------------------------------
 State             | Encoding
-----------------------------------------
 00000000000000000 | 000000000000000001
 00000000000000001 | 000000000000000010
 00000000000100000 | 000000000000000100
 00010000000000000 | 000000000000001000
 00000001000000000 | 000000000000010000
 00000000000000010 | 000000000000100000
 00000000000000100 | 000000000001000000
 00000000000001000 | 000000000010000000
 00000000000010000 | 000000000100000000
 00000000001000000 | 000000001000000000
 00000000010000000 | 000000010000000000
 00000000100000000 | 000000100000000000
 00000010000000000 | 000001000000000000
 00000100000000000 | 000010000000000000
 00001000000000000 | 000100000000000000
 00100000000000000 | 001000000000000000
 01000000000000000 | 010000000000000000
 10000000000000000 | 100000000000000000
-----------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u1e_core/gpmc/f19_to_f36/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
WARNING:Xst:1290 - Hierarchical block <trigger_context_pkt> is unconnected in block <vita_tx_chain>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <time_sender> is unconnected in block <time_64bit>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <addr_even_1> in Unit <hb_i> is equivalent to the following FF/Latch, which will be removed : <addr_even_2> 
INFO:Xst:2261 - The FF/Latch <addr_even_1> in Unit <hb_q> is equivalent to the following FF/Latch, which will be removed : <addr_even_2> 
INFO:Xst:2261 - The FF/Latch <addr_6> in Unit <settings_bus_16LE> is equivalent to the following FF/Latch, which will be removed : <addr_7> 
WARNING:Xst:1426 - The value init of the FF/Latch disp_reg hinder the constant cleaning in the block time_receiver.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <err_time_62> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_61> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_60> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_59> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_58> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_57> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_56> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_55> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_54> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_53> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_52> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_51> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_50> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_49> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_48> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_47> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_46> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_45> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_44> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_43> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_42> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_41> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_40> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_39> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_38> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sync_rcvd_pre> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_2> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_1> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_0> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_8> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_7> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_6> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_5> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_4> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_3> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_2> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_1> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataout_reg_0> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_time_in_reg> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_6> (without init value) has a constant value of 0 in block <settings_bus_16LE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_15> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_14> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_13> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_12> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_11> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_10> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_9> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_8> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_63> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_12> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_11> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_10> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_9> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_8> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_7> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_6> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_5> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_4> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_3> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_2> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_1> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_0> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_15> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_14> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_13> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_12> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_11> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_10> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_9> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_8> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_7> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_6> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_adr_o_0> (without init value) has a constant value of 0 in block <gpmc_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <f36_occ_0> (without init value) has a constant value of 0 in block <f19_to_f36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_37> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_36> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_35> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_34> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_33> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_32> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_31> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_30> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_29> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_28> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_27> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_26> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_13> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_14> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_15> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_16> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_17> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_18> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_19> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_20> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_21> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_22> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_23> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_24> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_time_25> (without init value) has a constant value of 0 in block <gen_flow_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_16> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_17> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_18> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_19> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_20> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_22> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_23> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_21> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_24> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_25> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_27> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_28> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_26> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_29> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_30> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_32> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync_rcvd> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_0> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_1> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_2> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_4> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_5> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_3> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_6> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_7> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_8> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_9> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_10> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_11> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_13> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_14> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_12> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_15> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exp_time_in_reg2> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_63> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_62> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_61> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_58> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_60> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_59> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_57> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_56> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_55> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_54> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_53> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_52> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_49> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_51> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_50> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_33> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_31> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_34> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_35> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_36> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_37> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_38> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_39> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_41> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_42> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_40> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_43> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_44> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_45> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_46> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_47> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_48> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_36> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_37> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_38> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_39> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_40> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_41> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_42> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_43> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_44> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_35> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_34> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_33> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_32> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_31> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_30> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_29> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_28> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_27> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_63> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_62> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_61> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_60> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_59> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_58> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_57> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_56> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_55> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_54> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_53> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_52> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_51> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_50> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_49> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_48> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_47> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_46> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_45> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_9> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_0> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_1> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_2> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_3> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_4> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_5> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_6> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_7> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_8> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_9> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_10> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_11> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_12> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_26> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_25> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_24> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_23> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_22> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_21> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_20> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_19> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_18> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_17> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_16> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_15> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_14> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_13> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_8> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_7> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_6> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_5> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_4> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_3> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_2> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_1> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_0> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cs_del_1> of sequential type is unconnected in block <gpmc_to_fifo_async>.
WARNING:Xst:2677 - Node <oe_del_2> of sequential type is unconnected in block <fifo_to_gpmc_async>.
WARNING:Xst:2677 - Node <out_10> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_11> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_12> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_13> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_14> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_15> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_16> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_17> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_18> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_19> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_20> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_21> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_22> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_23> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_24> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_25> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_28> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <out_31> of sequential type is unconnected in block <sr_2>.
WARNING:Xst:2677 - Node <zo_0> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_1> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_2> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_3> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_4> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_5> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_6> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_7> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_8> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_9> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_10> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_11> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_12> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_13> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_14> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_15> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_16> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_17> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_18> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_19> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_20> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_21> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <xo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_25> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_25> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <sum_20> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <sum_21> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <sum_22> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <sum_23> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <sum_24> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <stb_out_pre_10> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_11> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_12> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_13> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_14> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <stb_out_pre_15> of sequential type is unconnected in block <hb_i>.
WARNING:Xst:2677 - Node <sum_20> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <sum_21> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <sum_22> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <sum_23> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <sum_24> of sequential type is unconnected in block <final_adder>.
WARNING:Xst:2677 - Node <stb_out_pre_10> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_11> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_12> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_13> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_14> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <stb_out_pre_15> of sequential type is unconnected in block <hb_q>.
WARNING:Xst:2677 - Node <rcvtime_27> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_28> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_29> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_30> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_31> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_63> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <out_0> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_2> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_9> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_10> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_11> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_12> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_13> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_14> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_15> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_16> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_17> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_18> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_19> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_31> of sequential type is unconnected in block <sr_header>.
WARNING:Xst:2677 - Node <out_0> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_2> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_20> of sequential type is unconnected in block <sr_trailer>.
WARNING:Xst:2677 - Node <out_3> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_4> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_5> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_6> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_7> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_9> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_10> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_11> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_12> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_13> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_14> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_15> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_16> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_17> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_18> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_19> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_20> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_21> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_22> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_23> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_24> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_25> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_26> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_27> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_28> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_29> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_30> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <out_31> of sequential type is unconnected in block <sr_error_policy>.
WARNING:Xst:2677 - Node <zo_0> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_1> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_2> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_3> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_4> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_5> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_6> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_7> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_8> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_9> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_10> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_11> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_12> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_13> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_14> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_15> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_16> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_17> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_18> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_19> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_20> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <zo_21> of sequential type is unconnected in block <cordic_stage18>.
WARNING:Xst:2677 - Node <xo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_1> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_2> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_3> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_4> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_5> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_6> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <xo_25> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_0> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_1> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_2> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_3> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_4> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_5> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_6> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <yo_25> of sequential type is unconnected in block <cordic_stage19>.
WARNING:Xst:2677 - Node <dac_a_0> of sequential type is unconnected in block <dsp_core_tx>.
WARNING:Xst:2677 - Node <dac_a_1> of sequential type is unconnected in block <dsp_core_tx>.
WARNING:Xst:2677 - Node <dac_b_0> of sequential type is unconnected in block <dsp_core_tx>.
WARNING:Xst:2677 - Node <dac_b_1> of sequential type is unconnected in block <dsp_core_tx>.
WARNING:Xst:2677 - Node <dat_o_16> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_17> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_18> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_19> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_20> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_21> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_22> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_23> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_24> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_25> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_26> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_27> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_28> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_29> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_30> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <dat_o_31> of sequential type is unconnected in block <uart>.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <sr_pps_polsrc>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disp_reg> is unconnected in block <time_receiver>.
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <sr_mimosync>.
WARNING:Xst:1290 - Hierarchical block <decode_8b10b> is unconnected in block <time_receiver>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <addr<7:6>> (without init value) have a constant value of 0 in block <settings_bus_16LE>.

Synthesizing (advanced) Unit <acc_1>.
The following registers are absorbed into accumulator <out>: 1 register on signal <out>.
Unit <acc_1> synthesized (advanced).

Synthesizing (advanced) Unit <acc_2>.
The following registers are absorbed into accumulator <out>: 1 register on signal <out>.
Unit <acc_2> synthesized (advanced).

Synthesizing (advanced) Unit <atr_controller16>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_state_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <atr_controller16> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_long_1>.
INFO:Xst:3040 - The RAM <ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_or0000>       | high     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <dataout>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_long_1> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_long_2>.
INFO:Xst:3040 - The RAM <ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 36-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 36-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_or0000>       | high     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <dataout>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_long_2> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_long_3>.
INFO:Xst:3040 - The RAM <ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_or0000>       | high     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <dataout>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_long_3> synthesized (advanced).
WARNING:Xst:2677 - Node <cs_del_1> of sequential type is unconnected in block <gpmc_to_fifo_async>.
WARNING:Xst:2677 - Node <oe_del_2> of sequential type is unconnected in block <fifo_to_gpmc_async>.
WARNING:Xst:2677 - Node <cordic_stage19/xo_0> of sequential type is unconnected in block <cordic_z24>.
WARNING:Xst:2677 - Node <cordic_stage19/xo_25> of sequential type is unconnected in block <cordic_z24>.
WARNING:Xst:2677 - Node <cordic_stage19/yo_0> of sequential type is unconnected in block <cordic_z24>.
WARNING:Xst:2677 - Node <cordic_stage19/yo_25> of sequential type is unconnected in block <cordic_z24>.
WARNING:Xst:2677 - Node <stb_out_pre_10> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_11> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_12> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_13> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_14> of sequential type is unconnected in block <hb_dec>.
WARNING:Xst:2677 - Node <stb_out_pre_15> of sequential type is unconnected in block <hb_dec>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x18-bit dual-port block RAM                       : 1
 4096x18-bit dual-port block RAM                       : 1
 8192x36-bit dual-port block RAM                       : 2
# ROMs                                                 : 1
 4x16-bit ROM                                          : 1
# Adders/Subtractors                                   : 247
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 13-bit subtractor                                     : 2
 15-bit adder                                          : 2
 15-bit subtractor                                     : 2
 16-bit adder                                          : 19
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 2
 18-bit adder                                          : 12
 19-bit adder                                          : 16
 2-bit adder                                           : 1
 2-bit adder carry in/out                              : 1
 2-bit subtractor                                      : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 23-bit addsub                                         : 40
 26-bit adder                                          : 6
 26-bit addsub                                         : 80
 29-bit subtractor                                     : 1
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 6
 32-bit adder carry out                                : 2
 36-bit adder                                          : 2
 39-bit subtractor                                     : 8
 4-bit adder                                           : 6
 4-bit subtractor                                      : 1
 52-bit subtractor                                     : 8
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit subtractor                                      : 3
# Counters                                             : 132
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 16-bit up counter                                     : 6
 16-bit updown counter                                 : 8
 20-bit down counter                                   : 1
 3-bit up counter                                      : 4
 31-bit up counter                                     : 2
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 33
 5-bit updown counter                                  : 66
 8-bit down counter                                    : 1
# Accumulators                                         : 24
 24-bit up loadable accumulator                        : 4
 32-bit up accumulator                                 : 2
 37-bit up loadable accumulator                        : 2
 39-bit up accumulator                                 : 8
 52-bit up accumulator                                 : 8
# Registers                                            : 9621
 Flip-Flops                                            : 9621
# Comparators                                          : 37
 10-bit comparator equal                               : 2
 12-bit comparator equal                               : 2
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 5
 16-bit comparator greatequal                          : 2
 16-bit comparator greater                             : 1
 16-bit comparator not equal                           : 1
 17-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 3
 32-bit comparator lessequal                           : 1
 33-bit comparator greater                             : 2
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 2
 5-bit comparator greater                              : 1
 53-bit comparator greater                             : 2
 58-bit comparator equal                               : 2
 58-bit comparator less                                : 2
# Multiplexers                                         : 76
 1-bit 128-to-1 multiplexer                            : 2
 1-bit 16-to-1 multiplexer                             : 48
 1-bit 8-to-1 multiplexer                              : 24
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <wb_adr_o_0> (without init value) has a constant value of 0 in block <gpmc_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <error_code_6> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_7> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_8> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_9> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_10> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_11> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_12> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_13> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_14> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <error_code_15> (without init value) has a constant value of 0 in block <vita_tx_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_time_in_reg> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exp_time_in_reg2> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_9> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_8> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_7> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_6> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_5> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_4> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_3> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_2> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_1> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shiftreg_0> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dat_o_31> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_30> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_29> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_28> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_27> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_26> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_25> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_24> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_23> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_22> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_21> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_20> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_19> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_18> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_17> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_16> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_15> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_14> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_13> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_12> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_11> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_10> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_9> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dat_o_8> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addr_even_1> in Unit <hb_dec> is equivalent to the following FF/Latch, which will be removed : <addr_even_2> 
INFO:Xst:2261 - The FF/Latch <differentiator_0_17> in Unit <cic_interp> is equivalent to the following 21 FFs/Latches, which will be removed : <differentiator_0_18> <differentiator_0_19> <differentiator_0_20> <differentiator_0_21> <differentiator_0_22> <differentiator_0_23> <differentiator_0_24> <differentiator_0_25> <differentiator_0_26> <differentiator_0_27> <differentiator_0_28> <differentiator_0_29> <differentiator_0_30> <differentiator_0_31> <differentiator_0_32> <differentiator_0_33> <differentiator_0_34> <differentiator_0_35> <differentiator_0_36> <differentiator_0_37> <differentiator_0_38> 
WARNING:Xst:1710 - FF/Latch <f36_occ_0> (without init value) has a constant value of 0 in block <fifo19_to_fifo36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rcvtime_27> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_28> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_29> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_30> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_31> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <rcvtime_63> of sequential type is unconnected in block <vita_rx_control>.
WARNING:Xst:2677 - Node <sr_numchan/changed> of sequential type is unconnected in block <vita_tx_deframer>.
WARNING:Xst:2677 - Node <sr_pps_polsrc/changed> of sequential type is unconnected in block <time_64bit>.
WARNING:Xst:2677 - Node <sr_pps_polsrc/out_1> of sequential type is unconnected in block <time_64bit>.
WARNING:Xst:2677 - Node <sr_pps_imm/changed> of sequential type is unconnected in block <time_64bit>.
WARNING:Xst:2677 - Node <sr_9/changed> of sequential type is unconnected in block <dsp_core_rx>.
WARNING:Xst:2677 - Node <sr_reset/out_0> of sequential type is unconnected in block <u1e_core>.
WARNING:Xst:2677 - Node <sr_clear_rx/out_0> of sequential type is unconnected in block <u1e_core>.
WARNING:Xst:2677 - Node <sr_clear_tx/out_0> of sequential type is unconnected in block <u1e_core>.
WARNING:Xst:1710 - FF/Latch <state_4> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_5> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_6> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_7> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_8> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_9> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_10> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_11> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_12> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_13> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_14> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_15> (without init value) has a constant value of 0 in block <atr_controller16>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance mult in unit small_hb_dec of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult1 in unit hb_dec of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult2 in unit hb_dec of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult1 in unit hb_interp of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult2 in unit hb_interp of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult in unit small_hb_int of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult_i in unit dsp_core_rx of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance mult_q in unit dsp_core_rx of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance MULT18X18S_inst in unit dsp_core_tx of type MULT18X18S has been replaced by DSP48A
INFO:Xst:1901 - Instance MULT18X18S_inst_2 in unit dsp_core_tx of type MULT18X18S has been replaced by DSP48A
WARNING:Xst:2677 - Node <u1e_core/gpmc/bus_error> of sequential type is unconnected in block <u1e>.
INFO:Xst:2261 - The FF/Latch <pipeline_0_18> in Unit <cic_interp> is equivalent to the following 20 FFs/Latches, which will be removed : <pipeline_0_19> <pipeline_0_20> <pipeline_0_21> <pipeline_0_22> <pipeline_0_23> <pipeline_0_24> <pipeline_0_25> <pipeline_0_26> <pipeline_0_27> <pipeline_0_28> <pipeline_0_29> <pipeline_0_30> <pipeline_0_31> <pipeline_0_32> <pipeline_0_33> <pipeline_0_34> <pipeline_0_35> <pipeline_0_36> <pipeline_0_37> <pipeline_0_38> 
INFO:Xst:2261 - The FF/Latch <differentiator_1_18> in Unit <cic_interp> is equivalent to the following 20 FFs/Latches, which will be removed : <differentiator_1_19> <differentiator_1_20> <differentiator_1_21> <differentiator_1_22> <differentiator_1_23> <differentiator_1_24> <differentiator_1_25> <differentiator_1_26> <differentiator_1_27> <differentiator_1_28> <differentiator_1_29> <differentiator_1_30> <differentiator_1_31> <differentiator_1_32> <differentiator_1_33> <differentiator_1_34> <differentiator_1_35> <differentiator_1_36> <differentiator_1_37> <differentiator_1_38> 
INFO:Xst:2261 - The FF/Latch <x0_24> in Unit <cordic_z24> is equivalent to the following FF/Latch, which will be removed : <x0_25> 
INFO:Xst:2261 - The FF/Latch <y0_24> in Unit <cordic_z24> is equivalent to the following FF/Latch, which will be removed : <y0_25> 
WARNING:Xst:1426 - The value init of the FF/Latch disp_reg hinder the constant cleaning in the block time_receiver.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <dataout_reg_8> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_reg_7> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_reg_6> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_reg_5> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_reg_4> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_reg_3> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_reg_2> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_reg_1> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataout_reg_0> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync_rcvd_pre> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_3> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_2> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_1> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_0> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_16> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_17> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_18> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_19> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_20> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_22> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_23> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_21> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_24> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_25> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_27> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_28> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_26> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_29> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_30> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_32> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_15> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_12> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_14> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_13> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_11> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_10> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_9> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_8> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_7> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_6> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_3> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_5> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_4> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_2> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_1> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_0> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sync_rcvd> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_63> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_62> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_59> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_61> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_60> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_58> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_57> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_56> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_55> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_54> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_53> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_50> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_52> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_51> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_49> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_33> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_31> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_34> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_35> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_36> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_37> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_38> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_39> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_48> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_45> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_47> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_46> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_44> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_43> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_40> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_42> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_pre_41> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_47> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_46> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_45> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_44> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_43> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_42> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_41> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_40> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_39> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_38> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_37> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_36> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_35> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_34> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_33> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_32> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_48> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_49> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_50> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_51> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_52> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_53> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_54> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_55> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_56> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_57> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_58> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_59> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_60> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_61> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_62> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_63> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_0> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_1> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_2> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_3> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_4> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_5> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_6> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_7> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_8> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_9> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_10> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_11> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_12> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_13> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_14> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_15> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_16> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_17> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_18> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_19> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_20> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_21> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_22> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_23> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_24> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_25> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_26> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_27> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_28> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_29> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_30> (without init value) has a constant value of 1 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vita_time_31> (without init value) has a constant value of 0 in block <time_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <disp_reg> is unconnected in block <time_receiver>.
WARNING:Xst:2677 - Node <bit_count_0> of sequential type is unconnected in block <time_receiver>.
WARNING:Xst:2677 - Node <bit_count_1> of sequential type is unconnected in block <time_receiver>.
WARNING:Xst:2677 - Node <bit_count_2> of sequential type is unconnected in block <time_receiver>.
WARNING:Xst:2677 - Node <bit_count_3> of sequential type is unconnected in block <time_receiver>.

Optimizing unit <u1e> ...

Optimizing unit <wb_1master> ...

Optimizing unit <settings_bus_16LE> ...

Optimizing unit <atr_controller16> ...

Optimizing unit <setting_reg_4> ...

Optimizing unit <wb_readback_mux_16LE> ...

Optimizing unit <gpmc_to_fifo_async> ...

Optimizing unit <fifo19_to_fifo36> ...

Optimizing unit <fifo36_to_fifo19> ...

Optimizing unit <fifo_to_gpmc_async> ...

Optimizing unit <gpmc_wb> ...

Optimizing unit <setting_reg_5> ...

Optimizing unit <setting_reg_6> ...

Optimizing unit <setting_reg_7> ...

Optimizing unit <setting_reg_8> ...

Optimizing unit <cic_strober_1> ...

Optimizing unit <setting_reg_10> ...

Optimizing unit <setting_reg_11> ...

Optimizing unit <setting_reg_12> ...

Optimizing unit <setting_reg_13> ...

Optimizing unit <setting_reg_14> ...

Optimizing unit <setting_reg_15> ...

Optimizing unit <setting_reg_16> ...

Optimizing unit <setting_reg_17> ...

Optimizing unit <setting_reg_18> ...

Optimizing unit <setting_reg_19> ...

Optimizing unit <setting_reg_27> ...

Optimizing unit <setting_reg_28> ...

Optimizing unit <setting_reg_29> ...

Optimizing unit <setting_reg_30> ...

Optimizing unit <setting_reg_31> ...

Optimizing unit <cic_strober_2> ...

Optimizing unit <cic_strober_3> ...

Optimizing unit <setting_reg_32> ...

Optimizing unit <setting_reg_33> ...

Optimizing unit <spi_clgen> ...

Optimizing unit <spi_shift> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <setting_reg_20> ...

Optimizing unit <setting_reg_21> ...

Optimizing unit <setting_reg_24> ...

Optimizing unit <setting_reg_25> ...

Optimizing unit <encode_8b10b> ...

Optimizing unit <fifo_short_5> ...

Optimizing unit <fifo_short_4> ...

Optimizing unit <fifo_short_6> ...

Optimizing unit <cic_decim> ...

Optimizing unit <srl> ...

Optimizing unit <fifo_short_1> ...

Optimizing unit <fifo_short_2> ...

Optimizing unit <fifo_short_3> ...

Optimizing unit <fifo_short_7> ...

Optimizing unit <cic_interp> ...

Optimizing unit <clip_reg_2> ...

Optimizing unit <shortfifo> ...

Optimizing unit <spi_top16> ...

Optimizing unit <fifo_long_1> ...

Optimizing unit <fifo_long_2> ...

Optimizing unit <fifo_long_3> ...

Optimizing unit <cordic_z24> ...

Optimizing unit <round_reg_1> ...

Optimizing unit <small_hb_dec> ...

Optimizing unit <add2_reg_1> ...

Optimizing unit <add2_reg_2> ...

Optimizing unit <round_reg_2> ...

Optimizing unit <vita_tx_control> ...

Optimizing unit <trigger_context_pkt> ...

Optimizing unit <add2_and_round_reg_2> ...

Optimizing unit <round_reg_3> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <time_sender> ...

Optimizing unit <time_receiver> ...

Optimizing unit <vita_rx_control> ...

Optimizing unit <vita_rx_framer> ...

Optimizing unit <fifo36_mux_1> ...

Optimizing unit <fifo_watcher> ...

Optimizing unit <rx_dcoffset_1> ...

Optimizing unit <rx_dcoffset_2> ...

Optimizing unit <vita_tx_deframer> ...

Optimizing unit <gen_context_pkt> ...

Optimizing unit <fifo36_mux_2> ...

Optimizing unit <medfifo> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <time_64bit> ...

Optimizing unit <hb_dec> ...

Optimizing unit <hb_interp> ...

Optimizing unit <small_hb_int> ...

Optimizing unit <simple_uart_tx> ...

Optimizing unit <simple_uart_rx> ...

Optimizing unit <dsp_core_rx> ...

Optimizing unit <dsp_core_tx> ...

Optimizing unit <simple_uart> ...

Optimizing unit <vita_tx_chain> ...
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_44> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_43> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_42> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_41> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_40> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_39> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_38> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_37> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_36> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_35> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_34> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_33> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_32> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_31> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_30> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_29> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_28> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_27> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_26> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_63> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_62> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_61> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_60> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_59> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_58> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_57> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_56> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_55> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_54> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_53> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_52> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_51> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_50> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_49> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_48> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_47> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_46> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_45> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_6> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_5> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_4> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_3> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_2> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_1> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_0> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/x0_0> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/x0_1> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/x0_2> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/x0_3> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/x0_4> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/x0_5> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/y0_0> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/y0_1> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/y0_2> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/y0_3> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/y0_4> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/cordic/y0_5> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_25> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_24> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_23> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_22> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_21> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_20> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_19> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_18> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_17> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_16> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_15> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_14> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_13> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_12> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_11> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_10> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_9> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_8> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1e_core/vita_tx_chain/gen_flow_pkt/err_time_7> (without init value) has a constant value of 0 in block <u1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u1e_core/sr_reg_test32/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/gpmc_to_fifo_async/bus_error> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/head_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/head_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/head_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/head_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/head_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/head_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/tail_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/tail_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/tail_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/tail_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/tail_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/head_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/tail_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/shared_spi/wb_int_o> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo/middle_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo36/middle_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/middle_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/sr_time_h/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/sr_cmd/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/rx_pkt_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_numchan/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_samples_per_pkt/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/out_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_trailer/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/out_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_framer/sr_header/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/mux_err_stream/mux_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/fifo_watcher/frame_lengths/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/fifo_watcher/frame_lengths/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/fifo_watcher/frame_lengths/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/fifo_watcher/frame_lengths/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/fifo_watcher/frame_lengths/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/fifo_watcher/bus_error> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/i2c/wb_inta_o> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/disp_reg> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/dataout_reg_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_25> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_32> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_33> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_34> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_35> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_36> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_37> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_38> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_39> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_40> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_41> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_42> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_43> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_44> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_45> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_46> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_47> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_48> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_49> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_50> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_51> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_52> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_53> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_54> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_55> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_56> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_57> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_58> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_59> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_60> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_61> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_62> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/vita_time_reg_63> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/datain_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/datain_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/datain_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/datain_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/datain_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/datain_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/datain_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/datain_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/k> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/exp_time_out> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/bit_count_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/bit_count_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/bit_count_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/bit_count_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/time_sender/state_FSM_FFd9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_tps/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_next_ticks/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sync_counter_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/add3/sum_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/add3/sum_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/acc/out_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/acc/out_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/acc/out_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/acc/out_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/final_adder/sum_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/final_adder/sum_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/final_adder/sum_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/final_adder/sum_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_i/final_adder/sum_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/stb_out> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/add3/sum_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/add3/sum_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/acc/out_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/acc/out_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/acc/out_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/acc/out_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/final_adder/sum_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/final_adder/sum_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/final_adder/sum_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/final_adder/sum_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/hb_q/final_adder/sum_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/small_hb_q/stb_out> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage18/zo_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/cordic/cordic_stage19/zo_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_8/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_25> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/out_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_2/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_1/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/dsp_core_rx/sr_0/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/head/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/tail/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/tail/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/tail/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/tail/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/tail/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_rx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/head/full> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/head/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/head/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/head/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/head/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/head/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/tail/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[1].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[2].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[3].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[4].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[5].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/uart/simple_uart_tx/fifo/gen_depth[6].shortfifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/dac_a_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/dac_a_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/dac_b_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/dac_b_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/sr_0/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/sr_1/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/sr_2/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/sr_4/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/yo_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/zo_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage19/xo_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage18/zo_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/mux_err_and_flow/mux_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_flow_pkt/ctxt_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/gen_tx_err_pkt/ctxt_fifo/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/space_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/space_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/space_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/space_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/space_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/occupied_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/trigger> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_25> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/packet_count_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_25> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/cycle_count_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_25> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_cycles/out_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_25> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/trigger_context_pkt/sr_packets/out_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/packet_consumed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/changed> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_25> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_control/sr_error_policy/out_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_7> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_8> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_9> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_10> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_11> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_12> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_13> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_14> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_15> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_16> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_17> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_19> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_20> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_21> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_22> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_23> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_24> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_25> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_26> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/sr/out_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u1e_core/time_64bit/sr_mimosync/out_8> is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/out_0> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/out_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/out_2> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/out_3> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/out_4> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/out_5> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/out_6> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/time_64bit/sr_mimosync/out_7> of sequential type is unconnected in block <u1e>.

Mapping all equations...
Building and optimizing final netlist ...
Replicating register u1e_core/nsgpio16LE/ddr_15 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_15 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_14 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_14 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_13 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_13 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_12 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_12 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_11 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_11 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_10 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_10 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_9 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_9 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_8 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_8 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_7 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_7 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_6 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_6 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_5 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_5 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_4 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_4 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_3 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_3 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_2 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_2 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_1 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_1 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_0 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_0 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_31 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_31 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_30 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_30 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_29 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_29 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_28 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_28 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_27 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_27 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_26 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_26 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_25 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_25 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_24 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_24 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_23 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_23 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_22 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_22 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_21 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_21 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_20 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_20 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_19 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_19 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_18 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_18 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_17 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_17 to handle IOB=TRUE attribute
Replicating register u1e_core/nsgpio16LE/ddr_16 to handle IOB=TRUE attribute
Changing polarity of register u1e_core/nsgpio16LE/ddr_16 to handle IOB=TRUE attribute
WARNING:Xst:2677 - Node <u1e_core/gpmc/f19_to_f36/f36_occ_1> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/rx_fifo/tail_fifo/gen_srl16[16].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/gen_srl16[35].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/head_fifo/gen_srl16[34].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/gen_srl16[35].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/gen_srl16[34].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/tail_fifo/gen_srl16[32].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/gpmc/tx_fifo36/middle_fifo/ram/Mram_ram18> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/rx_sample_fifo/gen_srl16[100].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/gen_srl16[27].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/gen_srl16[28].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/gen_srl16[29].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/gen_srl16[30].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/gen_srl16[31].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/commandfifo/gen_srl16[63].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/sr_time_l/out_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/sr_time_l/out_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/sr_time_l/out_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/sr_time_l/out_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/sr_time_l/out_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_rx_control/sr_time_h/out_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/send_time_63> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/send_time_29> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/send_time_31> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/send_time_30> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/send_time_28> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/send_time_27> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[63].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[31].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[30].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[29].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[28].srl16e> of sequential type is unconnected in block <u1e>.
WARNING:Xst:2677 - Node <u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[27].srl16e> of sequential type is unconnected in block <u1e>.
INFO:Xst:2261 - The FF/Latch <u1e_core/dsp_core_rx/small_hb_i/stb_in_d1> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/dsp_core_rx/small_hb_q/stb_in_d1> 
INFO:Xst:2261 - The FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/hb_interp_q/odd> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/vita_tx_chain/dsp_core_tx/hb_interp_i/odd> 
INFO:Xst:2261 - The FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_0> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_0> 
INFO:Xst:2261 - The FF/Latch <u1e_core/dsp_core_rx/hb_i/addr_even_3> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/dsp_core_rx/hb_q/addr_even_3> 
INFO:Xst:2261 - The FF/Latch <u1e_core/dsp_core_rx/hb_i/addr_even_1> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/dsp_core_rx/hb_q/addr_even_1> 
INFO:Xst:2261 - The FF/Latch <u1e_core/dsp_core_rx/hb_i/addr_even_0> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/dsp_core_rx/hb_q/addr_even_0> 
INFO:Xst:2261 - The FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_1> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_1> 
INFO:Xst:2261 - The FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_2> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_2> 
INFO:Xst:2261 - The FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_3> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_3> 
INFO:Xst:2261 - The FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_4> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_4> 
INFO:Xst:2261 - The FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_5> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_5> 
INFO:Xst:2261 - The FF/Latch <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_6> in Unit <u1e> is equivalent to the following FF/Latch, which will be removed : <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/stbin_d_6> 
PACKER Warning: Lut u1e_core/vita_tx_chain/dsp_core_tx/cordic/cordic_stage0/xo_mux00013 is driving XOR and other loads hence can not be packed with the XOR/Carry. This would result in an extra LUT for a feedthrough.
Found area constraint ratio of 100 (+ 5) on block u1e, actual ratio is 48.
Forward register balancing over carry chain u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/add_outer/add2_n_rnd/Madd_sum_int_cy<0>
Forward register balancing over carry chain u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/add_inner/add2_n_rnd/Madd_sum_int_cy<0>
Forward register balancing over carry chain u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/add_outer/add2_n_rnd/Madd_sum_int_cy<0>
Forward register balancing over carry chain u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/add_inner/add2_n_rnd/Madd_sum_int_cy<0>
Forward register balancing over carry chain u1e_core/uart/simple_uart_rx/baud_ctr_not0001_wg_cy<0>
Forward register balancing over carry chain u1e_core/uart/simple_uart_tx/Mcount_baud_ctr_cy<0>
Forward register balancing over carry chain u1e_core/vita_tx_chain/vita_tx_deframer/Madd_next_seqnum_cy<0>

Pipelining and Register Balancing Report ...

Processing Unit <u1e> :
	Register(s) u1e_core/uart/simple_uart_rx/fifo/head/a_3 has(ve) been backward balanced into : u1e_core/uart/simple_uart_rx/fifo/head/a_3_BRB0 u1e_core/uart/simple_uart_rx/fifo/head/a_3_BRB1 u1e_core/uart/simple_uart_rx/fifo/head/a_3_BRB2.
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/dac_b_14 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/dac_b_14_BRB0 u1e_core/vita_tx_chain/dsp_core_tx/dac_b_14_BRB1 u1e_core/vita_tx_chain/dsp_core_tx/dac_b_14_BRB2 u1e_core/vita_tx_chain/dsp_core_tx/dac_b_14_BRB3.
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/dac_b_15 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/dac_b_15_BRB2 u1e_core/vita_tx_chain/dsp_core_tx/dac_b_15_BRB3.
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_0 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_0_BRB0 u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_0_BRB1.
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_1 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_1_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_10 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_10_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_11 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_11_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_12 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_12_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_13 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_13_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_14 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_14_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_15 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_15_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_16 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_16_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_2 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_2_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_3 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_3_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_4 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_4_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_5 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_5_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_6 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_6_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_7 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_7_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_8 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_8_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_9 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/final_clip/out_9_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_0 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_0_BRB0 u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_0_BRB1.
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_1 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_1_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_10 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_10_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_11 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_11_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_12 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_12_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_13 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_13_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_14 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_14_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_15 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_15_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_16 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_16_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_2 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_2_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_3 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_3_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_4 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_4_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_5 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_5_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_6 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_6_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_7 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_7_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_8 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_8_BRB0 .
	Register(s) u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_9 has(ve) been backward balanced into : u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/final_clip/out_9_BRB0 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_0 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_0_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_0_BRB1 u1e_core/vita_tx_chain/vita_tx_control/error_code_0_BRB2.
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_1 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_1_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_1_BRB1 u1e_core/vita_tx_chain/vita_tx_control/error_code_1_BRB2.
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_16 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_16_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_16_BRB1 u1e_core/vita_tx_chain/vita_tx_control/error_code_16_BRB2 u1e_core/vita_tx_chain/vita_tx_control/error_code_16_BRB3.
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_17 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_17_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_17_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_18 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_18_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_18_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_19 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_19_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_19_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_2 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_2_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_2_BRB1 u1e_core/vita_tx_chain/vita_tx_control/error_code_2_BRB2.
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_20 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_20_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_20_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_21 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_21_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_21_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_22 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_22_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_22_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_23 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_23_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_23_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_24 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_24_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_24_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_25 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_25_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_25_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_26 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_26_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_26_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_27 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_27_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_27_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_28 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_28_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_28_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_29 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_29_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_29_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_30 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_30_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_30_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_31 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_31_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_31_BRB2 .
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_4 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_4_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_4_BRB1 u1e_core/vita_tx_chain/vita_tx_control/error_code_4_BRB2.
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/error_code_5 has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/error_code_5_BRB0 u1e_core/vita_tx_chain/vita_tx_control/error_code_5_BRB1 u1e_core/vita_tx_chain/vita_tx_control/error_code_5_BRB2.
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/late_del has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/late_del_BRB0.
	Register(s) u1e_core/vita_tx_chain/vita_tx_control/send_error has(ve) been backward balanced into : u1e_core/vita_tx_chain/vita_tx_control/send_error_BRB0 u1e_core/vita_tx_chain/vita_tx_control/send_error_BRB1 u1e_core/vita_tx_chain/vita_tx_control/send_error_BRB2.
Unit <u1e> processed.
Replicating register u1e_core/i2c/byte_controller/bit_controller/sda_oen to handle IOB=TRUE attribute
Replicating register u1e_core/i2c/byte_controller/bit_controller/scl_oen to handle IOB=TRUE attribute
Replicating register u1e_core/gpmc/gpmc_to_fifo_async/fifo_ready to handle IOB=TRUE attribute
Replicating register u1e_core/gpmc/fifo_watcher/have_packet to handle IOB=TRUE attribute
Replicating register u1e_core/reg_cgen_ctrl_0 to handle IOB=TRUE attribute
Replicating register u1e_core/reg_cgen_ctrl_1 to handle IOB=TRUE attribute

FlipFlop u1e_core/nsgpio16LE/ddr_0 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_1 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_10 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_11 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_12 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_13 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_14 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_15 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_16 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_17 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_18 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_19 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_2 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_20 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_21 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_22 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_23 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_24 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_25 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_26 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_27 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_28 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_29 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_3 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_30 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_31 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_4 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_5 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_6 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_7 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_8 has been replicated 1 time(s)
FlipFlop u1e_core/nsgpio16LE/ddr_9 has been replicated 1 time(s)
FlipFlop u1e_core/reset_sync/reset_out has been replicated 11 time(s)
FlipFlop u1e_core/vita_tx_chain/dsp_core_tx/strobe_cic has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <u1e> :
	Found 4-bit shift register for signal <u1e_core/dsp_core_rx/hb_i/stb_out_pre_3>.
	Found 4-bit shift register for signal <u1e_core/dsp_core_rx/hb_q/stb_out_pre_3>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/stb_in_d1>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_0>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_1>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_2>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_3>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_4>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_5>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_6>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_7>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_8>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_9>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_10>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_11>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_12>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_13>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_14>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_15>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_16>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/data_in_d1_17>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_0>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_1>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_2>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_3>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_4>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_5>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_6>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_7>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_8>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_9>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_10>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_11>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_12>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_13>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_14>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_15>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_16>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d2_17>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_0>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_1>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_2>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_3>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_4>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_5>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_6>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_7>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_8>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_9>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_10>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_11>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_12>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_13>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_14>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_15>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_16>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_i/d6_17>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_0>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_1>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_2>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_3>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_4>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_5>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_6>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_7>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_8>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_9>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_10>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_11>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_12>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_13>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_14>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_15>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_16>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/data_in_d1_17>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_0>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_1>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_2>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_3>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_4>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_5>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_6>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_7>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_8>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_9>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_10>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_11>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_12>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_13>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_14>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_15>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_16>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d2_17>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_0>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_1>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_2>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_3>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_4>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_5>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_6>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_7>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_8>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_9>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_10>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_11>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_12>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_13>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_14>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_15>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_16>.
	Found 2-bit shift register for signal <u1e_core/dsp_core_rx/small_hb_q/d6_17>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/hb_interp_q/phase_d3_2>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/hb_interp_q/phase_d3_1>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/hb_interp_q/phase_d3_0>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/hb_interp_i/phase_d3_2>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/hb_interp_i/phase_d3_1>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/hb_interp_i/phase_d3_0>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_17>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_16>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_15>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_14>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_13>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_12>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_11>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_10>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_9>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_8>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_7>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_6>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_5>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_4>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_3>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_2>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_1>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/d6_0>.
	Found 3-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_6>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_q/stbin_d_1>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_17>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_16>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_15>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_14>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_13>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_12>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_11>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_10>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_9>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_8>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_7>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_6>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_5>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_4>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_3>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_2>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_1>.
	Found 2-bit shift register for signal <u1e_core/vita_tx_chain/dsp_core_tx/small_hb_interp_i/d6_0>.
Unit <u1e> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9948
 Flip-Flops                                            : 9948
# Shift Registers                                      : 155
 2-bit shift register                                  : 152
 3-bit shift register                                  : 1
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : u1e.ngr
Top Level Output File Name         : u1e
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 191

Cell Usage :
# BELS                             : 26013
#      GND                         : 1
#      INV                         : 353
#      LUT1                        : 664
#      LUT2                        : 3397
#      LUT2_D                      : 13
#      LUT2_L                      : 38
#      LUT3                        : 3668
#      LUT3_D                      : 39
#      LUT3_L                      : 12
#      LUT4                        : 3675
#      LUT4_D                      : 67
#      LUT4_L                      : 243
#      MULT_AND                    : 171
#      MUXCY                       : 6853
#      MUXF5                       : 560
#      MUXF6                       : 117
#      MUXF7                       : 48
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 6085
# FlipFlops/Latches                : 10123
#      FD                          : 922
#      FD_1                        : 1
#      FDC                         : 21
#      FDCE                        : 199
#      FDE                         : 1640
#      FDP                         : 18
#      FDPE                        : 53
#      FDR                         : 3404
#      FDRE                        : 3557
#      FDRS                        : 76
#      FDRSE                       : 9
#      FDS                         : 106
#      FDSE                        : 102
#      ODDR2                       : 15
# RAMS                             : 41
#      RAMB16BWER                  : 41
# Shift Registers                  : 1344
#      SRL16                       : 47
#      SRL16E                      : 1297
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 176
#      IBUF                        : 52
#      IBUFGDS                     : 1
#      IOBUF                       : 50
#      OBUF                        : 73
# DCMs                             : 1
#      DCM                         : 1
# DSPs                             : 16
#      DSP48A                      : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800acs484-4 

 Number of Slices:                     7894  out of  16640    47%  
 Number of Slice Flip Flops:          10041  out of  33280    30%  
 Number of 4 input LUTs:              13513  out of  33280    40%  
    Number used as logic:             12169
    Number used as Shift registers:    1344
 Number of IOs:                         191
 Number of bonded IOBs:                 177  out of    309    57%  
    IOB Flip Flops:                      82
 Number of BRAMs:                        41  out of     84    48%  
 Number of GCLKs:                         1  out of     24     4%  
 Number of DCMs:                          1  out of      8    12%  
 Number of DSP48s:                       16  out of     84    19%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_FPGA_P                         | clk_doubler:CLK90      | 11539 |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------+------------------------------------+-------+
Control Signal                                                    | Buffer(FF name)                    | Load  |
------------------------------------------------------------------+------------------------------------+-------+
u1e_core/reset_sync/reset_out_1(u1e_core/reset_sync/reset_out_1:Q)| NONE(u1e_core/nsgpio16LE/ack_o)    | 161   |
TXBLANK_OBUF(XST_GND:G)                                           | NONE(u1e_core/i2c/al)              | 117   |
u1e_core/_or0000(u1e_core/_or00001:O)                             | NONE(u1e_core/reset_sync/reset_int)| 13    |
------------------------------------------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.495ns (Maximum Frequency: 80.032MHz)
   Minimum input arrival time before clock: 6.458ns
   Maximum output required time after clock: 13.739ns
   Maximum combinational path delay: 11.028ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_FPGA_P'
  Clock period: 12.495ns (frequency: 80.032MHz)
  Total number of paths / destination ports: 781967 / 31360
-------------------------------------------------------------------------
Delay:               12.495ns (Levels of Logic = 11)
  Source:            u1e_core/shared_spi/ctrl_9 (FF)
  Destination:       u1e_core/shared_spi/shift/data_127 (FF)
  Source Clock:      CLK_FPGA_P rising +90
  Destination Clock: CLK_FPGA_P rising +90

  Data Path: u1e_core/shared_spi/ctrl_9 to u1e_core/shared_spi/shift/data_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.591   1.080  u1e_core/shared_spi/ctrl_9 (u1e_core/shared_spi/ctrl_9)
     LUT3_D:I1->O          3   0.643   0.563  u1e_core/shared_spi/shift/rx_bit_pos_mux0000<2>11 (u1e_core/shared_spi/shift/N87)
     LUT3:I2->O            1   0.648   0.000  u1e_core/shared_spi/shift/Msub_rx_bit_pos_addsub0000_Madd_lut<2> (u1e_core/shared_spi/shift/Msub_rx_bit_pos_addsub0000_Madd_lut<2>)
     MUXCY:S->O            1   0.632   0.000  u1e_core/shared_spi/shift/Msub_rx_bit_pos_addsub0000_Madd_cy<2> (u1e_core/shared_spi/shift/Msub_rx_bit_pos_addsub0000_Madd_cy<2>)
     XORCY:CI->O           2   0.844   0.450  u1e_core/shared_spi/shift/Msub_rx_bit_pos_addsub0000_Madd_xor<3> (u1e_core/shared_spi/shift/rx_bit_pos_addsub0000<3>)
     LUT4:I3->O            8   0.648   0.757  u1e_core/shared_spi/shift/rx_bit_pos<3>_1 (u1e_core/shared_spi/shift/rx_bit_pos<3>1)
     MUXF7:S->O            1   0.771   0.000  u1e_core/shared_spi/shift/Mmux__COND_194_9_f7_0 (u1e_core/shared_spi/shift/Mmux__COND_194_9_f71)
     MUXF8:I0->O           1   0.291   0.500  u1e_core/shared_spi/shift/Mmux__COND_194_7_f8_0 (u1e_core/shared_spi/shift/Mmux__COND_194_7_f81)
     LUT3:I1->O            1   0.643   0.000  u1e_core/shared_spi/shift/Mmux__COND_194_2_f5_F (N1328)
     MUXF5:I0->O           4   0.276   0.590  u1e_core/shared_spi/shift/Mmux__COND_194_2_f5 (u1e_core/shared_spi/shift/_COND_194)
     LUT4_D:I3->O         15   0.648   1.020  u1e_core/shared_spi/shift/data_64_mux000021 (u1e_core/shared_spi/shift/N22)
     LUT4:I3->O            2   0.648   0.000  u1e_core/shared_spi/shift/data_78_mux00001 (u1e_core/shared_spi/shift/data_78_mux0000)
     FDRE:D                    0.252          u1e_core/shared_spi/shift/data_78
    ----------------------------------------
    Total                     12.495ns (7.535ns logic, 4.960ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_FPGA_P'
  Total number of paths / destination ports: 2143 / 247
-------------------------------------------------------------------------
Offset:              6.458ns (Levels of Logic = 5)
  Source:            miso_codec (PAD)
  Destination:       u1e_core/shared_spi/shift/data_127 (FF)
  Destination Clock: CLK_FPGA_P rising +90

  Data Path: miso_codec to u1e_core/shared_spi/shift/data_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.563  miso_codec_IBUF (miso_codec_IBUF)
     LUT4:I0->O            1   0.648   0.563  miso10 (miso10)
     LUT2:I0->O            4   0.648   0.619  miso22 (miso)
     LUT4_D:I2->O         15   0.648   1.020  u1e_core/shared_spi/shift/data_64_mux000021 (u1e_core/shared_spi/shift/N22)
     LUT4:I3->O            2   0.648   0.000  u1e_core/shared_spi/shift/data_78_mux00001 (u1e_core/shared_spi/shift/data_78_mux0000)
     FDRE:D                    0.252          u1e_core/shared_spi/shift/data_78
    ----------------------------------------
    Total                      6.458ns (3.693ns logic, 2.765ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_FPGA_P'
  Total number of paths / destination ports: 2017 / 79
-------------------------------------------------------------------------
Offset:              13.739ns (Levels of Logic = 33)
  Source:            u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[1].srl16e (FF)
  Destination:       io_tx<15> (PAD)
  Source Clock:      CLK_FPGA_P rising +90

  Data Path: u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[1].srl16e to io_tx<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.529   0.452  u1e_core/vita_tx_chain/vita_tx_deframer/short_tx_q/gen_srl16[1].srl16e (u1e_core/vita_tx_chain/tx1_data<1>)
     LUT4:I2->O            1   0.648   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_lut<0> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_lut<0>)
     MUXCY:S->O            1   0.632   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<0> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<1> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<2> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<3> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<4> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<5> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<6> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<7> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<8> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<9> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<10> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<11> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<12> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<13> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<14> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<15> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<16> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<17> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<18> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<19> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<20> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<21> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<22> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<23> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<24> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<25> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<26> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<27> (u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<27>)
     MUXCY:CI->O           4   0.269   0.590  u1e_core/vita_tx_chain/vita_tx_control/time_compare/Mcompar_now_cy<28> (u1e_core/debug_vt<31>)
     LUT4:I3->O            1   0.648   0.000  u1e_core/nsgpio16LE/igpio_31_mux000067_G (N2121)
     MUXF5:I1->O           1   0.276   0.420  u1e_core/nsgpio16LE/igpio_31_mux000067 (u1e_core/nsgpio16LE/igpio_31_mux0000)
     IOBUF:I->IO               4.520          io_tx_15_IOBUF (io_tx<15>)
    ----------------------------------------
    Total                     13.739ns (12.277ns logic, 1.462ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 105 / 38
-------------------------------------------------------------------------
Delay:               11.028ns (Levels of Logic = 7)
  Source:            cgen_st_status (PAD)
  Destination:       EM_D<2> (PAD)

  Data Path: cgen_st_status to EM_D<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.423  cgen_st_status_IBUF (cgen_st_status_IBUF)
     LUT4:I3->O            1   0.648   0.423  u1e_core/wb_1master/i_dat_s<2>97 (u1e_core/wb_1master/i_dat_s<2>97)
     LUT4:I3->O            1   0.648   0.423  u1e_core/wb_1master/i_dat_s<2>122_SW0 (N1844)
     LUT4_L:I3->LO         1   0.648   0.180  u1e_core/wb_1master/i_dat_s<2>122 (u1e_core/wb_1master/i_dat_s<2>122)
     LUT4:I1->O            2   0.643   0.447  u1e_core/wb_1master/i_dat_s<2>173 (u1e_core/m0_dat_miso<2>)
     MUXF5:S->O            1   0.756   0.420  u1e_core/gpmc/EM_D_mux0000<2>_f5 (EM_D_2_IOBUF)
     IOBUF:I->IO               4.520          EM_D_2_IOBUF (EM_D<2>)
    ----------------------------------------
    Total                     11.028ns (8.712ns logic, 2.316ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================


Total REAL time to Xst completion: 164.00 secs
Total CPU time to Xst completion: 159.76 secs
 
--> 


Total memory usage is 735840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2093 (   0 filtered)
Number of infos    :   43 (   0 filtered)

