{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427457023448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427457023450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 27 11:50:22 2015 " "Processing started: Fri Mar 27 11:50:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427457023450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427457023450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427457023450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427457025940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027180 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digitalclock " "Found entity 1: digitalclock" {  } { { "digitalclock.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027214 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivide.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivide.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivide " "Found entity 1: clockdivide" {  } { { "clockdivide.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clockdivide.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_count.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_count.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_count " "Found entity 1: BCD_count" {  } { { "BCD_count.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/BCD_count.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/stateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027315 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027329 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027345 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027358 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl0_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl0_altclkctrl_uhi-RTL" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027437 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl0-RTL " "Found design unit 2: altclkctrl0-RTL" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027437 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl0_altclkctrl_uhi " "Found entity 1: altclkctrl0_altclkctrl_uhi" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027437 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl0 " "Found entity 2: altclkctrl0" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl0.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counting_block " "Found entity 1: bcd_counting_block" {  } { { "counter_verilog.v" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/counter_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digtalclkdivide.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digtalclkdivide.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digtalclkdivide " "Found entity 1: digtalclkdivide" {  } { { "digtalclkdivide.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027481 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027493 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkbcdcount.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clkbcdcount.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clkBCDcount " "Found entity 1: clkBCDcount" {  } { { "clkBCDcount.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027521 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027533 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027546 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare4-SYN " "Found design unit 1: lpm_compare4-SYN" {  } { { "lpm_compare4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027558 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare4 " "Found entity 1: lpm_compare4" {  } { { "lpm_compare4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter5-SYN " "Found design unit 1: lpm_counter5-SYN" {  } { { "lpm_counter5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027570 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Found entity 1: lpm_counter5" {  } { { "lpm_counter5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl1_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl1_altclkctrl_uhi-RTL" {  } { { "altclkctrl1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl1-RTL " "Found design unit 2: altclkctrl1-RTL" {  } { { "altclkctrl1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl1.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027655 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl1_altclkctrl_uhi " "Found entity 1: altclkctrl1_altclkctrl_uhi" {  } { { "altclkctrl1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027655 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl1 " "Found entity 2: altclkctrl1" {  } { { "altclkctrl1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl1.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topclockblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file topclockblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topclockblock " "Found entity 1: topclockblock" {  } { { "topclockblock.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/topclockblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare5-SYN " "Found design unit 1: lpm_compare5-SYN" {  } { { "lpm_compare5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare5.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027691 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare5 " "Found entity 1: lpm_compare5" {  } { { "lpm_compare5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter6-SYN " "Found design unit 1: lpm_counter6-SYN" {  } { { "lpm_counter6.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter6.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027703 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter6 " "Found entity 1: lpm_counter6" {  } { { "lpm_counter6.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare6-SYN " "Found design unit 1: lpm_compare6-SYN" {  } { { "lpm_compare6.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare6.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027715 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare6 " "Found entity 1: lpm_compare6" {  } { { "lpm_compare6.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027726 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027738 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457027738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457027738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topclockblock " "Elaborating entity \"topclockblock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427457028604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst9 " "Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst9\"" {  } { { "topclockblock.bdf" "inst9" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/topclockblock.bdf" { { 704 1160 1240 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux2:inst9\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux2:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux2.vhd" "LPM_MUX_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux2.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst9\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux2:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux2.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457029396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst9\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux2:inst9\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029453 ""}  } { { "lpm_mux2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux2.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457029453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_96e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_96e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_96e " "Found entity 1: mux_96e" {  } { { "db/mux_96e.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/mux_96e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457029582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457029582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_96e lpm_mux2:inst9\|LPM_MUX:LPM_MUX_component\|mux_96e:auto_generated " "Elaborating entity \"mux_96e\" for hierarchy \"lpm_mux2:inst9\|LPM_MUX:LPM_MUX_component\|mux_96e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:inst1 " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:inst1\"" {  } { { "topclockblock.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/topclockblock.bdf" { { 176 936 1080 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 stopwatch:inst1\|lpm_clshift0:inst9 " "Elaborating entity \"lpm_clshift0\" for hierarchy \"stopwatch:inst1\|lpm_clshift0:inst9\"" {  } { { "stopwatch.bdf" "inst9" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/stopwatch.bdf" { { 64 1280 1456 192 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457029985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift stopwatch:inst1\|lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"stopwatch:inst1\|lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopwatch:inst1\|lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"stopwatch:inst1\|lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457030057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stopwatch:inst1\|lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"stopwatch:inst1\|lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030057 ""}  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457030057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_h2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_h2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_h2e " "Found entity 1: lpm_clshift_h2e" {  } { { "db/lpm_clshift_h2e.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/lpm_clshift_h2e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457030111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457030111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_h2e stopwatch:inst1\|lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_h2e:auto_generated " "Elaborating entity \"lpm_clshift_h2e\" for hierarchy \"stopwatch:inst1\|lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_h2e:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder stopwatch:inst1\|decoder:inst2 " "Elaborating entity \"decoder\" for hierarchy \"stopwatch:inst1\|decoder:inst2\"" {  } { { "stopwatch.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/stopwatch.bdf" { { 200 872 1112 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7446 stopwatch:inst1\|decoder:inst2\|7446:inst2 " "Elaborating entity \"7446\" for hierarchy \"stopwatch:inst1\|decoder:inst2\|7446:inst2\"" {  } { { "decoder.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/decoder.bdf" { { 200 504 624 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopwatch:inst1\|decoder:inst2\|7446:inst2 " "Elaborated megafunction instantiation \"stopwatch:inst1\|decoder:inst2\|7446:inst2\"" {  } { { "decoder.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/decoder.bdf" { { 200 504 624 360 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457030352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_count stopwatch:inst1\|BCD_count:inst1 " "Elaborating entity \"BCD_count\" for hierarchy \"stopwatch:inst1\|BCD_count:inst1\"" {  } { { "stopwatch.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/stopwatch.bdf" { { 248 616 784 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst " "Elaborating entity \"lpm_counter1\" for hierarchy \"stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\"" {  } { { "BCD_count.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/BCD_count.bdf" { { 304 600 744 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457030901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457031033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457031039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457031040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457031040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457031040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457031040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457031040 ""}  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457031040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u5k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u5k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u5k " "Found entity 1: cntr_u5k" {  } { { "db/cntr_u5k.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_u5k.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457031158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457031158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u5k stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated " "Elaborating entity \"cntr_u5k\" for hierarchy \"stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457031248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457031369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457031369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hfc stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|cmpr_hfc:cmpr1 " "Elaborating entity \"cmpr_hfc\" for hierarchy \"stopwatch:inst1\|BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|cmpr_hfc:cmpr1\"" {  } { { "db/cntr_u5k.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_u5k.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457031447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1 " "Elaborating entity \"lpm_compare1\" for hierarchy \"stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\"" {  } { { "BCD_count.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/BCD_count.bdf" { { 296 800 928 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457032341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457032440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457032445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457032445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457032445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457032445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457032445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457032445 ""}  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare1.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457032445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lnk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lnk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lnk " "Found entity 1: cmpr_lnk" {  } { { "db/cmpr_lnk.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_lnk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457032564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457032564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lnk stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_lnk:auto_generated " "Elaborating entity \"cmpr_lnk\" for hierarchy \"stopwatch:inst1\|BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_lnk:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457032647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivide stopwatch:inst1\|clockdivide:inst " "Elaborating entity \"clockdivide\" for hierarchy \"stopwatch:inst1\|clockdivide:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/stopwatch.bdf" { { 240 384 496 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457035162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1 " "Elaborating entity \"lpm_compare0\" for hierarchy \"stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\"" {  } { { "clockdivide.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clockdivide.bdf" { { 184 792 920 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457035518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457035541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457035548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457035548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457035548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457035548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457035548 ""}  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457035548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ecj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ecj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ecj " "Found entity 1: cmpr_ecj" {  } { { "db/cmpr_ecj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_ecj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457035669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457035669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ecj stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_ecj:auto_generated " "Elaborating entity \"cmpr_ecj\" for hierarchy \"stopwatch:inst1\|clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_ecj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457035757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\"" {  } { { "clockdivide.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clockdivide.bdf" { { 184 624 768 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457036151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 500000 " "Parameter \"lpm_modulus\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036151 ""}  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457036151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2bj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2bj " "Found entity 1: cntr_2bj" {  } { { "db/cntr_2bj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_2bj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457036284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457036284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2bj stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated " "Elaborating entity \"cntr_2bj\" for hierarchy \"stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457036492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457036492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgc stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|cmpr_vgc:cmpr1 " "Elaborating entity \"cmpr_vgc\" for hierarchy \"stopwatch:inst1\|clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|cmpr_vgc:cmpr1\"" {  } { { "db/cntr_2bj.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_2bj.tdf" 134 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457036594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl1 altclkctrl1:inst2 " "Elaborating entity \"altclkctrl1\" for hierarchy \"altclkctrl1:inst2\"" {  } { { "topclockblock.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/topclockblock.bdf" { { 472 208 368 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457038242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl1_altclkctrl_uhi altclkctrl1:inst2\|altclkctrl1_altclkctrl_uhi:altclkctrl1_altclkctrl_uhi_component " "Elaborating entity \"altclkctrl1_altclkctrl_uhi\" for hierarchy \"altclkctrl1:inst2\|altclkctrl1_altclkctrl_uhi:altclkctrl1_altclkctrl_uhi_component\"" {  } { { "altclkctrl1.vhd" "altclkctrl1_altclkctrl_uhi_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/altclkctrl1.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457038426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitalclock digitalclock:inst " "Elaborating entity \"digitalclock\" for hierarchy \"digitalclock:inst\"" {  } { { "topclockblock.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/topclockblock.bdf" { { 456 912 1056 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457038523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digtalclkdivide digitalclock:inst\|digtalclkdivide:inst " "Elaborating entity \"digtalclkdivide\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\"" {  } { { "digitalclock.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { { 248 336 464 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457038620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11 " "Elaborating entity \"lpm_mux1\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\"" {  } { { "digtalclkdivide.bdf" "inst11" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 440 1224 1304 536 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457038983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "LPM_MUX_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux1.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457039012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039013 ""}  } { { "lpm_mux1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux1.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457039013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b6e " "Found entity 1: mux_b6e" {  } { { "db/mux_b6e.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/mux_b6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457039146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457039146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b6e digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\|LPM_MUX:LPM_MUX_component\|mux_b6e:auto_generated " "Elaborating entity \"mux_b6e\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_mux1:inst11\|LPM_MUX:LPM_MUX_component\|mux_b6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare6 digitalclock:inst\|digtalclkdivide:inst\|lpm_compare6:inst10 " "Elaborating entity \"lpm_compare6\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare6:inst10\"" {  } { { "digtalclkdivide.bdf" "inst10" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 552 896 1024 648 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457039631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter6 digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9 " "Elaborating entity \"lpm_counter6\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\"" {  } { { "digtalclkdivide.bdf" "inst9" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 544 688 832 624 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457040351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter6.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter6.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457040379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter6.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter6.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457040390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457040390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 833333 " "Parameter \"lpm_modulus\" = \"833333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457040390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457040390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457040390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457040390 ""}  } { { "lpm_counter6.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter6.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457040390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kbj " "Found entity 1: cntr_kbj" {  } { { "db/cntr_kbj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_kbj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457040524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457040524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kbj digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_kbj:auto_generated " "Elaborating entity \"cntr_kbj\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter6:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_kbj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457040609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst " "Elaborating entity \"lpm_compare2\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\"" {  } { { "digtalclkdivide.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 304 536 664 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457041044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041044 ""}  } { { "lpm_compare2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare2.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457041044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cal " "Found entity 1: cmpr_cal" {  } { { "db/cmpr_cal.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_cal.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457041169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457041169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cal digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_cal:auto_generated " "Elaborating entity \"cmpr_cal\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare2:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_cal:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2 " "Elaborating entity \"lpm_counter2\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\"" {  } { { "digtalclkdivide.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 296 360 504 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457041782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50000000 " "Parameter \"lpm_modulus\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457041782 ""}  } { { "lpm_counter2.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457041782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ej " "Found entity 1: cntr_8ej" {  } { { "db/cntr_8ej.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_8ej.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457041913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457041913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8ej digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_8ej:auto_generated " "Elaborating entity \"cntr_8ej\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_8ej:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5hc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5hc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5hc " "Found entity 1: cmpr_5hc" {  } { { "db/cmpr_5hc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_5hc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457042151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457042151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5hc digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_8ej:auto_generated\|cmpr_5hc:cmpr1 " "Elaborating entity \"cmpr_5hc\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter2:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_8ej:auto_generated\|cmpr_5hc:cmpr1\"" {  } { { "db/cntr_8ej.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_8ej.tdf" 164 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare5 digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8 " "Elaborating entity \"lpm_compare5\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\"" {  } { { "digtalclkdivide.bdf" "inst8" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 320 896 1024 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare5.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare5.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare5.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457042661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042661 ""}  } { { "lpm_compare5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare5.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457042661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vpi " "Found entity 1: cmpr_vpi" {  } { { "db/cmpr_vpi.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_vpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457042802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457042802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vpi digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\|lpm_compare:LPM_COMPARE_component\|cmpr_vpi:auto_generated " "Elaborating entity \"cmpr_vpi\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_compare5:inst8\|lpm_compare:LPM_COMPARE_component\|cmpr_vpi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457042893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter5 digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3 " "Elaborating entity \"lpm_counter5\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\"" {  } { { "digtalclkdivide.bdf" "inst3" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digtalclkdivide.bdf" { { 320 696 840 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter5.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457043299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 60 " "Parameter \"lpm_modulus\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043300 ""}  } { { "lpm_counter5.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter5.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457043300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iij " "Found entity 1: cntr_iij" {  } { { "db/cntr_iij.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_iij.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457043431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457043431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_iij digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_iij:auto_generated " "Elaborating entity \"cntr_iij\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_iij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457043669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457043669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jfc digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_iij:auto_generated\|cmpr_jfc:cmpr1 " "Elaborating entity \"cmpr_jfc\" for hierarchy \"digitalclock:inst\|digtalclkdivide:inst\|lpm_counter5:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_iij:auto_generated\|cmpr_jfc:cmpr1\"" {  } { { "db/cntr_iij.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_iij.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457043764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkBCDcount digitalclock:inst\|clkBCDcount:inst1 " "Elaborating entity \"clkBCDcount\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\"" {  } { { "digitalclock.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/digitalclock.bdf" { { 248 616 784 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457044372 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst14 " "Primitive \"GND\" of instance \"inst14\" not used" {  } { { "clkBCDcount.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 840 1360 1392 872 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1427457044378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8 " "Elaborating entity \"lpm_counter3\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\"" {  } { { "clkBCDcount.bdf" "inst8" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 208 608 752 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457044930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457044957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457044962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457044962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457044962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457044962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457044962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457044962 ""}  } { { "lpm_counter3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter3.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457044962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ihj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ihj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ihj " "Found entity 1: cntr_ihj" {  } { { "db/cntr_ihj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_ihj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457045101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457045101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ihj digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ihj:auto_generated " "Elaborating entity \"cntr_ihj\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter3:inst8\|lpm_counter:LPM_COUNTER_component\|cntr_ihj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter4 digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst " "Elaborating entity \"lpm_counter4\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\"" {  } { { "clkBCDcount.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 360 608 752 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter4.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457045676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 6 " "Parameter \"lpm_modulus\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045676 ""}  } { { "lpm_counter4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_counter4.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457045676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7gj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7gj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7gj " "Found entity 1: cntr_7gj" {  } { { "db/cntr_7gj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cntr_7gj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457045809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457045809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7gj digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\|cntr_7gj:auto_generated " "Elaborating entity \"cntr_7gj\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_counter4:inst\|lpm_counter:LPM_COUNTER_component\|cntr_7gj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457045908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12 " "Elaborating entity \"lpm_compare3\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\"" {  } { { "clkBCDcount.bdf" "inst12" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 512 1048 1176 624 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457047927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457047950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457047956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457047956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457047956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457047956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457047956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457047956 ""}  } { { "lpm_compare3.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare3.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457047956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h8l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h8l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h8l " "Found entity 1: cmpr_h8l" {  } { { "db/cmpr_h8l.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/cmpr_h8l.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457048093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457048093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h8l digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\|cmpr_h8l:auto_generated " "Elaborating entity \"cmpr_h8l\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare3:inst12\|lpm_compare:LPM_COMPARE_component\|cmpr_h8l:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457048180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare4 digitalclock:inst\|clkBCDcount:inst1\|lpm_compare4:inst13 " "Elaborating entity \"lpm_compare4\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare4:inst13\"" {  } { { "clkBCDcount.bdf" "inst13" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/clkBCDcount.bdf" { { 696 1048 1176 808 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457048560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare digitalclock:inst\|clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare4.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457048582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitalclock:inst\|clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457048588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitalclock:inst\|clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"digitalclock:inst\|clkBCDcount:inst1\|lpm_compare4:inst13\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457048589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457048589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457048589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457048589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457048589 ""}  } { { "lpm_compare4.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_compare4.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457048589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst10 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst10\"" {  } { { "topclockblock.bdf" "inst10" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/topclockblock.bdf" { { 168 1344 1488 264 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst10\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst10\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux0.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457051338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst10\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051339 ""}  } { { "lpm_mux0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_mux0.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427457051339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sne " "Found entity 1: mux_sne" {  } { { "db/mux_sne.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/db/mux_sne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427457051471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427457051471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sne lpm_mux0:inst10\|LPM_MUX:LPM_MUX_component\|mux_sne:auto_generated " "Elaborating entity \"mux_sne\" for hierarchy \"lpm_mux0:inst10\|LPM_MUX:LPM_MUX_component\|mux_sne:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427457051561 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427457052905 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427457052906 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427457052907 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427457052913 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427457052921 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427457052923 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427457052924 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch-clock/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1427457052931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1427457055197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427457075437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427457075437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "310 " "Implemented 310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427457075798 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427457075798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427457075798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427457075798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427457076163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 27 11:51:15 2015 " "Processing ended: Fri Mar 27 11:51:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427457076163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427457076163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427457076163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427457076163 ""}
