0.7
2020.2
Oct 14 2022
05:20:55
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/debounce_test.v,1670980473,verilog,,,,debounce_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/dual_edge_detector_test.v,1670908820,verilog,,,,dual_edge_detector_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/parking_lot_counter_test.v,1671075213,verilog,,,,parking_lot_counter_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/imports/new/clock_divider.v,1670874278,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/counter_8b.v,,clock_divider,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/counter_8b.v,1670975688,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/debounce.v,,counter_8b,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/debounce.v,1670979717,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/rising_edge_detector_mealy.v,,debounce,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/dual_edge_detector_mealy.v,1670908742,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/debounce_test.v,,dual_edge_detector_mealy,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/dual_edge_detector_moore.v,1670907015,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/dual_edge_detector_test.v,,dual_edge_detector_moore,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/parking_lot_counter.v,1671075312,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/parking_lot_counter_test.v,,parking_lot_counter,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/rising_edge_detector_mealy.v,1670980459,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/debounce_test.v,,rising_edge_detector_mealy,,,,,,,,
