bridging:0.0622570978633
fault:0.0558257314557
pbf:0.0376570828535
faults:0.0335425701649
wire:0.033443870123
circuit:0.0217882840921
feedback:0.0180970527722
stuck:0.0171997046347
bridge:0.0166739650514
atpg:0.015493382003
defects:0.0143981721549
nemesis:0.01267683763
pbfs:0.012293175593
bridged:0.0106785868742
faulty:0.00979917472447
ddq:0.00941427071338
abramovici:0.00886854320657
oscillation:0.00875712895824
untestable:0.00864866763697
wired:0.00851635244819
carafe:0.00851066002592
menon:0.008402152485
mcnc:0.008402152485
cmos:0.00838057955752
wires:0.00773621073174
circuits:0.00761526933083
fbf:0.00732221055485
defect:0.00715854583376
eproofs:0.00627618047558
shorts:0.00611065635273
spice:0.00569524633289
coverage:0.00568649721073
front:0.00568342484664
tgt:0.00567377335061
realistic:0.00504727369067
iscas:0.00471537713136
bf:0.00463957357453
gates:0.00445895628513
downstream:0.00392706558023
influenced:0.00366582722684
propagated:0.00361270598674
layouts:0.0035058358207
oscillate:0.00349004525574
simulation:0.00334116831454
fanout:0.00330487265788
tests:0.00322609703472
combinational:0.0031182838523
outputs:0.00304714509621
undetectable:0.0027920362046
logic:0.0027310209164
simulator:0.00265470864521
simulators:0.00252214316234
region:0.00251066376261
covered:0.00250416519715
digitally:0.00243818742483
gate:0.00239779538417
cell:0.0023352558102
parity:0.00232989735261
foreach:0.00226551454908
mos:0.00223321513527
aborted:0.00222329880363
block:0.00220857659447
prevented:0.00217566537022
ppsfp:0.00209206015853
dpm:0.00209206015853
tahoori:0.00209206015853
baradaran:0.00209206015853
inversion:0.00207687687501
excess:0.0020475237952
generation:0.00201334428085
drawing:0.0020075972088
maly:0.00189125778354
faulted:0.00189125778354
testing:0.00183453811271
sequential:0.00179531353254
pattern:0.0016494945481
analog:0.00162925654526
sensitize:0.00162545828322
resolvable:0.00162545828322
invalidated:0.00162377719086
ics:0.00158391024333
ferguson:0.0015724850249
shipped:0.0015724850249
inductive:0.00156665127742
quiescent:0.00152766408818
manufacturing:0.00152432879706
boolean:0.00148771320417
vlsi:0.00147483813623
spot:0.00147157752036
manufacturers:0.00145451341404
diagnosis:0.00144258537412
thresholds:0.00136504379812
foundation:0.00136335454115
satisfiability:0.00134941695585
drawings:0.00132559244987
primitive:0.00130552633122
fpgas:0.00130541441369
free:0.0012968425898
cruz:0.00128652528322
invalidation:0.00126876865508
percentage:0.00126789379245
site:0.0012624651923
benchmark:0.0012590767122
propagating:0.00125868401664
preventing:0.00125236446497
nand:0.00125201496999
formerly:0.00125201496999
tester:0.00123615570062
resistance:0.00118001372997
secs:0.00115545678149
successful:0.00114951704724
inputs:0.00113443212255
generator:0.00112818804901
pseudo:0.00112818804901
guarantee:0.00111241190006
meets:0.00110203152282
voltage:0.00110162421929
pseudocode:0.00109192060533
detect:0.00108277953291
integrated:0.00107553896395
detected:0.00104633755382
photolithography:0.00104603007926
renovell:0.00104603007926
specks:0.00104603007926
contaminates:0.00104603007926
injectable:0.00104603007926
rozon:0.00104603007926
zwand:0.00104603007926
zwor:0.00104603007926
metra:0.00104603007926
unworkable:0.00104603007926
ucsc:0.00104603007926
abromovici:0.00104603007926
waicukauski:0.00104603007926
dhamin:0.00104603007926
feltham:0.00104603007926
favalli:0.00104603007926
engelke:0.00104603007926
propagate:0.00101676276448
voting:0.00100166737734
probable:0.000994641430013
simulating:0.000982505156927
technologies:0.000978831364603
ic:0.000974474267106
propagation:0.000971703544482
accurate:0.00097005733313
cells:0.000964382591721
invalidate:0.00096172358275
back:0.000957540853675
polian:0.000945628891769
khalili:0.000945628891769
untested:0.000945628891769
garvey:0.000945628891769
compliment:0.000945628891769
piet:0.000945628891769
ilia:0.000945628891769
millman:0.000945628891769
insulating:0.000945628891769
electrical:0.000937689368096
driving:0.000937689368096
board:0.000931958941045
shen:0.000915370003114
theorems:0.000896014983956
electronic:0.000894236777235
creates:0.000893119404086
failed:0.000891108231951
stipulating:0.000886854320657
stimulation:0.000886854320657
combinationally:0.000886854320657
activated:0.000884600298081
implications:0.000863704897958
santa:0.000861055492667
digital:0.000848972903874
attempt:0.000846354292599
adjunct:0.000845122508663
rigor:0.000845122508663
resistances:0.000845122508663
larrabee:0.000845122508663
patterns:0.000843193668846
library:0.000834355109127
ten:0.00083190159893
unwieldy:0.00081272914161
mill:0.00081272914161
unpopular:0.00081272914161
corporation:0.000803038883518
logical:0.000797141297076
sure:0.000788523023747
tracy:0.000786242512452
reported:0.000782431986626
majority:0.000780728905895
bridging faults:0.0548544129839
bridging fault:0.0510713500195
fault block:0.0309567057169
back wire:0.0240774377798
fault free:0.0223395220955
front wire:0.0217843484675
feedback bridging:0.0197490191675
free circuit:0.0173549871742
realistic bridging:0.0167866662923
atpg system:0.0149050805304
single stuck:0.0143820187955
faulty circuit:0.0137013056639
test pattern:0.0123651532182
feedback influenced:0.0103189019056
test generation:0.0100231222574
guarantee theorem:0.00941563312592
test guarantee:0.00941563312592
fault simulation:0.00929664022339
bridged wires:0.00917235724946
block output:0.00836945166749
fault atpg:0.00836945166749
pattern generation:0.00818964051124
circuit output:0.00756612592881
fault model:0.00753905376677
sequential behavior:0.00709586131411
circuit values:0.00687926793709
wire memory:0.00687926793709
wired logic:0.00687926793709
iscas 85:0.00591671369054
defect coverage:0.00573272328091
bridge function:0.00573272328091
drawing shows:0.00573272328091
fault else:0.00573272328091
primitive bridge:0.00573272328091
next fault:0.00573272328091
feedback region:0.00573272328091
fault coverage:0.00559300730934
free value:0.00548052226555
inductive fault:0.00523090729218
two bridged:0.00523090729218
inversion parity:0.00523090729218
theoretical foundation:0.0048770805479
fault analysis:0.00472882870551
memory method:0.00458617862473
influenced values:0.00458617862473
covered move:0.00458617862473
wire fault:0.00458617862473
tgt fbf:0.00458617862473
prevented via:0.00458617862473
feedback fault:0.00458617862473
wire stuck:0.00458617862473
nemesis atpg:0.00458617862473
influenced region:0.00458617862473
two component:0.00458365550511
fault site:0.00418472583374
mcnc layouts:0.00418472583374
downstream gates:0.00418472583374
realistic defects:0.00418472583374
faulty region:0.00418472583374
test patterns:0.00414073457568
fault test:0.00365368151036
benchmark circuits:0.00352447592731
bridged components:0.00343963396855
ddq test:0.00343963396855
ddq tests:0.00343963396855
bridged outputs:0.00343963396855
atpg systems:0.00343963396855
derived pbf:0.00343963396855
mcnc cell:0.00343963396855
bridge value:0.00343963396855
menon 1:0.00343963396855
bridging defects:0.00343963396855
spice derived:0.00343963396855
fault bf:0.00343963396855
component simulation:0.00313854437531
wire w:0.00313854437531
spice simulation:0.00313854437531
cmos ics:0.00313854437531
hold state:0.00313854437531
spot defects:0.00313854437531
direct implications:0.00296235287512
circuit inputs:0.00296235287512
cmos bridging:0.00296235287512
integrated circuits:0.00290944781605
pattern generator:0.00283729722331
feedback path:0.00283729722331
circuit outputs:0.00283729722331
fault effect:0.00274026113277
two gates:0.00266094799279
cell library:0.00266094799279
feedback loop:0.00259386527761
fault free circuit:0.0190885238162
feedback bridging faults:0.0143657068766
realistic bridging faults:0.0136023274586
abramovici and menon:0.0120541460295
test guarantee theorem:0.00994548937613
fault block output:0.00964331682356
test pattern generation:0.00894260849245
stuck at fault:0.0087182625459
bridging fault simulation:0.00837066305143
generate a test:0.0075672210404
feedback bridging fault:0.00732433017
bridging fault model:0.00723248761767
bridging fault atpg:0.00723248761767
fault free value:0.00663032625076
next fault else:0.00602707301473
two bridged wires:0.00602707301473
free circuit values:0.00602707301473
fault atpg system:0.00602707301473
primitive bridge function:0.00602707301473
stuck at faults:0.0060059729008
inductive fault analysis:0.00552527187563
attempt to generate:0.00523166440715
shows the attempt:0.00482165841178
nemesis atpg system:0.00482165841178
feedback influenced region:0.00482165841178
fault on w:0.00482165841178
wire fault free:0.00482165841178
bridging fault test:0.00482165841178
via the tgt:0.00482165841178
wire memory method:0.00482165841178
wire the feedback:0.00482165841178
generation is successful:0.00482165841178
feedback influenced values:0.00482165841178
free if test:0.00482165841178
fbf is covered:0.00482165841178
shows the fault:0.0044202175005
faults in cmos:0.00418533152572
must be prevented:0.00418533152572
oscillation and sequential:0.00361624380884
simulation and test:0.00361624380884
stuck at atpg:0.00361624380884
applying the pbf:0.00361624380884
spice derived pbf:0.00361624380884
number of bridging:0.00361624380884
carafe an inductive:0.00361624380884
potential for oscillation:0.00361624380884
mcnc cell library:0.00361624380884
fault test pattern:0.00361624380884
ddq test patterns:0.00361624380884
pbf from table:0.00361624380884
iscas 85 circuits:0.00331516312538
faults the number:0.00331516312538
fault analysis tool:0.00331516312538
stuck at test:0.00331516312538
two component simulation:0.00331516312538
number of faults:0.00302913905586
test pattern generator:0.00301397744467
iscas 85 benchmark:0.00283770789015
