

================================================================
== Vivado HLS Report for 'matrix_mul_1'
================================================================
* Date:           Thu May 14 18:42:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.360 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2186|     2186| 21.860 us | 21.860 us |  2186|  2186|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |     2176|     2176|        17|          -|          -|   128|    no    |
        | + matrix_mul_label3  |        4|        4|         2|          1|          1|     4|    yes   |
        | + Loop 1.2           |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7   |        8|        8|         2|          -|          -|     4|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1278|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       34|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     227|    -|
|Register         |        -|      -|     117|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       34|      0|     117|    1505|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |temp_matrix2_U  |matrix_mul_1_tempXh4  |       32|  0|   0|    0|  10240|   32|     1|       327680|
    |prod_U          |matrix_mul_prod       |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_U          |matrix_mul_temp       |        1|  0|   0|    0|     64|   32|     1|         2048|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                      |       34|  0|   0|    0|  10368|   96|     3|       331776|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln126_fu_325_p2       |     +    |      0|  0|   16|           9|           9|
    |add_ln127_1_fu_348_p2     |     +    |      0|  0|   21|          14|          14|
    |add_ln127_fu_338_p2       |     +    |      0|  0|   15|           5|           5|
    |add_ln134_fu_911_p2       |     +    |      0|  0|   15|           5|           5|
    |i_11_fu_381_p2            |     +    |      0|  0|   12|           3|           1|
    |i_fu_287_p2               |     +    |      0|  0|   15|           8|           1|
    |j_fu_315_p2               |     +    |      0|  0|   12|           3|           1|
    |loop_fu_896_p2            |     +    |      0|  0|   12|           3|           1|
    |sub_ln66_10_fu_699_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln66_9_fu_669_p2      |     -    |      0|  0|   15|           6|           6|
    |sub_ln66_fu_657_p2        |     -    |      0|  0|   15|           6|           6|
    |and_ln66_12_fu_725_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln66_13_fu_867_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln66_fu_762_p2        |    and   |      0|  0|    8|           8|           8|
    |prod_d0                   |    and   |      0|  0|   32|          32|          32|
    |temp_d0                   |    and   |      0|  0|   32|          32|          32|
    |grp_fu_273_p2             |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln124_fu_281_p2      |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln125_fu_309_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln133_fu_890_p2      |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln85_fu_375_p2       |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln66_10_fu_861_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln66_9_fu_719_p2     |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln66_fu_713_p2       |   lshr   |      0|  0|  101|          32|          32|
    |or_ln66_6_fu_632_p2       |    or    |      0|  0|    5|           5|           3|
    |or_ln66_fu_768_p2         |    or    |      0|  0|    8|           8|           8|
    |select_ln66_21_fu_683_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln66_22_fu_691_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_23_fu_789_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_24_fu_797_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_25_fu_805_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln66_26_fu_847_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln66_fu_675_p3     |  select  |      0|  0|    6|           1|           6|
    |shl_ln66_15_fu_831_p2     |    shl   |      0|  0|  101|          32|          32|
    |shl_ln66_16_fu_855_p2     |    shl   |      0|  0|  101|           2|          32|
    |shl_ln66_17_fu_883_p2     |    shl   |      0|  0|   11|           1|           4|
    |shl_ln66_7_fu_756_p2      |    shl   |      0|  0|   19|           8|           8|
    |shl_ln66_fu_744_p2        |    shl   |      0|  0|   19|           1|           8|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|    2|           2|           1|
    |x_7_fu_412_p2             |    xor   |      0|  0|   32|          32|          32|
    |xor_ln66_12_fu_663_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_13_fu_783_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_14_fu_813_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln66_3_fu_750_p2      |    xor   |      0|  0|    8|           8|           2|
    |xor_ln66_fu_735_p2        |    xor   |      0|  0|    3|           3|           2|
    |xor_ln94_fu_486_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln95_2_fu_552_p2      |    xor   |      0|  0|   24|          24|          24|
    |xor_ln95_fu_530_p2        |    xor   |      0|  0|   24|          24|          24|
    |xor_ln98_1_fu_596_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_2_fu_602_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_3_fu_608_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_4_fu_614_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln98_fu_590_p2        |    xor   |      0|  0|    2|           1|           1|
    |y_1_fu_502_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_2_fu_546_p2             |    xor   |      0|  0|   32|          32|          32|
    |y_3_fu_576_p2             |    xor   |      0|  0|   24|          24|          24|
    |y_fu_458_p2               |    xor   |      0|  0|   32|          32|          32|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1278|         586|         753|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_j_0_phi_fu_233_p4  |   9|          2|    3|          6|
    |bitNumber_assign_reg_217      |   9|          2|    8|         16|
    |grp_fu_273_p0                 |  15|          3|    5|         15|
    |grp_fu_273_p1                 |  15|          3|    5|         15|
    |i_0_i_reg_251                 |   9|          2|    3|          6|
    |j_0_reg_229                   |   9|          2|    3|          6|
    |loop_0_reg_262                |   9|          2|    3|          6|
    |output_r_address0             |  15|          3|    6|         18|
    |output_r_we0                  |   9|          2|    4|          8|
    |prod_address0                 |  21|          4|    6|         24|
    |temp_address0                 |  21|          4|    6|         24|
    |temp_we0                      |   9|          2|    4|          8|
    |x_0_i_reg_241                 |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 227|         48|   90|        231|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln134_reg_1038        |   5|   0|    5|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |bitNumber_assign_reg_217  |   8|   0|    8|          0|
    |i_0_i_reg_251             |   3|   0|    3|          0|
    |i_11_reg_987              |   3|   0|    3|          0|
    |i_reg_940                 |   8|   0|    8|          0|
    |icmp_ln125_reg_955        |   1|   0|    1|          0|
    |j_0_reg_229               |   3|   0|    3|          0|
    |j_reg_959                 |   3|   0|    3|          0|
    |loop_0_reg_262            |   3|   0|    3|          0|
    |loop_reg_1028             |   3|   0|    3|          0|
    |or_ln66_6_reg_1014        |   2|   0|    5|          3|
    |or_ln66_reg_1020          |   8|   0|    8|          0|
    |shl_ln_reg_950            |   7|   0|    9|          2|
    |start_pos_reg_1008        |   2|   0|    5|          3|
    |temp_addr_2_reg_998       |   3|   0|    6|          3|
    |tmp_38_reg_992            |   2|   0|    2|          0|
    |trunc_ln124_reg_945       |   3|   0|    3|          0|
    |trunc_ln127_reg_930       |   5|   0|    5|          0|
    |x_0_i_reg_241             |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 117|   0|  128|         11|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|output_r_address0  | out |    6|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    4|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |    output_r   |     array    |
|state_offset       |  in |    6|   ap_none  |  state_offset |    scalar    |
|matrix_offset      |  in |   14|   ap_none  | matrix_offset |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

