INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/input_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
