<module name="COMPUTE_CLUSTER0_GIC500SS_GIC_REDISTRIBUTOR_SGI_PPI_3" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__1_GICR_IGROUPR0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__1_GICR_IGROUPR0" offset="0x80" width="32" description="Interrupt Group Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__2_GICR_ISENABLER0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__2_GICR_ISENABLER0" offset="0x100" width="32" description="Interrupt Set-Enable Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__3_GICR_ICENABLER0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__3_GICR_ICENABLER0" offset="0x180" width="32" description="Interrupt Clear-Enable Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__4_GICR_ISPENDR0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__4_GICR_ISPENDR0" offset="0x200" width="32" description="Interrupt Set-Pending Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__5_GICR_ICPENDR0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__5_GICR_ICPENDR0" offset="0x280" width="32" description="Interrupt Clear-Pending Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__6_GICR_ISACTIVER0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__6_GICR_ISACTIVER0" offset="0x300" width="32" description="Interrupt Set-Active Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__7_GICR_ICACTIVER0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__7_GICR_ICACTIVER0" offset="0x380" width="32" description="Interrupt Clear-Active Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR0" offset="0x400" width="32" description="Interrupt Priority Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR1" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR1" offset="0x404" width="32" description="Interrupt Priority Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR2" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR2" offset="0x408" width="32" description="Interrupt Priority Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR3" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR3" offset="0x40C" width="32" description="Interrupt Priority Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR4" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR4" offset="0x410" width="32" description="Interrupt Priority Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR5" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR5" offset="0x414" width="32" description="Interrupt Priority Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR6" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR6" offset="0x418" width="32" description="Interrupt Priority Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR7" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__8_GICR_IPRIORITYR7" offset="0x41C" width="32" description="Interrupt Priority Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__9_GICR_ICFGR0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__9_GICR_ICFGR0" offset="0xC00" width="32" description="Interrupt Configuration Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__10_GICR_ICFGR1" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__10_GICR_ICFGR1" offset="0xC04" width="32" description="Interrupt Configuration Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__11_GICR_IGRPMODR0" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__11_GICR_IGRPMODR0" offset="0xD00" width="32" description="Interrupt Group Modifier Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__12_GICR_NSACR" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__12_GICR_NSACR" offset="0xE00" width="32" description="Non-Secure Access Control Registers">
		
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__13_GICR_MISCSTATUSR" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__13_GICR_MISCSTATUSR" offset="0xC000" width="32" description="GIC-500 Miscellaneous Status Register">
		<bitfield id="REDISTRIBUTOR_SGI_PPI_3__13_GICR_MISCSTATUSR__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_3__13_GICR_MISCSTATUSR__2_1" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_3__13_GICR_MISCSTATUSR__1_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="REDISTRIBUTOR_SGI_PPI_3__13_GICR_MISCSTATUSR__0_1" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__14_GICR_PPISR" acronym="GIC_REDISTRIBUTOR_SGI_PPI_3_Redistributor_SGI_PPI_3__14_GICR_PPISR" offset="0xC080" width="32" description="GIC-500 Private Peripheral Interrupt Status Register">
		<bitfield id="REDISTRIBUTOR_SGI_PPI_3__14_GICR_PPISR__16_16" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/>
	</register>
</module>