module top_level(rcv_data_valid, data_in, data_out, clk, rst);

input clk, rst;
reg[7:0] data;

always @(clk, rst, data_in) begin
	if(rst) begin
		data <= 8'b0;
	end else if begin
		data <= data_in;
	end
end



endmodule
