<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `fields` mod in crate `rp2040_pac`."><meta name="keywords" content="rust, rustlang, rust-lang, fields"><title>rp2040_pac::dma::fields - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../rp2040_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><p class="location">Module fields</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><p class="location"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">dma</a></p><div id="sidebar-vars" data-name="fields" data-ty="mod" data-relpath="../"></div><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/rp2040_pac/dma/fields.rs.html#1-2472" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">dma</a>::<wbr><a class="mod" href="">fields</a></span></h1><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.Ch0CtrlTrig.html" title="rp2040_pac::dma::fields::Ch0CtrlTrig struct">Ch0CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 0 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch0DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch0DbgCtdreq struct">Ch0DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch1CtrlTrig.html" title="rp2040_pac::dma::fields::Ch1CtrlTrig struct">Ch1CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 1 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch1DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch1DbgCtdreq struct">Ch1DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch2CtrlTrig.html" title="rp2040_pac::dma::fields::Ch2CtrlTrig struct">Ch2CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 2 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch2DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch2DbgCtdreq struct">Ch2DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch3CtrlTrig.html" title="rp2040_pac::dma::fields::Ch3CtrlTrig struct">Ch3CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 3 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch3DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch3DbgCtdreq struct">Ch3DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch4CtrlTrig.html" title="rp2040_pac::dma::fields::Ch4CtrlTrig struct">Ch4CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 4 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch4DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch4DbgCtdreq struct">Ch4DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch5CtrlTrig.html" title="rp2040_pac::dma::fields::Ch5CtrlTrig struct">Ch5CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 5 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch5DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch5DbgCtdreq struct">Ch5DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch6CtrlTrig.html" title="rp2040_pac::dma::fields::Ch6CtrlTrig struct">Ch6CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 6 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch6DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch6DbgCtdreq struct">Ch6DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch7CtrlTrig.html" title="rp2040_pac::dma::fields::Ch7CtrlTrig struct">Ch7CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 7 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch7DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch7DbgCtdreq struct">Ch7DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch8CtrlTrig.html" title="rp2040_pac::dma::fields::Ch8CtrlTrig struct">Ch8CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 8 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch8DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch8DbgCtdreq struct">Ch8DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch9CtrlTrig.html" title="rp2040_pac::dma::fields::Ch9CtrlTrig struct">Ch9CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 9 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch9DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch9DbgCtdreq struct">Ch9DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch10CtrlTrig.html" title="rp2040_pac::dma::fields::Ch10CtrlTrig struct">Ch10CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 10 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch10DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch10DbgCtdreq struct">Ch10DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch11CtrlTrig.html" title="rp2040_pac::dma::fields::Ch11CtrlTrig struct">Ch11CtrlTrig</a></td><td class="docblock-short"><p>DMA Channel 11 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ch11DbgCtdreq.html" title="rp2040_pac::dma::fields::Ch11DbgCtdreq struct">Ch11DbgCtdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ChanAbort.html" title="rp2040_pac::dma::fields::ChanAbort struct">ChanAbort</a></td><td class="docblock-short"><p>Abort an in-progress transfer sequence on one or more channels</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.FifoLevels.html" title="rp2040_pac::dma::fields::FifoLevels struct">FifoLevels</a></td><td class="docblock-short"><p>Debug RAF, WAF, TDF levels</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Inte0.html" title="rp2040_pac::dma::fields::Inte0 struct">Inte0</a></td><td class="docblock-short"><p>Interrupt Enables for IRQ 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Inte1.html" title="rp2040_pac::dma::fields::Inte1 struct">Inte1</a></td><td class="docblock-short"><p>Interrupt Enables for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Intf0.html" title="rp2040_pac::dma::fields::Intf0 struct">Intf0</a></td><td class="docblock-short"><p>Force Interrupts</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Intf1.html" title="rp2040_pac::dma::fields::Intf1 struct">Intf1</a></td><td class="docblock-short"><p>Force Interrupts for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Intr.html" title="rp2040_pac::dma::fields::Intr struct">Intr</a></td><td class="docblock-short"><p>Interrupt Status (raw)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ints0.html" title="rp2040_pac::dma::fields::Ints0 struct">Ints0</a></td><td class="docblock-short"><p>Interrupt Status for IRQ 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Ints1.html" title="rp2040_pac::dma::fields::Ints1 struct">Ints1</a></td><td class="docblock-short"><p>Interrupt Status (masked) for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MultiChanTrigger.html" title="rp2040_pac::dma::fields::MultiChanTrigger struct">MultiChanTrigger</a></td><td class="docblock-short"><p>Trigger one or more channels simultaneously</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.NChannels.html" title="rp2040_pac::dma::fields::NChannels struct">NChannels</a></td><td class="docblock-short"><p>The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SniffCtrl.html" title="rp2040_pac::dma::fields::SniffCtrl struct">SniffCtrl</a></td><td class="docblock-short"><p>Sniffer Control</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Timer0.html" title="rp2040_pac::dma::fields::Timer0 struct">Timer0</a></td><td class="docblock-short"><p>Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.Timer1.html" title="rp2040_pac::dma::fields::Timer1 struct">Timer1</a></td><td class="docblock-short"><p>Pacing (X/Y) Fractional Timer The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="rp2040_pac"></div>
    <script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>