$date
	Tue Dec  3 14:37:51 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_p5_50 $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module c1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var wire 1 ! y_out $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#5
1#
1&
1"
1%
#10
1$
1'
0"
0%
#15
b1 (
1"
1%
#20
0"
0%
#25
1!
b10 (
1"
1%
#30
0"
0%
#35
b11 (
1"
1%
#40
0"
0%
#45
0!
b0 (
1"
1%
#50
0"
0%
#55
b1 (
1"
1%
#60
0"
0%
#65
1!
b10 (
1"
1%
#70
0"
0%
#75
b11 (
1"
1%
#80
0"
0%
#85
0!
b0 (
1"
1%
#90
0"
0%
#95
b1 (
1"
1%
#100
0"
0%
#105
1!
b10 (
1"
1%
#110
0"
0%
#115
b11 (
1"
1%
#120
0"
0%
#125
0!
b0 (
1"
1%
#130
0"
0%
#135
b1 (
1"
1%
#140
0"
0%
#145
1!
b10 (
1"
1%
#150
0"
0%
#155
b11 (
1"
1%
#160
0"
0%
#165
0!
b0 (
1"
1%
#170
0"
0%
#175
b1 (
1"
1%
#180
0"
0%
#185
1!
b10 (
1"
1%
#190
0"
0%
0$
0'
#195
1"
1%
#200
0"
0%
