

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Mon Dec  3 17:45:27 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.70|      5.86|        0.84|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4171584|  4171584|  4171584|  4171584|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FillCacheRows   |     3862|     3862|      1931|          -|          -|     2|    no    |
        | + FillCacheCols  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        |- FilterRows      |  4167720|  4167720|      3859|          -|          -|  1080|    no    |
        | + FilterCols     |     3844|     3844|         7|          2|          2|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    743|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1136|   1496|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    429|
|Register         |        0|      -|     644|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      0|    1780|   2700|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |sobel_filter_AXILiteS_s_axi_U  |sobel_filter_AXILiteS_s_axi  |        0|      0|  112|  168|
    |sobel_filter_gmem0_m_axi_U     |sobel_filter_gmem0_m_axi     |        2|      0|  512|  580|
    |sobel_filter_gmem1_m_axi_U     |sobel_filter_gmem1_m_axi     |        2|      0|  512|  580|
    |sobel_filter_mux_fYi_U1        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U2        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U3        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U4        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U5        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U6        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U7        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    |sobel_filter_mux_fYi_U8        |sobel_filter_mux_fYi         |        0|      0|    0|   21|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        4|      0| 1136| 1496|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |cache_0_U  |sobel_filter_cachbkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |cache_1_U  |sobel_filter_cachbkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |cache_2_U  |sobel_filter_cachdEe  |        1|  0|   0|  1920|    8|     1|        15360|
    |cache_3_U  |sobel_filter_cachdEe  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                      |        4|  0|   0|  7680|   32|     4|        61440|
    +-----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_412_p2                      |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_505_p2                      |     +    |      0|  0|  13|          11|           1|
    |inter_pix2_sum6_fu_642_p2          |     +    |      0|  0|  41|          34|          34|
    |inter_pix2_sum_fu_466_p2           |     +    |      0|  0|  41|          34|          34|
    |j_1_fu_487_p2                      |     +    |      0|  0|  13|          11|           1|
    |j_2_fu_682_p2                      |     +    |      0|  0|  13|          11|           1|
    |out_pix4_sum_fu_591_p2             |     +    |      0|  0|  40|          33|          33|
    |tmp18_fu_981_p2                    |     +    |      0|  0|   8|          11|          11|
    |tmp19_fu_947_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp20_fu_953_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp21_fu_1007_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp_23_fu_724_p2                   |     +    |      0|  0|  12|           2|          12|
    |tmp_25_fu_1048_p2                  |     +    |      0|  0|  15|           8|           8|
    |tmp_28_fu_569_p2                   |     +    |      0|  0|  13|          10|          11|
    |tmp_34_0_0_t_fu_662_p2             |     +    |      0|  0|  10|           2|           2|
    |tmp_34_0_2_t_fu_667_p2             |     +    |      0|  0|  10|           1|           2|
    |tmp_40_fu_1011_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_9_fu_557_p2                    |     +    |      0|  0|  13|           2|          11|
    |x_weight_2_2_fu_989_p2             |     +    |      0|  0|   8|          11|          11|
    |y_weight_1_1_fu_879_p2             |     +    |      0|  0|   8|          11|          11|
    |y_weight_2_1_fu_973_p2             |     +    |      0|  0|   8|          11|          11|
    |tmp_10_fu_628_p2                   |     -    |      0|  0|  30|          23|          23|
    |tmp_2_fu_446_p2                    |     -    |      0|  0|  17|          13|          13|
    |tmp_39_0_1_fu_830_p2               |     -    |      0|  0|  14|           1|          10|
    |tmp_41_fu_1016_p2                  |     -    |      0|  0|  15|           1|           8|
    |tmp_46_fu_1032_p2                  |     -    |      0|  0|  15|           1|           8|
    |tmp_8_fu_547_p2                    |     -    |      0|  0|  30|          23|          23|
    |x_weight_0_1_fu_840_p2             |     -    |      0|  0|   8|          11|          11|
    |x_weight_0_2_fu_852_p2             |     -    |      0|  0|   8|          11|          11|
    |y_weight_0_2_fu_858_p2             |     -    |      0|  0|  15|           9|           9|
    |y_weight_1_2_fu_896_p2             |     -    |      0|  0|   8|          11|          11|
    |y_weight_2_2_fu_995_p2             |     -    |      0|  0|   8|          11|          11|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_1085_p2                |    and   |      0|  0|   2|           1|           1|
    |cond_fu_452_p2                     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_16_fu_676_p2                   |   icmp   |      0|  0|  13|          11|           9|
    |tmp_17_fu_688_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_18_fu_694_p2                   |   icmp   |      0|  0|  13|          11|           9|
    |tmp_19_fu_1001_p2                  |   icmp   |      0|  0|  13|          11|           1|
    |tmp_22_fu_1022_p2                  |   icmp   |      0|  0|  13|          11|           1|
    |tmp_26_fu_1060_p2                  |   icmp   |      0|  0|  11|           8|           6|
    |tmp_27_fu_563_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |tmp_31_fu_1066_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_499_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_5_fu_481_p2                    |   icmp   |      0|  0|  13|          11|           9|
    |tmp_6_fu_511_p2                    |   icmp   |      0|  0|  13|          11|           1|
    |tmp_7_fu_517_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_fu_406_p2                      |   icmp   |      0|  0|   9|           2|           3|
    |or_cond2_fu_710_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp15_fu_700_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp16_fu_705_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_48_fu_1099_p2                  |    or    |      0|  0|   2|           1|           1|
    |p_i_fu_1072_p3                     |  select  |      0|  0|   8|           1|           1|
    |sel_tmp_fu_1091_p3                 |  select  |      0|  0|   2|           1|           2|
    |tmp_44_fu_1038_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_47_fu_1043_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_s_fu_575_p3                    |  select  |      0|  0|  11|           1|          11|
    |val_fu_1104_p3                     |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |edge_val_fu_1054_p2                |    xor   |      0|  0|   8|           8|           2|
    |sel_tmp1_fu_1080_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_11_t_fu_657_p2                 |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 743|         515|         508|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  129|         28|    1|         28|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3               |    9|          2|    1|          2|
    |ap_phi_mux_cols_assign_phi_fu_381_p4  |    9|          2|   11|         22|
    |ap_sig_ioackin_gmem0_ARREADY          |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem1_AWREADY          |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem1_WREADY           |    9|          2|    1|          2|
    |cache_0_address0                      |   21|          4|   11|         44|
    |cache_0_address1                      |   15|          3|   11|         33|
    |cache_1_address0                      |   21|          4|   11|         44|
    |cache_1_address1                      |   15|          3|   11|         33|
    |cache_2_address0                      |   15|          3|   11|         33|
    |cache_2_address1                      |   15|          3|   11|         33|
    |cache_3_address0                      |   15|          3|   11|         33|
    |cache_3_address1                      |   15|          3|   11|         33|
    |cols_assign_reg_377                   |    9|          2|   11|         22|
    |gmem0_ARADDR                          |   15|          3|   32|         96|
    |gmem0_blk_n_AR                        |    9|          2|    1|          2|
    |gmem0_blk_n_R                         |    9|          2|    1|          2|
    |gmem1_blk_n_AW                        |    9|          2|    1|          2|
    |gmem1_blk_n_B                         |    9|          2|    1|          2|
    |gmem1_blk_n_W                         |    9|          2|    1|          2|
    |i_reg_344                             |    9|          2|    2|          4|
    |j_reg_355                             |    9|          2|   11|         22|
    |rows_assign_reg_366                   |    9|          2|   11|         22|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  429|         91|  179|        526|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem0_ARREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem1_AWREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem1_WREADY          |   1|   0|    1|          0|
    |cache_0_addr_2_reg_1259              |  11|   0|   11|          0|
    |cache_0_addr_reg_1159                |  11|   0|   11|          0|
    |cache_0_addr_reg_1159_pp0_iter1_reg  |  11|   0|   11|          0|
    |cache_0_load_2_reg_1358              |   8|   0|    8|          0|
    |cache_1_addr_2_reg_1265              |  11|   0|   11|          0|
    |cache_1_addr_reg_1164                |  11|   0|   11|          0|
    |cache_1_addr_reg_1164_pp0_iter1_reg  |  11|   0|   11|          0|
    |cache_1_load_2_reg_1365              |   8|   0|    8|          0|
    |cache_2_addr_1_reg_1271              |  11|   0|   11|          0|
    |cache_2_load_2_reg_1372              |   8|   0|    8|          0|
    |cache_3_addr_1_reg_1277              |  11|   0|   11|          0|
    |cache_3_load_2_reg_1379              |   8|   0|    8|          0|
    |cols_assign_cast_reg_1238            |  11|   0|   12|          1|
    |cols_assign_reg_377                  |  11|   0|   11|          0|
    |cond_reg_1140                        |   1|   0|    1|          0|
    |gmem0_addr_1_read_reg_1333           |   8|   0|    8|          0|
    |gmem0_addr_1_reg_1214                |  32|   0|   32|          0|
    |gmem0_addr_read_reg_1169             |   8|   0|    8|          0|
    |gmem0_addr_reg_1144                  |  32|   0|   32|          0|
    |gmem1_addr_reg_1208                  |  32|   0|   32|          0|
    |i_1_reg_1135                         |   2|   0|    2|          0|
    |i_2_reg_1178                         |  11|   0|   11|          0|
    |i_reg_344                            |   2|   0|    2|          0|
    |j_2_reg_1247                         |  11|   0|   11|          0|
    |j_reg_355                            |  11|   0|   11|          0|
    |or_cond2_reg_1253                    |   1|   0|    1|          0|
    |rows_assign_reg_366                  |  11|   0|   11|          0|
    |tmp19_reg_1417                       |   9|   0|    9|          0|
    |tmp20_reg_1422                       |   8|   0|    8|          0|
    |tmp_11_t_reg_1220                    |   2|   0|    2|          0|
    |tmp_14_reg_1193                      |   2|   0|    2|          0|
    |tmp_16_reg_1243                      |   1|   0|    1|          0|
    |tmp_19_reg_1427                      |   1|   0|    1|          0|
    |tmp_1_cast_reg_1121                  |  30|   0|   33|          3|
    |tmp_22_reg_1442                      |   1|   0|    1|          0|
    |tmp_27_cast_reg_1126                 |  34|   0|   34|          0|
    |tmp_32_reg_1341                      |   8|   0|    8|          0|
    |tmp_33_reg_1347                      |   8|   0|    8|          0|
    |tmp_34_0_0_t_reg_1224                |   2|   0|    2|          0|
    |tmp_34_0_2_t_reg_1231                |   2|   0|    2|          0|
    |tmp_34_reg_1352                      |   8|   0|    8|          0|
    |tmp_35_reg_1303                      |   8|   0|    8|          0|
    |tmp_36_reg_1308                      |   8|   0|    8|          0|
    |tmp_37_reg_1396                      |   8|   0|    8|          0|
    |tmp_38_reg_1401                      |   8|   0|    8|          0|
    |tmp_39_reg_1406                      |   8|   0|    8|          0|
    |tmp_40_reg_1432                      |   8|   0|    8|          0|
    |tmp_41_reg_1437                      |   8|   0|    8|          0|
    |tmp_43_reg_1411                      |   8|   0|    8|          0|
    |tmp_45_reg_1447                      |   8|   0|    8|          0|
    |tmp_46_reg_1452                      |   8|   0|    8|          0|
    |tmp_6_reg_1183                       |   1|   0|    1|          0|
    |tmp_7_reg_1188                       |   1|   0|    1|          0|
    |tmp_s_reg_1202                       |  11|   0|   11|          0|
    |val_reg_1457                         |   8|   0|    8|          0|
    |x_weight_0_2_reg_1386                |  11|   0|   11|          0|
    |y_weight_1_2_reg_1391                |  11|   0|   11|          0|
    |or_cond2_reg_1253                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 644|  32|  585|          4|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|interrupt               | out |    1| ap_ctrl_hs | sobel_filter | return value |
|m_axi_gmem0_AWVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA       | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID         | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN       | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK      | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE     | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT      | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS       | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA       |  in |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP       |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID         |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER       |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA       | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID         | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN       | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK      | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE     | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT      | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS       | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA       |  in |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP       |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID         |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER       |  in |    1|    m_axi   |     gmem1    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 2, D = 7, States = { 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	14  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (tmp_5)
	11  / (!tmp_5)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	2  / true
14 --> 
	15  / (!tmp_4)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	30  / (tmp_16)
	24  / (!tmp_16)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	23  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	14  / true

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%out_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pix)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%inter_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inter_pix)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_pix_read, i32 2, i32 31)"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i30 %tmp_1 to i33"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i32 %inter_pix_read to i34"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !17"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem0), !map !23"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%cache_0 = alloca [1920 x i8], align 1" [sobellab4/Sobel.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%cache_1 = alloca [1920 x i8], align 1" [sobellab4/Sobel.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%cache_2 = alloca [1920 x i8], align 1" [sobellab4/Sobel.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%cache_3 = alloca [1920 x i8], align 1" [sobellab4/Sobel.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem0, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:59]
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "br label %1" [sobellab4/Sobel.cpp:67]

 <State 2> : 4.10ns
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %6 ]"
ST_2 : Operation 54 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %i, -2" [sobellab4/Sobel.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_2 : Operation 56 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [sobellab4/Sobel.cpp:67]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %2" [sobellab4/Sobel.cpp:67]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i2 %i to i1" [sobellab4/Sobel.cpp:67]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp_12, i11 0)" [sobellab4/Sobel.cpp:71]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %p_shl to i13" [sobellab4/Sobel.cpp:71]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_12, i7 0)" [sobellab4/Sobel.cpp:71]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i8 %p_shl9 to i13" [sobellab4/Sobel.cpp:71]
ST_2 : Operation 63 [1/1] (1.54ns)   --->   "%tmp_2 = sub i13 %p_shl_cast, %p_shl9_cast" [sobellab4/Sobel.cpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.95ns)   --->   "%cond = icmp eq i2 %i, 0" [sobellab4/Sobel.cpp:71]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_13 = sext i13 %tmp_2 to i32" [sobellab4/Sobel.cpp:71]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i32 %tmp_13 to i34" [sobellab4/Sobel.cpp:71]
ST_2 : Operation 67 [1/1] (2.55ns)   --->   "%inter_pix2_sum = add i34 %tmp_27_cast, %tmp_29_cast" [sobellab4/Sobel.cpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%inter_pix2_sum_cast = sext i34 %inter_pix2_sum to i64" [sobellab4/Sobel.cpp:71]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8* %gmem0, i64 %inter_pix2_sum_cast" [sobellab4/Sobel.cpp:71]
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader" [sobellab4/Sobel.cpp:13->sobellab4/Sobel.cpp:85]

 <State 3> : 5.86ns
ST_3 : Operation 71 [7/7] (5.86ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1920)" [sobellab4/Sobel.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 5.86ns
ST_4 : Operation 72 [6/7] (5.86ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1920)" [sobellab4/Sobel.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 5.86ns
ST_5 : Operation 73 [5/7] (5.86ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1920)" [sobellab4/Sobel.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 5.86ns
ST_6 : Operation 74 [4/7] (5.86ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1920)" [sobellab4/Sobel.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 5.86ns
ST_7 : Operation 75 [3/7] (5.86ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1920)" [sobellab4/Sobel.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 5.86ns
ST_8 : Operation 76 [2/7] (5.86ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1920)" [sobellab4/Sobel.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 5.86ns
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [sobellab4/Sobel.cpp:67]
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str9) nounwind" [sobellab4/Sobel.cpp:67]
ST_9 : Operation 79 [1/7] (5.86ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr, i32 1920)" [sobellab4/Sobel.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [1/1] (1.76ns)   --->   "br label %3" [sobellab4/Sobel.cpp:68]

 <State 10> : 2.86ns
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%j = phi i11 [ 0, %2 ], [ %j_1, %5 ]"
ST_10 : Operation 82 [1/1] (1.88ns)   --->   "%tmp_5 = icmp eq i11 %j, -128" [sobellab4/Sobel.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_10 : Operation 84 [1/1] (1.63ns)   --->   "%j_1 = add i11 %j, 1" [sobellab4/Sobel.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %6, label %4" [sobellab4/Sobel.cpp:68]
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_15 = zext i11 %j to i64" [sobellab4/Sobel.cpp:71]
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%cache_0_addr = getelementptr [1920 x i8]* %cache_0, i64 0, i64 %tmp_15" [sobellab4/Sobel.cpp:71]
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%cache_1_addr = getelementptr [1920 x i8]* %cache_1, i64 0, i64 %tmp_15" [sobellab4/Sobel.cpp:71]
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %cond, label %branch4, label %branch5" [sobellab4/Sobel.cpp:71]

 <State 11> : 5.86ns
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [sobellab4/Sobel.cpp:68]
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10) nounwind" [sobellab4/Sobel.cpp:68]
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:69]
ST_11 : Operation 93 [1/1] (5.86ns)   --->   "%gmem0_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem0_addr)" [sobellab4/Sobel.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_20) nounwind" [sobellab4/Sobel.cpp:72]
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "br label %3" [sobellab4/Sobel.cpp:68]

 <State 12> : 3.25ns
ST_12 : Operation 96 [1/1] (3.25ns)   --->   "store i8 %gmem0_addr_read, i8* %cache_1_addr, align 1" [sobellab4/Sobel.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [sobellab4/Sobel.cpp:71]
ST_12 : Operation 98 [1/1] (3.25ns)   --->   "store i8 %gmem0_addr_read, i8* %cache_0_addr, align 1" [sobellab4/Sobel.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br label %5" [sobellab4/Sobel.cpp:71]

 <State 13> : 0.00ns
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str9, i32 %tmp_3) nounwind" [sobellab4/Sobel.cpp:73]
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "br label %1" [sobellab4/Sobel.cpp:67]

 <State 14> : 4.81ns
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%rows_assign = phi i11 [ %i_2, %9 ], [ 0, %.preheader.preheader ]"
ST_14 : Operation 103 [1/1] (1.88ns)   --->   "%tmp_4 = icmp eq i11 %rows_assign, -968" [sobellab4/Sobel.cpp:76]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind"
ST_14 : Operation 105 [1/1] (1.63ns)   --->   "%i_2 = add i11 %rows_assign, 1" [sobellab4/Sobel.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %10, label %7" [sobellab4/Sobel.cpp:76]
ST_14 : Operation 107 [1/1] (1.88ns)   --->   "%tmp_6 = icmp eq i11 %rows_assign, 0" [sobellab4/Sobel.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (1.88ns)   --->   "%tmp_7 = icmp eq i11 %rows_assign, -969" [sobellab4/Sobel.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl1 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %rows_assign, i11 0)" [sobellab4/Sobel.cpp:90]
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i22 %p_shl1 to i23" [sobellab4/Sobel.cpp:90]
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl2 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %rows_assign, i7 0)" [sobellab4/Sobel.cpp:90]
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i18 %p_shl2 to i23" [sobellab4/Sobel.cpp:90]
ST_14 : Operation 113 [1/1] (2.25ns)   --->   "%tmp_8 = sub i23 %p_shl1_cast, %p_shl2_cast" [sobellab4/Sobel.cpp:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i11 %rows_assign to i2" [sobellab4/Sobel.cpp:76]
ST_14 : Operation 115 [1/1] (1.63ns)   --->   "%tmp_9 = add i11 2, %rows_assign" [sobellab4/Sobel.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (1.88ns)   --->   "%tmp_27 = icmp ult i11 %tmp_9, -968" [sobellab4/Sobel.cpp:92]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (1.63ns)   --->   "%tmp_28 = add i11 970, %rows_assign" [sobellab4/Sobel.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.69ns)   --->   "%tmp_s = select i1 %tmp_27, i11 %tmp_9, i11 %tmp_28" [sobellab4/Sobel.cpp:92]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_29 = sext i23 %tmp_8 to i32" [sobellab4/Sobel.cpp:90]
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i32 %tmp_29 to i33" [sobellab4/Sobel.cpp:92]
ST_14 : Operation 121 [1/1] (2.55ns)   --->   "%out_pix4_sum = add i33 %tmp_1_cast, %tmp_35_cast" [sobellab4/Sobel.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%out_pix4_sum_cast = zext i33 %out_pix4_sum to i64" [sobellab4/Sobel.cpp:92]
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32* %gmem1, i64 %out_pix4_sum_cast" [sobellab4/Sobel.cpp:92]
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "ret void" [sobellab4/Sobel.cpp:98]

 <State 15> : 4.81ns
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl3 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %tmp_s, i11 0)" [sobellab4/Sobel.cpp:92]
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i22 %p_shl3 to i23" [sobellab4/Sobel.cpp:92]
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl4 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_s, i7 0)" [sobellab4/Sobel.cpp:92]
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i18 %p_shl4 to i23" [sobellab4/Sobel.cpp:92]
ST_15 : Operation 129 [1/1] (2.25ns)   --->   "%tmp_10 = sub i23 %p_shl3_cast, %p_shl4_cast" [sobellab4/Sobel.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_30 = sext i23 %tmp_10 to i32" [sobellab4/Sobel.cpp:92]
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i32 %tmp_30 to i34" [sobellab4/Sobel.cpp:92]
ST_15 : Operation 132 [1/1] (2.55ns)   --->   "%inter_pix2_sum6 = add i34 %tmp_27_cast, %tmp_46_cast" [sobellab4/Sobel.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%inter_pix2_sum6_cast = sext i34 %inter_pix2_sum6 to i64" [sobellab4/Sobel.cpp:92]
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i8* %gmem0, i64 %inter_pix2_sum6_cast" [sobellab4/Sobel.cpp:92]

 <State 16> : 5.86ns
ST_16 : Operation 135 [7/7] (5.86ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1920)" [sobellab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 5.86ns
ST_17 : Operation 136 [6/7] (5.86ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1920)" [sobellab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 5.86ns
ST_18 : Operation 137 [5/7] (5.86ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1920)" [sobellab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 5.86ns
ST_19 : Operation 138 [4/7] (5.86ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1920)" [sobellab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 5.86ns
ST_20 : Operation 139 [3/7] (5.86ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1920)" [sobellab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 5.86ns
ST_21 : Operation 140 [2/7] (5.86ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1920)" [sobellab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 5.86ns
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [sobellab4/Sobel.cpp:76]
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11) nounwind" [sobellab4/Sobel.cpp:76]
ST_22 : Operation 143 [1/1] (0.97ns)   --->   "%tmp_11_t = xor i2 %tmp_14, -2" [sobellab4/Sobel.cpp:76]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (1.56ns)   --->   "%tmp_34_0_0_t = add i2 -1, %tmp_14" [sobellab4/Sobel.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (1.56ns)   --->   "%tmp_34_0_2_t = add i2 1, %tmp_14" [sobellab4/Sobel.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (5.86ns)   --->   "%gmem1_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr, i32 1920)" [sobellab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 147 [1/7] (5.86ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem0_addr_1, i32 1920)" [sobellab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 148 [1/1] (1.76ns)   --->   "br label %8" [sobellab4/Sobel.cpp:77]

 <State 23> : 3.25ns
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%cols_assign = phi i11 [ 0, %7 ], [ %j_2, %._crit_edge67 ]"
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%cols_assign_cast = zext i11 %cols_assign to i12" [sobellab4/Sobel.cpp:13->sobellab4/Sobel.cpp:85]
ST_23 : Operation 151 [1/1] (1.88ns)   --->   "%tmp_16 = icmp eq i11 %cols_assign, -128" [sobellab4/Sobel.cpp:77]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_23 : Operation 153 [1/1] (1.63ns)   --->   "%j_2 = add i11 %cols_assign, 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %9, label %_ifconv" [sobellab4/Sobel.cpp:77]
ST_23 : Operation 155 [1/1] (1.88ns)   --->   "%tmp_17 = icmp eq i11 %cols_assign, 0" [sobellab4/Sobel.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (1.88ns)   --->   "%tmp_18 = icmp eq i11 %cols_assign, -129" [sobellab4/Sobel.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp15 = or i1 %tmp_18, %tmp_6" [sobellab4/Sobel.cpp:81]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp16 = or i1 %tmp_17, %tmp_7" [sobellab4/Sobel.cpp:81]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %tmp16, %tmp15" [sobellab4/Sobel.cpp:81]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_29_1 = zext i11 %cols_assign to i64" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%cache_0_addr_2 = getelementptr [1920 x i8]* %cache_0, i64 0, i64 %tmp_29_1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_23 : Operation 162 [2/2] (3.25ns)   --->   "%cache_0_load_1 = load i8* %cache_0_addr_2, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%cache_1_addr_2 = getelementptr [1920 x i8]* %cache_1, i64 0, i64 %tmp_29_1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_23 : Operation 164 [2/2] (3.25ns)   --->   "%cache_1_load_1 = load i8* %cache_1_addr_2, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%cache_2_addr_1 = getelementptr [1920 x i8]* %cache_2, i64 0, i64 %tmp_29_1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_23 : Operation 166 [2/2] (3.25ns)   --->   "%cache_2_load_1 = load i8* %cache_2_addr_1, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%cache_3_addr_1 = getelementptr [1920 x i8]* %cache_3, i64 0, i64 %tmp_29_1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_23 : Operation 168 [2/2] (3.25ns)   --->   "%cache_3_load_1 = load i8* %cache_3_addr_1, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_23 : Operation 169 [1/1] (1.30ns)   --->   "switch i2 %tmp_11_t, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [sobellab4/Sobel.cpp:92]

 <State 24> : 5.86ns
ST_24 : Operation 170 [1/1] (1.63ns)   --->   "%tmp_23 = add i12 -1, %cols_assign_cast" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i12 %tmp_23 to i32" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_24 = zext i32 %tmp_23_cast to i64" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%cache_0_addr_1 = getelementptr [1920 x i8]* %cache_0, i64 0, i64 %tmp_24" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 174 [2/2] (3.25ns)   --->   "%cache_0_load = load i8* %cache_0_addr_1, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%cache_1_addr_1 = getelementptr [1920 x i8]* %cache_1, i64 0, i64 %tmp_24" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 176 [2/2] (3.25ns)   --->   "%cache_1_load = load i8* %cache_1_addr_1, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%cache_2_addr = getelementptr [1920 x i8]* %cache_2, i64 0, i64 %tmp_24" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 178 [2/2] (3.25ns)   --->   "%cache_2_load = load i8* %cache_2_addr, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%cache_3_addr = getelementptr [1920 x i8]* %cache_3, i64 0, i64 %tmp_24" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 180 [2/2] (3.25ns)   --->   "%cache_3_load = load i8* %cache_3_addr, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 181 [1/2] (3.25ns)   --->   "%cache_0_load_1 = load i8* %cache_0_addr_2, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 182 [1/2] (3.25ns)   --->   "%cache_1_load_1 = load i8* %cache_1_addr_2, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 183 [1/2] (3.25ns)   --->   "%cache_2_load_1 = load i8* %cache_2_addr_1, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 184 [1/2] (3.25ns)   --->   "%cache_3_load_1 = load i8* %cache_3_addr_1, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 185 [1/1] (1.95ns)   --->   "%tmp_35 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %cache_0_load_1, i8 %cache_1_load_1, i8 %cache_2_load_1, i8 %cache_3_load_1, i2 %tmp_34_0_0_t) nounwind" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 186 [1/1] (1.95ns)   --->   "%tmp_36 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %cache_0_load_1, i8 %cache_1_load_1, i8 %cache_2_load_1, i8 %cache_3_load_1, i2 %tmp_34_0_2_t) nounwind" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_29_2 = zext i11 %j_2 to i64" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%cache_0_addr_3 = getelementptr [1920 x i8]* %cache_0, i64 0, i64 %tmp_29_2" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 189 [2/2] (3.25ns)   --->   "%cache_0_load_2 = load i8* %cache_0_addr_3, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%cache_1_addr_3 = getelementptr [1920 x i8]* %cache_1, i64 0, i64 %tmp_29_2" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 191 [2/2] (3.25ns)   --->   "%cache_1_load_2 = load i8* %cache_1_addr_3, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%cache_2_addr_2 = getelementptr [1920 x i8]* %cache_2, i64 0, i64 %tmp_29_2" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 193 [2/2] (3.25ns)   --->   "%cache_2_load_2 = load i8* %cache_2_addr_2, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%cache_3_addr_2 = getelementptr [1920 x i8]* %cache_3, i64 0, i64 %tmp_29_2" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_24 : Operation 195 [2/2] (3.25ns)   --->   "%cache_3_load_2 = load i8* %cache_3_addr_2, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_24 : Operation 196 [1/1] (5.86ns)   --->   "%gmem0_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem0_addr_1)" [sobellab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 5.21ns
ST_25 : Operation 197 [1/2] (3.25ns)   --->   "%cache_0_load = load i8* %cache_0_addr_1, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 198 [1/2] (3.25ns)   --->   "%cache_1_load = load i8* %cache_1_addr_1, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 199 [1/2] (3.25ns)   --->   "%cache_2_load = load i8* %cache_2_addr, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 200 [1/2] (3.25ns)   --->   "%cache_3_load = load i8* %cache_3_addr, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 201 [1/1] (1.95ns)   --->   "%tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %cache_0_load, i8 %cache_1_load, i8 %cache_2_load, i8 %cache_3_load, i2 %tmp_34_0_0_t) nounwind" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 202 [1/1] (1.95ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %cache_0_load, i8 %cache_1_load, i8 %cache_2_load, i8 %cache_3_load, i2 %tmp_14) nounwind" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (1.95ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %cache_0_load, i8 %cache_1_load, i8 %cache_2_load, i8 %cache_3_load, i2 %tmp_34_0_2_t) nounwind" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/2] (3.25ns)   --->   "%cache_0_load_2 = load i8* %cache_0_addr_3, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 205 [1/2] (3.25ns)   --->   "%cache_1_load_2 = load i8* %cache_1_addr_3, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 206 [1/2] (3.25ns)   --->   "%cache_2_load_2 = load i8* %cache_2_addr_2, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 207 [1/2] (3.25ns)   --->   "%cache_3_load_2 = load i8* %cache_3_addr_2, align 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 208 [1/1] (3.25ns)   --->   "store i8 %gmem0_addr_1_read, i8* %cache_2_addr_1, align 1" [sobellab4/Sobel.cpp:92]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "br label %._crit_edge67" [sobellab4/Sobel.cpp:92]
ST_25 : Operation 210 [1/1] (3.25ns)   --->   "store i8 %gmem0_addr_1_read, i8* %cache_1_addr_2, align 1" [sobellab4/Sobel.cpp:92]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "br label %._crit_edge67" [sobellab4/Sobel.cpp:92]
ST_25 : Operation 212 [1/1] (3.25ns)   --->   "store i8 %gmem0_addr_1_read, i8* %cache_0_addr_2, align 1" [sobellab4/Sobel.cpp:92]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "br label %._crit_edge67" [sobellab4/Sobel.cpp:92]
ST_25 : Operation 214 [1/1] (3.25ns)   --->   "store i8 %gmem0_addr_1_read, i8* %cache_3_addr_1, align 1" [sobellab4/Sobel.cpp:92]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "br label %._crit_edge67" [sobellab4/Sobel.cpp:92]

 <State 26> : 5.67ns
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_361_cast1 = zext i8 %tmp_32 to i9" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_361_cast = zext i8 %tmp_32 to i11" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_33, i1 false)" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i9 %p_shl5 to i10" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 220 [1/1] (1.82ns)   --->   "%tmp_39_0_1 = sub i10 0, %p_shl5_cast" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_39_0_1_cast = sext i10 %tmp_39_0_1 to i11" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%x_weight_0_1 = sub i11 %tmp_39_0_1_cast, %tmp_361_cast" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_36_0_2_cast1 = zext i8 %tmp_34 to i9" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_36_0_2_cast = zext i8 %tmp_34 to i11" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 225 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%x_weight_0_2 = sub i11 %x_weight_0_1, %tmp_36_0_2_cast" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 226 [1/1] (1.91ns)   --->   "%y_weight_0_2 = sub i9 %tmp_361_cast1, %tmp_36_0_2_cast1" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%y_weight_0_2_cast = sext i9 %y_weight_0_2 to i11" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_41_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_35, i1 false)" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_41_1_cast = zext i9 %tmp_41_1 to i11" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]
ST_26 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%y_weight_1_1 = add i11 %y_weight_0_2_cast, %tmp_41_1_cast" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_36, i1 false)" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i9 %p_shl6 to i11" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]
ST_26 : Operation 233 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%y_weight_1_2 = sub i11 %y_weight_1_1, %p_shl6_cast" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 234 [1/1] (1.95ns)   --->   "%tmp_37 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %cache_0_load_2, i8 %cache_1_load_2, i8 %cache_2_load_2, i8 %cache_3_load_2, i2 %tmp_34_0_0_t) nounwind" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_36_2_cast1 = zext i8 %tmp_37 to i9" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i11 %x_weight_0_2 to i8" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 237 [1/1] (1.95ns)   --->   "%tmp_39 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %cache_0_load_2, i8 %cache_1_load_2, i8 %cache_2_load_2, i8 %cache_3_load_2, i2 %tmp_14) nounwind" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp20)   --->   "%tmp_42 = shl i8 %tmp_39, 1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 239 [1/1] (1.95ns)   --->   "%tmp_43 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %cache_0_load_2, i8 %cache_1_load_2, i8 %cache_2_load_2, i8 %cache_3_load_2, i2 %tmp_34_0_2_t) nounwind" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_36_2_2_cast1 = zext i8 %tmp_43 to i9" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_26 : Operation 241 [1/1] (1.91ns)   --->   "%tmp19 = add i9 %tmp_36_2_2_cast1, %tmp_36_2_cast1" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp20 = add i8 %tmp_42, %tmp_37" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 5.67ns
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_36_2_cast = zext i8 %tmp_37 to i11" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_39_2_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_39, i1 false)" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_27 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_39_2_1_cast = zext i9 %tmp_39_2_1 to i11" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_27 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%y_weight_2_1 = add i11 %tmp_36_2_cast, %y_weight_1_2" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_36_2_2_cast = zext i8 %tmp_43 to i11" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_27 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i11 %x_weight_0_2, %tmp_39_2_1_cast" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 249 [1/1] (0.00ns)   --->   "%tmp19_cast = zext i9 %tmp19 to i11" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]
ST_27 : Operation 250 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%x_weight_2_2 = add i11 %tmp18, %tmp19_cast" [sobellab4/Sobel.cpp:34->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 251 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%y_weight_2_2 = sub i11 %y_weight_2_1, %tmp_36_2_2_cast" [sobellab4/Sobel.cpp:37->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 252 [1/1] (1.88ns)   --->   "%tmp_19 = icmp sgt i11 %x_weight_2_2, 0" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i8 %tmp_43, %tmp_38" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 254 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp_40 = add i8 %tmp20, %tmp21" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 255 [1/1] (1.91ns)   --->   "%tmp_41 = sub i8 0, %tmp_40" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 256 [1/1] (1.88ns)   --->   "%tmp_22 = icmp sgt i11 %y_weight_2_2, 0" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i11 %y_weight_2_2 to i8" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]
ST_27 : Operation 258 [1/1] (1.91ns)   --->   "%tmp_46 = sub i8 0, %tmp_45" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 5.69ns
ST_28 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_44 = select i1 %tmp_19, i8 %tmp_40, i8 %tmp_41" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_47 = select i1 %tmp_22, i8 %tmp_45, i8 %tmp_46" [sobellab4/Sobel.cpp:41->sobellab4/Sobel.cpp:85]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 261 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_25 = add i8 %tmp_44, %tmp_47" [sobellab4/Sobel.cpp:43->sobellab4/Sobel.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%edge_val = xor i8 %tmp_25, -1" [sobellab4/Sobel.cpp:43->sobellab4/Sobel.cpp:85]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 263 [1/1] (1.55ns)   --->   "%tmp_26 = icmp ult i8 %tmp_25, 55" [sobellab4/Sobel.cpp:46->sobellab4/Sobel.cpp:85]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [1/1] (1.55ns)   --->   "%tmp_31 = icmp ugt i8 %tmp_25, -101" [sobellab4/Sobel.cpp:48->sobellab4/Sobel.cpp:85]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%p_i = select i1 %tmp_31, i8 0, i8 %edge_val" [sobellab4/Sobel.cpp:48->sobellab4/Sobel.cpp:85]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %or_cond2, true" [sobellab4/Sobel.cpp:81]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_26, %sel_tmp1" [sobellab4/Sobel.cpp:46->sobellab4/Sobel.cpp:85]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%sel_tmp = select i1 %sel_tmp2, i8 -1, i8 0" [sobellab4/Sobel.cpp:46->sobellab4/Sobel.cpp:85]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_48 = or i1 %sel_tmp2, %or_cond2" [sobellab4/Sobel.cpp:46->sobellab4/Sobel.cpp:85]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 270 [1/1] (1.24ns) (out node of the LUT)   --->   "%val = select i1 %tmp_48, i8 %sel_tmp, i8 %p_i" [sobellab4/Sobel.cpp:46->sobellab4/Sobel.cpp:85]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 29> : 5.86ns
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [sobellab4/Sobel.cpp:77]
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [sobellab4/Sobel.cpp:77]
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:78]
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%fourWide = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %val, i8 %val, i8 %val, i8 %val)" [sobellab4/Sobel.cpp:89]
ST_29 : Operation 275 [1/1] (5.86ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr, i32 %fourWide, i4 -1)" [sobellab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_21) nounwind" [sobellab4/Sobel.cpp:94]
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "br label %8" [sobellab4/Sobel.cpp:77]

 <State 30> : 5.86ns
ST_30 : Operation 278 [5/5] (5.86ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 5.86ns
ST_31 : Operation 279 [4/5] (5.86ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 5.86ns
ST_32 : Operation 280 [3/5] (5.86ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 5.86ns
ST_33 : Operation 281 [2/5] (5.86ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 5.86ns
ST_34 : Operation 282 [1/5] (5.86ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 283 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_11) nounwind" [sobellab4/Sobel.cpp:95]
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "br label %.preheader" [sobellab4/Sobel.cpp:76]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inter_pix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_pix_read         (read             ) [ 00000000000000000000000000000000000]
inter_pix_read       (read             ) [ 00000000000000000000000000000000000]
tmp_1                (partselect       ) [ 00000000000000000000000000000000000]
tmp_1_cast           (zext             ) [ 00111111111111111111111111111111111]
tmp_27_cast          (sext             ) [ 00111111111111111111111111111111111]
StgValue_40          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_42          (spectopmodule    ) [ 00000000000000000000000000000000000]
cache_0              (alloca           ) [ 00111111111111111111111111111111111]
cache_1              (alloca           ) [ 00111111111111111111111111111111111]
cache_2              (alloca           ) [ 00111111111111111111111111111111111]
cache_3              (alloca           ) [ 00111111111111111111111111111111111]
StgValue_47          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_48          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_49          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_50          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_51          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_52          (br               ) [ 01111111111111000000000000000000000]
i                    (phi              ) [ 00100000000000000000000000000000000]
tmp                  (icmp             ) [ 00111111111111000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000]
i_1                  (add              ) [ 01111111111111000000000000000000000]
StgValue_57          (br               ) [ 00000000000000000000000000000000000]
tmp_12               (trunc            ) [ 00000000000000000000000000000000000]
p_shl                (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl_cast           (zext             ) [ 00000000000000000000000000000000000]
p_shl9               (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl9_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_2                (sub              ) [ 00000000000000000000000000000000000]
cond                 (icmp             ) [ 00011111111110000000000000000000000]
tmp_13               (sext             ) [ 00000000000000000000000000000000000]
tmp_29_cast          (zext             ) [ 00000000000000000000000000000000000]
inter_pix2_sum       (add              ) [ 00000000000000000000000000000000000]
inter_pix2_sum_cast  (sext             ) [ 00000000000000000000000000000000000]
gmem0_addr           (getelementptr    ) [ 00011111111110000000000000000000000]
StgValue_70          (br               ) [ 00111111111111111111111111111111111]
StgValue_77          (specloopname     ) [ 00000000000000000000000000000000000]
tmp_3                (specregionbegin  ) [ 00000000001111000000000000000000000]
gmem0_addr_rd_req    (readreq          ) [ 00000000000000000000000000000000000]
StgValue_80          (br               ) [ 00111111111111000000000000000000000]
j                    (phi              ) [ 00000000001010000000000000000000000]
tmp_5                (icmp             ) [ 00111111111111000000000000000000000]
empty_5              (speclooptripcount) [ 00000000000000000000000000000000000]
j_1                  (add              ) [ 00111111111111000000000000000000000]
StgValue_85          (br               ) [ 00000000000000000000000000000000000]
tmp_15               (zext             ) [ 00000000000000000000000000000000000]
cache_0_addr         (getelementptr    ) [ 00000000001110000000000000000000000]
cache_1_addr         (getelementptr    ) [ 00000000001110000000000000000000000]
StgValue_89          (br               ) [ 00000000000000000000000000000000000]
StgValue_90          (specloopname     ) [ 00000000000000000000000000000000000]
tmp_20               (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_92          (specpipeline     ) [ 00000000000000000000000000000000000]
gmem0_addr_read      (read             ) [ 00000000001010000000000000000000000]
empty_6              (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_95          (br               ) [ 00111111111111000000000000000000000]
StgValue_96          (store            ) [ 00000000000000000000000000000000000]
StgValue_97          (br               ) [ 00000000000000000000000000000000000]
StgValue_98          (store            ) [ 00000000000000000000000000000000000]
StgValue_99          (br               ) [ 00000000000000000000000000000000000]
empty_7              (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_101         (br               ) [ 01111111111111000000000000000000000]
rows_assign          (phi              ) [ 00000000000000100000000000000000000]
tmp_4                (icmp             ) [ 00000000000000111111111111111111111]
empty_8              (speclooptripcount) [ 00000000000000000000000000000000000]
i_2                  (add              ) [ 00100000000000111111111111111111111]
StgValue_106         (br               ) [ 00000000000000000000000000000000000]
tmp_6                (icmp             ) [ 00000000000000011111111111111100000]
tmp_7                (icmp             ) [ 00000000000000011111111111111100000]
p_shl1               (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl1_cast          (zext             ) [ 00000000000000000000000000000000000]
p_shl2               (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl2_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_8                (sub              ) [ 00000000000000000000000000000000000]
tmp_14               (trunc            ) [ 00000000000000011111111111111100000]
tmp_9                (add              ) [ 00000000000000000000000000000000000]
tmp_27               (icmp             ) [ 00000000000000000000000000000000000]
tmp_28               (add              ) [ 00000000000000000000000000000000000]
tmp_s                (select           ) [ 00000000000000010000000000000000000]
tmp_29               (sext             ) [ 00000000000000000000000000000000000]
tmp_35_cast          (zext             ) [ 00000000000000000000000000000000000]
out_pix4_sum         (add              ) [ 00000000000000000000000000000000000]
out_pix4_sum_cast    (zext             ) [ 00000000000000000000000000000000000]
gmem1_addr           (getelementptr    ) [ 00000000000000011111111111111111111]
StgValue_124         (ret              ) [ 00000000000000000000000000000000000]
p_shl3               (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl3_cast          (zext             ) [ 00000000000000000000000000000000000]
p_shl4               (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl4_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_10               (sub              ) [ 00000000000000000000000000000000000]
tmp_30               (sext             ) [ 00000000000000000000000000000000000]
tmp_46_cast          (zext             ) [ 00000000000000000000000000000000000]
inter_pix2_sum6      (add              ) [ 00000000000000000000000000000000000]
inter_pix2_sum6_cast (sext             ) [ 00000000000000000000000000000000000]
gmem0_addr_1         (getelementptr    ) [ 00000000000000001111111111111100000]
StgValue_141         (specloopname     ) [ 00000000000000000000000000000000000]
tmp_11               (specregionbegin  ) [ 00000000000000000000000111111111111]
tmp_11_t             (xor              ) [ 00000000000000000000000111111100000]
tmp_34_0_0_t         (add              ) [ 00000000000000000000000111111100000]
tmp_34_0_2_t         (add              ) [ 00000000000000000000000111111100000]
gmem1_addr_wr_req    (writereq         ) [ 00000000000000000000000000000000000]
gmem0_addr_1_rd_req  (readreq          ) [ 00000000000000000000000000000000000]
StgValue_148         (br               ) [ 00000000000000111111111111111111111]
cols_assign          (phi              ) [ 00000000000000000000000100000000000]
cols_assign_cast     (zext             ) [ 00000000000000000000000010000000000]
tmp_16               (icmp             ) [ 00000000000000111111111111111111111]
empty_9              (speclooptripcount) [ 00000000000000000000000000000000000]
j_2                  (add              ) [ 00000000000000111111111111111111111]
StgValue_154         (br               ) [ 00000000000000000000000000000000000]
tmp_17               (icmp             ) [ 00000000000000000000000000000000000]
tmp_18               (icmp             ) [ 00000000000000000000000000000000000]
tmp15                (or               ) [ 00000000000000000000000000000000000]
tmp16                (or               ) [ 00000000000000000000000000000000000]
or_cond2             (or               ) [ 00000000000000000000000111111000000]
tmp_29_1             (zext             ) [ 00000000000000000000000000000000000]
cache_0_addr_2       (getelementptr    ) [ 00000000000000000000000111000000000]
cache_1_addr_2       (getelementptr    ) [ 00000000000000000000000111000000000]
cache_2_addr_1       (getelementptr    ) [ 00000000000000000000000111000000000]
cache_3_addr_1       (getelementptr    ) [ 00000000000000000000000111000000000]
StgValue_169         (switch           ) [ 00000000000000000000000000000000000]
tmp_23               (add              ) [ 00000000000000000000000000000000000]
tmp_23_cast          (sext             ) [ 00000000000000000000000000000000000]
tmp_24               (zext             ) [ 00000000000000000000000000000000000]
cache_0_addr_1       (getelementptr    ) [ 00000000000000000000000101000000000]
cache_1_addr_1       (getelementptr    ) [ 00000000000000000000000101000000000]
cache_2_addr         (getelementptr    ) [ 00000000000000000000000101000000000]
cache_3_addr         (getelementptr    ) [ 00000000000000000000000101000000000]
cache_0_load_1       (load             ) [ 00000000000000000000000000000000000]
cache_1_load_1       (load             ) [ 00000000000000000000000000000000000]
cache_2_load_1       (load             ) [ 00000000000000000000000000000000000]
cache_3_load_1       (load             ) [ 00000000000000000000000000000000000]
tmp_35               (mux              ) [ 00000000000000000000000111100000000]
tmp_36               (mux              ) [ 00000000000000000000000111100000000]
tmp_29_2             (zext             ) [ 00000000000000000000000000000000000]
cache_0_addr_3       (getelementptr    ) [ 00000000000000000000000101000000000]
cache_1_addr_3       (getelementptr    ) [ 00000000000000000000000101000000000]
cache_2_addr_2       (getelementptr    ) [ 00000000000000000000000101000000000]
cache_3_addr_2       (getelementptr    ) [ 00000000000000000000000101000000000]
gmem0_addr_1_read    (read             ) [ 00000000000000000000000101000000000]
cache_0_load         (load             ) [ 00000000000000000000000000000000000]
cache_1_load         (load             ) [ 00000000000000000000000000000000000]
cache_2_load         (load             ) [ 00000000000000000000000000000000000]
cache_3_load         (load             ) [ 00000000000000000000000000000000000]
tmp_32               (mux              ) [ 00000000000000000000000010100000000]
tmp_33               (mux              ) [ 00000000000000000000000010100000000]
tmp_34               (mux              ) [ 00000000000000000000000010100000000]
cache_0_load_2       (load             ) [ 00000000000000000000000010100000000]
cache_1_load_2       (load             ) [ 00000000000000000000000010100000000]
cache_2_load_2       (load             ) [ 00000000000000000000000010100000000]
cache_3_load_2       (load             ) [ 00000000000000000000000010100000000]
StgValue_208         (store            ) [ 00000000000000000000000000000000000]
StgValue_209         (br               ) [ 00000000000000000000000000000000000]
StgValue_210         (store            ) [ 00000000000000000000000000000000000]
StgValue_211         (br               ) [ 00000000000000000000000000000000000]
StgValue_212         (store            ) [ 00000000000000000000000000000000000]
StgValue_213         (br               ) [ 00000000000000000000000000000000000]
StgValue_214         (store            ) [ 00000000000000000000000000000000000]
StgValue_215         (br               ) [ 00000000000000000000000000000000000]
tmp_361_cast1        (zext             ) [ 00000000000000000000000000000000000]
tmp_361_cast         (zext             ) [ 00000000000000000000000000000000000]
p_shl5               (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl5_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_39_0_1           (sub              ) [ 00000000000000000000000000000000000]
tmp_39_0_1_cast      (sext             ) [ 00000000000000000000000000000000000]
x_weight_0_1         (sub              ) [ 00000000000000000000000000000000000]
tmp_36_0_2_cast1     (zext             ) [ 00000000000000000000000000000000000]
tmp_36_0_2_cast      (zext             ) [ 00000000000000000000000000000000000]
x_weight_0_2         (sub              ) [ 00000000000000000000000100010000000]
y_weight_0_2         (sub              ) [ 00000000000000000000000000000000000]
y_weight_0_2_cast    (sext             ) [ 00000000000000000000000000000000000]
tmp_41_1             (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_41_1_cast        (zext             ) [ 00000000000000000000000000000000000]
y_weight_1_1         (add              ) [ 00000000000000000000000000000000000]
p_shl6               (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl6_cast          (zext             ) [ 00000000000000000000000000000000000]
y_weight_1_2         (sub              ) [ 00000000000000000000000100010000000]
tmp_37               (mux              ) [ 00000000000000000000000100010000000]
tmp_36_2_cast1       (zext             ) [ 00000000000000000000000000000000000]
tmp_38               (trunc            ) [ 00000000000000000000000100010000000]
tmp_39               (mux              ) [ 00000000000000000000000100010000000]
tmp_42               (shl              ) [ 00000000000000000000000000000000000]
tmp_43               (mux              ) [ 00000000000000000000000100010000000]
tmp_36_2_2_cast1     (zext             ) [ 00000000000000000000000000000000000]
tmp19                (add              ) [ 00000000000000000000000100010000000]
tmp20                (add              ) [ 00000000000000000000000100010000000]
tmp_36_2_cast        (zext             ) [ 00000000000000000000000000000000000]
tmp_39_2_1           (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_39_2_1_cast      (zext             ) [ 00000000000000000000000000000000000]
y_weight_2_1         (add              ) [ 00000000000000000000000000000000000]
tmp_36_2_2_cast      (zext             ) [ 00000000000000000000000000000000000]
tmp18                (add              ) [ 00000000000000000000000000000000000]
tmp19_cast           (zext             ) [ 00000000000000000000000000000000000]
x_weight_2_2         (add              ) [ 00000000000000000000000000000000000]
y_weight_2_2         (sub              ) [ 00000000000000000000000000000000000]
tmp_19               (icmp             ) [ 00000000000000000000000010001000000]
tmp21                (add              ) [ 00000000000000000000000000000000000]
tmp_40               (add              ) [ 00000000000000000000000010001000000]
tmp_41               (sub              ) [ 00000000000000000000000010001000000]
tmp_22               (icmp             ) [ 00000000000000000000000010001000000]
tmp_45               (trunc            ) [ 00000000000000000000000010001000000]
tmp_46               (sub              ) [ 00000000000000000000000010001000000]
tmp_44               (select           ) [ 00000000000000000000000000000000000]
tmp_47               (select           ) [ 00000000000000000000000000000000000]
tmp_25               (add              ) [ 00000000000000000000000000000000000]
edge_val             (xor              ) [ 00000000000000000000000000000000000]
tmp_26               (icmp             ) [ 00000000000000000000000000000000000]
tmp_31               (icmp             ) [ 00000000000000000000000000000000000]
p_i                  (select           ) [ 00000000000000000000000000000000000]
sel_tmp1             (xor              ) [ 00000000000000000000000000000000000]
sel_tmp2             (and              ) [ 00000000000000000000000000000000000]
sel_tmp              (select           ) [ 00000000000000000000000000000000000]
tmp_48               (or               ) [ 00000000000000000000000000000000000]
val                  (select           ) [ 00000000000000000000000100000100000]
StgValue_271         (specloopname     ) [ 00000000000000000000000000000000000]
tmp_21               (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_273         (specpipeline     ) [ 00000000000000000000000000000000000]
fourWide             (bitconcatenate   ) [ 00000000000000000000000000000000000]
StgValue_275         (write            ) [ 00000000000000000000000000000000000]
empty_10             (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_277         (br               ) [ 00000000000000111111111111111111111]
gmem1_addr_wr_resp   (writeresp        ) [ 00000000000000000000000000000000000]
empty_11             (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_284         (br               ) [ 00100000000000111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter_pix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_pix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i11.i7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="cache_0_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cache_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="cache_1_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cache_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="cache_2_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cache_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="cache_3_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cache_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="out_pix_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pix_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="inter_pix_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inter_pix_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="1"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_addr_rd_req/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="gmem0_addr_read_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="9"/>
<pin id="190" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="1"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_addr_1_rd_req/16 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_writeresp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="8"/>
<pin id="202" dir="0" index="2" bw="12" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem1_addr_wr_req/22 gmem1_addr_wr_resp/30 "/>
</bind>
</comp>

<comp id="206" class="1004" name="gmem0_addr_1_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="9"/>
<pin id="209" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_1_read/24 "/>
</bind>
</comp>

<comp id="211" class="1004" name="StgValue_275_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="15"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="1" slack="0"/>
<pin id="216" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_275/29 "/>
</bind>
</comp>

<comp id="220" class="1004" name="cache_0_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_0_addr/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="cache_1_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_1_addr/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="292" dir="0" index="3" bw="11" slack="0"/>
<pin id="293" dir="0" index="4" bw="8" slack="1"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_96/12 cache_1_load_1/23 cache_1_load/24 cache_1_load_2/24 StgValue_210/25 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="1"/>
<pin id="282" dir="0" index="3" bw="11" slack="0"/>
<pin id="283" dir="0" index="4" bw="8" slack="1"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_98/12 cache_0_load_1/23 cache_0_load/24 cache_0_load_2/24 StgValue_212/25 "/>
</bind>
</comp>

<comp id="240" class="1004" name="cache_0_addr_2_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_0_addr_2/23 "/>
</bind>
</comp>

<comp id="247" class="1004" name="cache_1_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_1_addr_2/23 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cache_2_addr_1_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_2_addr_1/23 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="3" bw="11" slack="0"/>
<pin id="331" dir="0" index="4" bw="8" slack="1"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
<pin id="332" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cache_2_load_1/23 cache_2_load/24 cache_2_load_2/24 StgValue_208/25 "/>
</bind>
</comp>

<comp id="265" class="1004" name="cache_3_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="11" slack="0"/>
<pin id="269" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_3_addr_1/23 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="340" dir="0" index="3" bw="11" slack="0"/>
<pin id="341" dir="0" index="4" bw="8" slack="1"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
<pin id="342" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cache_3_load_1/23 cache_3_load/24 cache_3_load_2/24 StgValue_214/25 "/>
</bind>
</comp>

<comp id="276" class="1004" name="cache_0_addr_1_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_0_addr_1/24 "/>
</bind>
</comp>

<comp id="286" class="1004" name="cache_1_addr_1_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_1_addr_1/24 "/>
</bind>
</comp>

<comp id="296" class="1004" name="cache_2_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_2_addr/24 "/>
</bind>
</comp>

<comp id="303" class="1004" name="cache_3_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_3_addr/24 "/>
</bind>
</comp>

<comp id="310" class="1004" name="cache_0_addr_3_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="11" slack="0"/>
<pin id="314" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_0_addr_3/24 "/>
</bind>
</comp>

<comp id="317" class="1004" name="cache_1_addr_3_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="11" slack="0"/>
<pin id="321" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_1_addr_3/24 "/>
</bind>
</comp>

<comp id="324" class="1004" name="cache_2_addr_2_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="11" slack="0"/>
<pin id="328" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_2_addr_2/24 "/>
</bind>
</comp>

<comp id="334" class="1004" name="cache_3_addr_2_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="11" slack="0"/>
<pin id="338" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_3_addr_2/24 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="1"/>
<pin id="346" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="2" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="j_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="1"/>
<pin id="357" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="j_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="11" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="366" class="1005" name="rows_assign_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="1"/>
<pin id="368" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows_assign (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="rows_assign_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rows_assign/14 "/>
</bind>
</comp>

<comp id="377" class="1005" name="cols_assign_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="1"/>
<pin id="379" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cols_assign (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="cols_assign_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="11" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cols_assign/23 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="30" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_1_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="30" slack="0"/>
<pin id="400" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_27_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_shl_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_shl_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_shl9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_shl9_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="cond_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_13_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="13" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_29_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="13" slack="0"/>
<pin id="464" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="inter_pix2_sum_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inter_pix2_sum/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="inter_pix2_sum_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="34" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="inter_pix2_sum_cast/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="gmem0_addr_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="11" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="j_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_15_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_4_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="0"/>
<pin id="501" dir="0" index="1" bw="11" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="505" class="1004" name="i_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="0" index="1" bw="11" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_shl1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="22" slack="0"/>
<pin id="525" dir="0" index="1" bw="11" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/14 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_shl1_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="22" slack="0"/>
<pin id="533" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/14 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_shl2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="18" slack="0"/>
<pin id="537" dir="0" index="1" bw="11" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_shl2_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="18" slack="0"/>
<pin id="545" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_8_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="22" slack="0"/>
<pin id="549" dir="0" index="1" bw="18" slack="0"/>
<pin id="550" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_14_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="0"/>
<pin id="555" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_9_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="0" index="1" bw="11" slack="0"/>
<pin id="560" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_27_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="11" slack="0"/>
<pin id="565" dir="0" index="1" bw="11" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_28_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="0"/>
<pin id="571" dir="0" index="1" bw="11" slack="0"/>
<pin id="572" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/14 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_s_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="0" index="2" bw="11" slack="0"/>
<pin id="579" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_29_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="23" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_35_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="23" slack="0"/>
<pin id="589" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="out_pix4_sum_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="30" slack="2"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="out_pix4_sum_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="33" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_pix4_sum_cast/14 "/>
</bind>
</comp>

<comp id="600" class="1004" name="gmem1_addr_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/14 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="22" slack="0"/>
<pin id="608" dir="0" index="1" bw="11" slack="1"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/15 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_shl3_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="22" slack="0"/>
<pin id="615" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/15 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="18" slack="0"/>
<pin id="619" dir="0" index="1" bw="11" slack="1"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/15 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_shl4_cast_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="18" slack="0"/>
<pin id="626" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/15 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_10_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="22" slack="0"/>
<pin id="630" dir="0" index="1" bw="18" slack="0"/>
<pin id="631" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_30_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="23" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30/15 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_46_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="23" slack="0"/>
<pin id="640" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/15 "/>
</bind>
</comp>

<comp id="642" class="1004" name="inter_pix2_sum6_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="3"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inter_pix2_sum6/15 "/>
</bind>
</comp>

<comp id="647" class="1004" name="inter_pix2_sum6_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="34" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="inter_pix2_sum6_cast/15 "/>
</bind>
</comp>

<comp id="651" class="1004" name="gmem0_addr_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/15 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_11_t_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="8"/>
<pin id="659" dir="0" index="1" bw="2" slack="0"/>
<pin id="660" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11_t/22 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_34_0_0_t_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="2" slack="8"/>
<pin id="665" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34_0_0_t/22 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_34_0_2_t_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="2" slack="8"/>
<pin id="670" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34_0_2_t/22 "/>
</bind>
</comp>

<comp id="672" class="1004" name="cols_assign_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_assign_cast/23 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_16_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="11" slack="0"/>
<pin id="678" dir="0" index="1" bw="11" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/23 "/>
</bind>
</comp>

<comp id="682" class="1004" name="j_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/23 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_17_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="0"/>
<pin id="690" dir="0" index="1" bw="11" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/23 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_18_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="11" slack="0"/>
<pin id="696" dir="0" index="1" bw="11" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/23 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp15_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="9"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp15/23 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp16_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="9"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp16/23 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_cond2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/23 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_29_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="11" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_1/23 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_23_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="11" slack="1"/>
<pin id="727" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/24 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_23_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="12" slack="0"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/24 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_24_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="12" slack="0"/>
<pin id="735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/24 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_35_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="0" index="2" bw="8" slack="0"/>
<pin id="745" dir="0" index="3" bw="8" slack="0"/>
<pin id="746" dir="0" index="4" bw="8" slack="0"/>
<pin id="747" dir="0" index="5" bw="2" slack="2"/>
<pin id="748" dir="1" index="6" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_35/24 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_36_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="0" index="2" bw="8" slack="0"/>
<pin id="758" dir="0" index="3" bw="8" slack="0"/>
<pin id="759" dir="0" index="4" bw="8" slack="0"/>
<pin id="760" dir="0" index="5" bw="2" slack="2"/>
<pin id="761" dir="1" index="6" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_36/24 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_29_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_2/24 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_32_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="0" index="3" bw="8" slack="0"/>
<pin id="779" dir="0" index="4" bw="8" slack="0"/>
<pin id="780" dir="0" index="5" bw="2" slack="3"/>
<pin id="781" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_32/25 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_33_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="0" index="2" bw="8" slack="0"/>
<pin id="791" dir="0" index="3" bw="8" slack="0"/>
<pin id="792" dir="0" index="4" bw="8" slack="0"/>
<pin id="793" dir="0" index="5" bw="2" slack="11"/>
<pin id="794" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/25 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_34_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="0" index="2" bw="8" slack="0"/>
<pin id="804" dir="0" index="3" bw="8" slack="0"/>
<pin id="805" dir="0" index="4" bw="8" slack="0"/>
<pin id="806" dir="0" index="5" bw="2" slack="3"/>
<pin id="807" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/25 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_361_cast1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_361_cast1/26 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_361_cast_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_361_cast/26 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_shl5_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="9" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="1"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/26 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_shl5_cast_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="9" slack="0"/>
<pin id="828" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/26 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_39_0_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="9" slack="0"/>
<pin id="833" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_39_0_1/26 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_39_0_1_cast_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="0"/>
<pin id="838" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_0_1_cast/26 "/>
</bind>
</comp>

<comp id="840" class="1004" name="x_weight_0_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_0_1/26 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_36_0_2_cast1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_0_2_cast1/26 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_36_0_2_cast_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_0_2_cast/26 "/>
</bind>
</comp>

<comp id="852" class="1004" name="x_weight_0_2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="11" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_0_2/26 "/>
</bind>
</comp>

<comp id="858" class="1004" name="y_weight_0_2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="0"/>
<pin id="861" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_0_2/26 "/>
</bind>
</comp>

<comp id="864" class="1004" name="y_weight_0_2_cast_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="0"/>
<pin id="866" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="y_weight_0_2_cast/26 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_41_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="9" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="2"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41_1/26 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_41_1_cast_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="9" slack="0"/>
<pin id="877" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_1_cast/26 "/>
</bind>
</comp>

<comp id="879" class="1004" name="y_weight_1_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="9" slack="0"/>
<pin id="881" dir="0" index="1" bw="9" slack="0"/>
<pin id="882" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_weight_1_1/26 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_shl6_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="9" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="2"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/26 "/>
</bind>
</comp>

<comp id="892" class="1004" name="p_shl6_cast_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="9" slack="0"/>
<pin id="894" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/26 "/>
</bind>
</comp>

<comp id="896" class="1004" name="y_weight_1_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="0"/>
<pin id="898" dir="0" index="1" bw="9" slack="0"/>
<pin id="899" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_1_2/26 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_37_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="1"/>
<pin id="905" dir="0" index="2" bw="8" slack="1"/>
<pin id="906" dir="0" index="3" bw="8" slack="1"/>
<pin id="907" dir="0" index="4" bw="8" slack="1"/>
<pin id="908" dir="0" index="5" bw="2" slack="4"/>
<pin id="909" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_37/26 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_36_2_cast1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_2_cast1/26 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_38_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="11" slack="0"/>
<pin id="917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/26 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_39_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="1"/>
<pin id="922" dir="0" index="2" bw="8" slack="1"/>
<pin id="923" dir="0" index="3" bw="8" slack="1"/>
<pin id="924" dir="0" index="4" bw="8" slack="1"/>
<pin id="925" dir="0" index="5" bw="2" slack="12"/>
<pin id="926" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_39/26 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_42_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_42/26 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_43_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="1"/>
<pin id="937" dir="0" index="2" bw="8" slack="1"/>
<pin id="938" dir="0" index="3" bw="8" slack="1"/>
<pin id="939" dir="0" index="4" bw="8" slack="1"/>
<pin id="940" dir="0" index="5" bw="2" slack="4"/>
<pin id="941" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_43/26 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_36_2_2_cast1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_2_2_cast1/26 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp19_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/26 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp20_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/26 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_36_2_cast_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="1"/>
<pin id="961" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_2_cast/27 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_39_2_1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="9" slack="0"/>
<pin id="964" dir="0" index="1" bw="8" slack="1"/>
<pin id="965" dir="0" index="2" bw="1" slack="0"/>
<pin id="966" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39_2_1/27 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_39_2_1_cast_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="9" slack="0"/>
<pin id="971" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_2_1_cast/27 "/>
</bind>
</comp>

<comp id="973" class="1004" name="y_weight_2_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="11" slack="1"/>
<pin id="976" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_weight_2_1/27 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_36_2_2_cast_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="1"/>
<pin id="980" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_2_2_cast/27 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp18_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="1"/>
<pin id="983" dir="0" index="1" bw="9" slack="0"/>
<pin id="984" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/27 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp19_cast_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="9" slack="1"/>
<pin id="988" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp19_cast/27 "/>
</bind>
</comp>

<comp id="989" class="1004" name="x_weight_2_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="0"/>
<pin id="991" dir="0" index="1" bw="9" slack="0"/>
<pin id="992" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight_2_2/27 "/>
</bind>
</comp>

<comp id="995" class="1004" name="y_weight_2_2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="11" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_2_2/27 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_19_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="11" slack="0"/>
<pin id="1003" dir="0" index="1" bw="11" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/27 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp21_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="1"/>
<pin id="1009" dir="0" index="1" bw="8" slack="1"/>
<pin id="1010" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/27 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_40_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="1"/>
<pin id="1013" dir="0" index="1" bw="8" slack="0"/>
<pin id="1014" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/27 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_41_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="8" slack="0"/>
<pin id="1019" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41/27 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_22_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="11" slack="0"/>
<pin id="1024" dir="0" index="1" bw="11" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/27 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_45_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="11" slack="0"/>
<pin id="1030" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/27 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_46_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="8" slack="0"/>
<pin id="1035" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_46/27 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_44_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="0" index="1" bw="8" slack="1"/>
<pin id="1041" dir="0" index="2" bw="8" slack="1"/>
<pin id="1042" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_44/28 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_47_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="0" index="1" bw="8" slack="1"/>
<pin id="1046" dir="0" index="2" bw="8" slack="1"/>
<pin id="1047" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/28 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_25_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="0" index="1" bw="8" slack="0"/>
<pin id="1051" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/28 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="edge_val_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="8" slack="0"/>
<pin id="1057" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/28 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_26_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="0"/>
<pin id="1062" dir="0" index="1" bw="8" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/28 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_31_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="0"/>
<pin id="1068" dir="0" index="1" bw="8" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/28 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="p_i_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="0"/>
<pin id="1075" dir="0" index="2" bw="8" slack="0"/>
<pin id="1076" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/28 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="sel_tmp1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="5"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/28 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="sel_tmp2_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/28 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sel_tmp_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="8" slack="0"/>
<pin id="1094" dir="0" index="2" bw="8" slack="0"/>
<pin id="1095" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/28 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_48_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="5"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/28 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="val_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="0"/>
<pin id="1107" dir="0" index="2" bw="8" slack="0"/>
<pin id="1108" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/28 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="fourWide_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="8" slack="1"/>
<pin id="1115" dir="0" index="2" bw="8" slack="1"/>
<pin id="1116" dir="0" index="3" bw="8" slack="1"/>
<pin id="1117" dir="0" index="4" bw="8" slack="1"/>
<pin id="1118" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="fourWide/29 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_1_cast_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="33" slack="2"/>
<pin id="1123" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_27_cast_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="34" slack="1"/>
<pin id="1128" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_cast "/>
</bind>
</comp>

<comp id="1135" class="1005" name="i_1_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="2" slack="0"/>
<pin id="1137" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="cond_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="8"/>
<pin id="1142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="1144" class="1005" name="gmem0_addr_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="1"/>
<pin id="1146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1150" class="1005" name="tmp_5_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="1"/>
<pin id="1152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="j_1_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="11" slack="0"/>
<pin id="1156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="cache_0_addr_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="11" slack="2"/>
<pin id="1161" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cache_0_addr "/>
</bind>
</comp>

<comp id="1164" class="1005" name="cache_1_addr_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="11" slack="2"/>
<pin id="1166" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cache_1_addr "/>
</bind>
</comp>

<comp id="1169" class="1005" name="gmem0_addr_read_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="1178" class="1005" name="i_2_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="11" slack="0"/>
<pin id="1180" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="tmp_6_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="9"/>
<pin id="1185" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_7_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="9"/>
<pin id="1190" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="tmp_14_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="2" slack="8"/>
<pin id="1195" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp_s_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="11" slack="1"/>
<pin id="1204" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1208" class="1005" name="gmem1_addr_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="8"/>
<pin id="1210" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="1214" class="1005" name="gmem0_addr_1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="8" slack="1"/>
<pin id="1216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="tmp_11_t_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="2" slack="1"/>
<pin id="1222" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11_t "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_34_0_0_t_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="2" slack="2"/>
<pin id="1226" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_34_0_0_t "/>
</bind>
</comp>

<comp id="1231" class="1005" name="tmp_34_0_2_t_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="2" slack="2"/>
<pin id="1233" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_34_0_2_t "/>
</bind>
</comp>

<comp id="1238" class="1005" name="cols_assign_cast_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="12" slack="1"/>
<pin id="1240" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cols_assign_cast "/>
</bind>
</comp>

<comp id="1243" class="1005" name="tmp_16_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="j_2_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="11" slack="0"/>
<pin id="1249" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="or_cond2_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="5"/>
<pin id="1255" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="cache_0_addr_2_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="11" slack="1"/>
<pin id="1261" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_0_addr_2 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="cache_1_addr_2_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="11" slack="1"/>
<pin id="1267" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_1_addr_2 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="cache_2_addr_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="11" slack="1"/>
<pin id="1273" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_2_addr_1 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="cache_3_addr_1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="11" slack="1"/>
<pin id="1279" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_3_addr_1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="cache_0_addr_1_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="11" slack="1"/>
<pin id="1285" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_0_addr_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="cache_1_addr_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="11" slack="1"/>
<pin id="1290" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_1_addr_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="cache_2_addr_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="11" slack="1"/>
<pin id="1295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_2_addr "/>
</bind>
</comp>

<comp id="1298" class="1005" name="cache_3_addr_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="11" slack="1"/>
<pin id="1300" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_3_addr "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_35_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="2"/>
<pin id="1305" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_36_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="2"/>
<pin id="1310" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="cache_0_addr_3_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="11" slack="1"/>
<pin id="1315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_0_addr_3 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="cache_1_addr_3_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="11" slack="1"/>
<pin id="1320" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_1_addr_3 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="cache_2_addr_2_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="11" slack="1"/>
<pin id="1325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_2_addr_2 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="cache_3_addr_2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="11" slack="1"/>
<pin id="1330" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cache_3_addr_2 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="gmem0_addr_1_read_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="8" slack="1"/>
<pin id="1335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_1_read "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_32_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="1"/>
<pin id="1343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="tmp_33_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="1"/>
<pin id="1349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_34_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="1"/>
<pin id="1354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="cache_0_load_2_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="1"/>
<pin id="1360" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cache_0_load_2 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="cache_1_load_2_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="1"/>
<pin id="1367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cache_1_load_2 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="cache_2_load_2_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="1"/>
<pin id="1374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cache_2_load_2 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="cache_3_load_2_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="8" slack="1"/>
<pin id="1381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cache_3_load_2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="x_weight_0_2_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="11" slack="1"/>
<pin id="1388" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_0_2 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="y_weight_1_2_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="11" slack="1"/>
<pin id="1393" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_1_2 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_37_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="1"/>
<pin id="1398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="tmp_38_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="1"/>
<pin id="1403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tmp_39_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="1"/>
<pin id="1408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="tmp_43_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="8" slack="1"/>
<pin id="1413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp19_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="9" slack="1"/>
<pin id="1419" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp19 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="tmp20_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="8" slack="1"/>
<pin id="1424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp20 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="tmp_19_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="1"/>
<pin id="1429" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_40_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="8" slack="1"/>
<pin id="1434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_41_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="8" slack="1"/>
<pin id="1439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="tmp_22_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="tmp_45_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="8" slack="1"/>
<pin id="1449" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="tmp_46_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="8" slack="1"/>
<pin id="1454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="val_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="8" slack="1"/>
<pin id="1459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="94" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="116" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="94" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="146" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="148" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="219"><net_src comp="150" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="225"><net_src comp="84" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="84" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="245"><net_src comp="84" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="252"><net_src comp="84" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="259"><net_src comp="84" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="84" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="84" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="3"/><net_sink comp="236" pin=3"/></net>

<net id="291"><net_src comp="84" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="3"/><net_sink comp="232" pin=3"/></net>

<net id="301"><net_src comp="84" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="308"><net_src comp="84" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="303" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="315"><net_src comp="84" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="310" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="322"><net_src comp="84" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="317" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="329"><net_src comp="84" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="3"/><net_sink comp="260" pin=3"/></net>

<net id="339"><net_src comp="84" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="3"/><net_sink comp="271" pin=3"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="394"><net_src comp="10" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="168" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="12" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="14" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="388" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="174" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="348" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="52" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="348" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="348" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="418" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="66" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="430" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="348" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="446" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="0" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="359" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="78" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="359" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="82" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="359" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="503"><net_src comp="370" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="98" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="370" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="370" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="62" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="370" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="102" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="104" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="370" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="106" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="370" pin="4"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="531" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="370" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="108" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="370" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="98" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="110" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="370" pin="4"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="563" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="557" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="569" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="547" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="2" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="104" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="62" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="606" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="106" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="66" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="627"><net_src comp="617" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="613" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="0" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="52" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="114" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="58" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="381" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="381" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="78" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="381" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="82" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="381" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="62" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="381" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="118" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="688" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="700" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="381" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="728"><net_src comp="120" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="749"><net_src comp="122" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="236" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="232" pin="2"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="260" pin="2"/><net_sink comp="741" pin=3"/></net>

<net id="753"><net_src comp="271" pin="2"/><net_sink comp="741" pin=4"/></net>

<net id="762"><net_src comp="122" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="236" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="232" pin="2"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="260" pin="2"/><net_sink comp="754" pin=3"/></net>

<net id="766"><net_src comp="271" pin="2"/><net_sink comp="754" pin=4"/></net>

<net id="770"><net_src comp="767" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="782"><net_src comp="122" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="236" pin="5"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="232" pin="5"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="260" pin="2"/><net_sink comp="774" pin=3"/></net>

<net id="786"><net_src comp="271" pin="2"/><net_sink comp="774" pin=4"/></net>

<net id="795"><net_src comp="122" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="236" pin="5"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="232" pin="5"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="260" pin="2"/><net_sink comp="787" pin=3"/></net>

<net id="799"><net_src comp="271" pin="2"/><net_sink comp="787" pin=4"/></net>

<net id="808"><net_src comp="122" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="236" pin="5"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="232" pin="5"/><net_sink comp="800" pin=2"/></net>

<net id="811"><net_src comp="260" pin="2"/><net_sink comp="800" pin=3"/></net>

<net id="812"><net_src comp="271" pin="2"/><net_sink comp="800" pin=4"/></net>

<net id="824"><net_src comp="124" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="126" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="829"><net_src comp="819" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="128" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="826" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="816" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="856"><net_src comp="840" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="813" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="846" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="124" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="126" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="878"><net_src comp="868" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="864" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="124" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="126" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="895"><net_src comp="885" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="879" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="892" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="910"><net_src comp="122" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="914"><net_src comp="902" pin="6"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="852" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="927"><net_src comp="122" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="932"><net_src comp="919" pin="6"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="130" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="942"><net_src comp="122" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="946"><net_src comp="934" pin="6"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="943" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="911" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="928" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="902" pin="6"/><net_sink comp="953" pin=1"/></net>

<net id="967"><net_src comp="124" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="126" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="972"><net_src comp="962" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="959" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="985"><net_src comp="969" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="981" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="973" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="978" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="989" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="62" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1015"><net_src comp="1007" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="132" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="1011" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="995" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="62" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1031"><net_src comp="995" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1036"><net_src comp="132" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1028" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1052"><net_src comp="1038" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1043" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="134" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="1048" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="136" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1048" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="138" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1077"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="132" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="1054" pin="2"/><net_sink comp="1072" pin=2"/></net>

<net id="1084"><net_src comp="140" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="1060" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1096"><net_src comp="1085" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="134" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="132" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1103"><net_src comp="1085" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1109"><net_src comp="1099" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="1091" pin="3"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="1072" pin="3"/><net_sink comp="1104" pin=2"/></net>

<net id="1119"><net_src comp="144" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1120"><net_src comp="1112" pin="5"/><net_sink comp="211" pin=2"/></net>

<net id="1124"><net_src comp="398" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1129"><net_src comp="402" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1138"><net_src comp="412" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1143"><net_src comp="452" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="475" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1153"><net_src comp="481" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="487" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1162"><net_src comp="220" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1167"><net_src comp="226" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1172"><net_src comp="187" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1181"><net_src comp="505" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1186"><net_src comp="511" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1191"><net_src comp="517" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1196"><net_src comp="553" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1199"><net_src comp="1193" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1200"><net_src comp="1193" pin="1"/><net_sink comp="787" pin=5"/></net>

<net id="1201"><net_src comp="1193" pin="1"/><net_sink comp="919" pin=5"/></net>

<net id="1205"><net_src comp="575" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1211"><net_src comp="600" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1217"><net_src comp="651" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="1223"><net_src comp="657" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="662" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="741" pin=5"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="774" pin=5"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="902" pin=5"/></net>

<net id="1234"><net_src comp="667" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="754" pin=5"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="800" pin=5"/></net>

<net id="1237"><net_src comp="1231" pin="1"/><net_sink comp="934" pin=5"/></net>

<net id="1241"><net_src comp="672" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1246"><net_src comp="676" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="682" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1256"><net_src comp="710" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1262"><net_src comp="240" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="1268"><net_src comp="247" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="232" pin=3"/></net>

<net id="1274"><net_src comp="254" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="1280"><net_src comp="265" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="1286"><net_src comp="276" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="1291"><net_src comp="286" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="232" pin=3"/></net>

<net id="1296"><net_src comp="296" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1301"><net_src comp="303" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1306"><net_src comp="741" pin="6"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1311"><net_src comp="754" pin="6"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1316"><net_src comp="310" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1321"><net_src comp="317" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1326"><net_src comp="324" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="1331"><net_src comp="334" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="1336"><net_src comp="206" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="1339"><net_src comp="1333" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="1340"><net_src comp="1333" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="1344"><net_src comp="774" pin="6"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1350"><net_src comp="787" pin="6"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1355"><net_src comp="800" pin="6"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1361"><net_src comp="236" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1364"><net_src comp="1358" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1368"><net_src comp="232" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="1371"><net_src comp="1365" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="1375"><net_src comp="260" pin="5"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="902" pin=3"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="919" pin=3"/></net>

<net id="1378"><net_src comp="1372" pin="1"/><net_sink comp="934" pin=3"/></net>

<net id="1382"><net_src comp="271" pin="5"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="902" pin=4"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="919" pin=4"/></net>

<net id="1385"><net_src comp="1379" pin="1"/><net_sink comp="934" pin=4"/></net>

<net id="1389"><net_src comp="852" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1394"><net_src comp="896" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1399"><net_src comp="902" pin="6"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1404"><net_src comp="915" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1409"><net_src comp="919" pin="6"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1414"><net_src comp="934" pin="6"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1416"><net_src comp="1411" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1420"><net_src comp="947" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1425"><net_src comp="953" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1430"><net_src comp="1001" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1435"><net_src comp="1011" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1440"><net_src comp="1016" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1038" pin=2"/></net>

<net id="1445"><net_src comp="1022" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1450"><net_src comp="1028" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1455"><net_src comp="1032" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1043" pin=2"/></net>

<net id="1460"><net_src comp="1104" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="1112" pin=2"/></net>

<net id="1463"><net_src comp="1457" pin="1"/><net_sink comp="1112" pin=3"/></net>

<net id="1464"><net_src comp="1457" pin="1"/><net_sink comp="1112" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {22 29 30 31 32 33 34 }
 - Input state : 
	Port: sobel_filter : gmem0 | {3 4 5 6 7 8 9 11 16 17 18 19 20 21 22 24 }
	Port: sobel_filter : inter_pix | {1 }
	Port: sobel_filter : out_pix | {1 }
  - Chain level:
	State 1
		tmp_1_cast : 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_57 : 2
		tmp_12 : 1
		p_shl : 2
		p_shl_cast : 3
		p_shl9 : 2
		p_shl9_cast : 3
		tmp_2 : 4
		cond : 1
		tmp_13 : 5
		tmp_29_cast : 6
		inter_pix2_sum : 7
		inter_pix2_sum_cast : 8
		gmem0_addr : 9
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_5 : 1
		j_1 : 1
		StgValue_85 : 2
		tmp_15 : 1
		cache_0_addr : 2
		cache_1_addr : 2
	State 11
		empty_6 : 1
	State 12
	State 13
	State 14
		tmp_4 : 1
		i_2 : 1
		StgValue_106 : 2
		tmp_6 : 1
		tmp_7 : 1
		p_shl1 : 1
		p_shl1_cast : 2
		p_shl2 : 1
		p_shl2_cast : 2
		tmp_8 : 3
		tmp_14 : 1
		tmp_9 : 1
		tmp_27 : 2
		tmp_28 : 1
		tmp_s : 3
		tmp_29 : 4
		tmp_35_cast : 5
		out_pix4_sum : 6
		out_pix4_sum_cast : 7
		gmem1_addr : 8
	State 15
		p_shl3_cast : 1
		p_shl4_cast : 1
		tmp_10 : 2
		tmp_30 : 3
		tmp_46_cast : 4
		inter_pix2_sum6 : 5
		inter_pix2_sum6_cast : 6
		gmem0_addr_1 : 7
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		cols_assign_cast : 1
		tmp_16 : 1
		j_2 : 1
		StgValue_154 : 2
		tmp_17 : 1
		tmp_18 : 1
		tmp15 : 2
		tmp16 : 2
		or_cond2 : 2
		tmp_29_1 : 1
		cache_0_addr_2 : 2
		cache_0_load_1 : 3
		cache_1_addr_2 : 2
		cache_1_load_1 : 3
		cache_2_addr_1 : 2
		cache_2_load_1 : 3
		cache_3_addr_1 : 2
		cache_3_load_1 : 3
	State 24
		tmp_23_cast : 1
		tmp_24 : 2
		cache_0_addr_1 : 3
		cache_0_load : 4
		cache_1_addr_1 : 3
		cache_1_load : 4
		cache_2_addr : 3
		cache_2_load : 4
		cache_3_addr : 3
		cache_3_load : 4
		tmp_35 : 1
		tmp_36 : 1
		cache_0_addr_3 : 1
		cache_0_load_2 : 2
		cache_1_addr_3 : 1
		cache_1_load_2 : 2
		cache_2_addr_2 : 1
		cache_2_load_2 : 2
		cache_3_addr_2 : 1
		cache_3_load_2 : 2
	State 25
		tmp_32 : 1
		tmp_33 : 1
		tmp_34 : 1
	State 26
		p_shl5_cast : 1
		tmp_39_0_1 : 2
		tmp_39_0_1_cast : 3
		x_weight_0_1 : 4
		x_weight_0_2 : 5
		y_weight_0_2 : 1
		y_weight_0_2_cast : 2
		tmp_41_1_cast : 1
		y_weight_1_1 : 3
		p_shl6_cast : 1
		y_weight_1_2 : 4
		tmp_36_2_cast1 : 1
		tmp_38 : 6
		tmp_42 : 1
		tmp_36_2_2_cast1 : 1
		tmp19 : 2
		tmp20 : 1
	State 27
		tmp_39_2_1_cast : 1
		y_weight_2_1 : 1
		tmp18 : 2
		x_weight_2_2 : 3
		y_weight_2_2 : 2
		tmp_19 : 4
		tmp_40 : 1
		tmp_41 : 2
		tmp_22 : 3
		tmp_45 : 3
		tmp_46 : 4
	State 28
		tmp_25 : 1
		edge_val : 2
		tmp_26 : 2
		tmp_31 : 2
		p_i : 3
		sel_tmp2 : 3
		sel_tmp : 3
		tmp_48 : 3
		val : 3
	State 29
		StgValue_275 : 1
		empty_10 : 1
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i_1_fu_412          |    0    |    10   |
|          |     inter_pix2_sum_fu_466     |    0    |    39   |
|          |           j_1_fu_487          |    0    |    13   |
|          |           i_2_fu_505          |    0    |    13   |
|          |          tmp_9_fu_557         |    0    |    13   |
|          |         tmp_28_fu_569         |    0    |    13   |
|          |      out_pix4_sum_fu_591      |    0    |    39   |
|          |     inter_pix2_sum6_fu_642    |    0    |    39   |
|          |      tmp_34_0_0_t_fu_662      |    0    |    10   |
|          |      tmp_34_0_2_t_fu_667      |    0    |    10   |
|    add   |           j_2_fu_682          |    0    |    13   |
|          |         tmp_23_fu_724         |    0    |    13   |
|          |      y_weight_1_1_fu_879      |    0    |    8    |
|          |          tmp19_fu_947         |    0    |    15   |
|          |          tmp20_fu_953         |    0    |    15   |
|          |      y_weight_2_1_fu_973      |    0    |    8    |
|          |          tmp18_fu_981         |    0    |    8    |
|          |      x_weight_2_2_fu_989      |    0    |    8    |
|          |         tmp21_fu_1007         |    0    |    8    |
|          |         tmp_40_fu_1011        |    0    |    8    |
|          |         tmp_25_fu_1048        |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_406          |    0    |    8    |
|          |          cond_fu_452          |    0    |    8    |
|          |          tmp_5_fu_481         |    0    |    13   |
|          |          tmp_4_fu_499         |    0    |    13   |
|          |          tmp_6_fu_511         |    0    |    13   |
|          |          tmp_7_fu_517         |    0    |    13   |
|   icmp   |         tmp_27_fu_563         |    0    |    13   |
|          |         tmp_16_fu_676         |    0    |    13   |
|          |         tmp_17_fu_688         |    0    |    13   |
|          |         tmp_18_fu_694         |    0    |    13   |
|          |         tmp_19_fu_1001        |    0    |    13   |
|          |         tmp_22_fu_1022        |    0    |    13   |
|          |         tmp_26_fu_1060        |    0    |    11   |
|          |         tmp_31_fu_1066        |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |         tmp_35_fu_741         |    0    |    21   |
|          |         tmp_36_fu_754         |    0    |    21   |
|          |         tmp_32_fu_774         |    0    |    21   |
|    mux   |         tmp_33_fu_787         |    0    |    21   |
|          |         tmp_34_fu_800         |    0    |    21   |
|          |         tmp_37_fu_902         |    0    |    21   |
|          |         tmp_39_fu_919         |    0    |    21   |
|          |         tmp_43_fu_934         |    0    |    21   |
|----------|-------------------------------|---------|---------|
|          |          tmp_2_fu_446         |    0    |    12   |
|          |          tmp_8_fu_547         |    0    |    29   |
|          |         tmp_10_fu_628         |    0    |    29   |
|          |       tmp_39_0_1_fu_830       |    0    |    15   |
|          |      x_weight_0_1_fu_840      |    0    |    8    |
|    sub   |      x_weight_0_2_fu_852      |    0    |    8    |
|          |      y_weight_0_2_fu_858      |    0    |    15   |
|          |      y_weight_1_2_fu_896      |    0    |    8    |
|          |      y_weight_2_2_fu_995      |    0    |    8    |
|          |         tmp_41_fu_1016        |    0    |    15   |
|          |         tmp_46_fu_1032        |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |          tmp_s_fu_575         |    0    |    11   |
|          |         tmp_44_fu_1038        |    0    |    8    |
|  select  |         tmp_47_fu_1043        |    0    |    8    |
|          |          p_i_fu_1072          |    0    |    8    |
|          |        sel_tmp_fu_1091        |    0    |    8    |
|          |          val_fu_1104          |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |        tmp_11_t_fu_657        |    0    |    2    |
|    xor   |        edge_val_fu_1054       |    0    |    8    |
|          |        sel_tmp1_fu_1080       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |          tmp15_fu_700         |    0    |    2    |
|    or    |          tmp16_fu_705         |    0    |    2    |
|          |        or_cond2_fu_710        |    0    |    2    |
|          |         tmp_48_fu_1099        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    and   |        sel_tmp2_fu_1085       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    out_pix_read_read_fu_168   |    0    |    0    |
|   read   |   inter_pix_read_read_fu_174  |    0    |    0    |
|          |  gmem0_addr_read_read_fu_187  |    0    |    0    |
|          | gmem0_addr_1_read_read_fu_206 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_180      |    0    |    0    |
|          |       grp_readreq_fu_192      |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_199     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |   StgValue_275_write_fu_211   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|          tmp_1_fu_388         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       tmp_1_cast_fu_398       |    0    |    0    |
|          |       p_shl_cast_fu_430       |    0    |    0    |
|          |       p_shl9_cast_fu_442      |    0    |    0    |
|          |       tmp_29_cast_fu_462      |    0    |    0    |
|          |         tmp_15_fu_493         |    0    |    0    |
|          |       p_shl1_cast_fu_531      |    0    |    0    |
|          |       p_shl2_cast_fu_543      |    0    |    0    |
|          |       tmp_35_cast_fu_587      |    0    |    0    |
|          |    out_pix4_sum_cast_fu_596   |    0    |    0    |
|          |       p_shl3_cast_fu_613      |    0    |    0    |
|          |       p_shl4_cast_fu_624      |    0    |    0    |
|          |       tmp_46_cast_fu_638      |    0    |    0    |
|          |    cols_assign_cast_fu_672    |    0    |    0    |
|          |        tmp_29_1_fu_716        |    0    |    0    |
|   zext   |         tmp_24_fu_733         |    0    |    0    |
|          |        tmp_29_2_fu_767        |    0    |    0    |
|          |      tmp_361_cast1_fu_813     |    0    |    0    |
|          |      tmp_361_cast_fu_816      |    0    |    0    |
|          |       p_shl5_cast_fu_826      |    0    |    0    |
|          |    tmp_36_0_2_cast1_fu_846    |    0    |    0    |
|          |     tmp_36_0_2_cast_fu_849    |    0    |    0    |
|          |      tmp_41_1_cast_fu_875     |    0    |    0    |
|          |       p_shl6_cast_fu_892      |    0    |    0    |
|          |     tmp_36_2_cast1_fu_911     |    0    |    0    |
|          |    tmp_36_2_2_cast1_fu_943    |    0    |    0    |
|          |      tmp_36_2_cast_fu_959     |    0    |    0    |
|          |     tmp_39_2_1_cast_fu_969    |    0    |    0    |
|          |     tmp_36_2_2_cast_fu_978    |    0    |    0    |
|          |       tmp19_cast_fu_986       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       tmp_27_cast_fu_402      |    0    |    0    |
|          |         tmp_13_fu_458         |    0    |    0    |
|          |   inter_pix2_sum_cast_fu_471  |    0    |    0    |
|          |         tmp_29_fu_583         |    0    |    0    |
|   sext   |         tmp_30_fu_634         |    0    |    0    |
|          |  inter_pix2_sum6_cast_fu_647  |    0    |    0    |
|          |       tmp_23_cast_fu_729      |    0    |    0    |
|          |     tmp_39_0_1_cast_fu_836    |    0    |    0    |
|          |    y_weight_0_2_cast_fu_864   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_12_fu_418         |    0    |    0    |
|   trunc  |         tmp_14_fu_553         |    0    |    0    |
|          |         tmp_38_fu_915         |    0    |    0    |
|          |         tmp_45_fu_1028        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          p_shl_fu_422         |    0    |    0    |
|          |         p_shl9_fu_434         |    0    |    0    |
|          |         p_shl1_fu_523         |    0    |    0    |
|          |         p_shl2_fu_535         |    0    |    0    |
|          |         p_shl3_fu_606         |    0    |    0    |
|bitconcatenate|         p_shl4_fu_617         |    0    |    0    |
|          |         p_shl5_fu_819         |    0    |    0    |
|          |        tmp_41_1_fu_868        |    0    |    0    |
|          |         p_shl6_fu_885         |    0    |    0    |
|          |       tmp_39_2_1_fu_962       |    0    |    0    |
|          |        fourWide_fu_1112       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |         tmp_42_fu_928         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   889   |
|----------|-------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|cache_0|    1   |    0   |    0   |
|cache_1|    1   |    0   |    0   |
|cache_2|    1   |    0   |    0   |
|cache_3|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    4   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  cache_0_addr_1_reg_1283 |   11   |
|  cache_0_addr_2_reg_1259 |   11   |
|  cache_0_addr_3_reg_1313 |   11   |
|   cache_0_addr_reg_1159  |   11   |
|  cache_0_load_2_reg_1358 |    8   |
|  cache_1_addr_1_reg_1288 |   11   |
|  cache_1_addr_2_reg_1265 |   11   |
|  cache_1_addr_3_reg_1318 |   11   |
|   cache_1_addr_reg_1164  |   11   |
|  cache_1_load_2_reg_1365 |    8   |
|  cache_2_addr_1_reg_1271 |   11   |
|  cache_2_addr_2_reg_1323 |   11   |
|   cache_2_addr_reg_1293  |   11   |
|  cache_2_load_2_reg_1372 |    8   |
|  cache_3_addr_1_reg_1277 |   11   |
|  cache_3_addr_2_reg_1328 |   11   |
|   cache_3_addr_reg_1298  |   11   |
|  cache_3_load_2_reg_1379 |    8   |
| cols_assign_cast_reg_1238|   12   |
|    cols_assign_reg_377   |   11   |
|       cond_reg_1140      |    1   |
|gmem0_addr_1_read_reg_1333|    8   |
|   gmem0_addr_1_reg_1214  |    8   |
| gmem0_addr_read_reg_1169 |    8   |
|    gmem0_addr_reg_1144   |    8   |
|    gmem1_addr_reg_1208   |   32   |
|       i_1_reg_1135       |    2   |
|       i_2_reg_1178       |   11   |
|         i_reg_344        |    2   |
|       j_1_reg_1154       |   11   |
|       j_2_reg_1247       |   11   |
|         j_reg_355        |   11   |
|     or_cond2_reg_1253    |    1   |
|    rows_assign_reg_366   |   11   |
|      tmp19_reg_1417      |    9   |
|      tmp20_reg_1422      |    8   |
|     tmp_11_t_reg_1220    |    2   |
|      tmp_14_reg_1193     |    2   |
|      tmp_16_reg_1243     |    1   |
|      tmp_19_reg_1427     |    1   |
|    tmp_1_cast_reg_1121   |   33   |
|      tmp_22_reg_1442     |    1   |
|   tmp_27_cast_reg_1126   |   34   |
|      tmp_32_reg_1341     |    8   |
|      tmp_33_reg_1347     |    8   |
|   tmp_34_0_0_t_reg_1224  |    2   |
|   tmp_34_0_2_t_reg_1231  |    2   |
|      tmp_34_reg_1352     |    8   |
|      tmp_35_reg_1303     |    8   |
|      tmp_36_reg_1308     |    8   |
|      tmp_37_reg_1396     |    8   |
|      tmp_38_reg_1401     |    8   |
|      tmp_39_reg_1406     |    8   |
|      tmp_40_reg_1432     |    8   |
|      tmp_41_reg_1437     |    8   |
|      tmp_43_reg_1411     |    8   |
|      tmp_45_reg_1447     |    8   |
|      tmp_46_reg_1452     |    8   |
|      tmp_5_reg_1150      |    1   |
|      tmp_6_reg_1183      |    1   |
|      tmp_7_reg_1188      |    1   |
|      tmp_s_reg_1202      |   11   |
|       val_reg_1457       |    8   |
|   x_weight_0_2_reg_1386  |   11   |
|   y_weight_1_2_reg_1391  |   11   |
+--------------------------+--------+
|           Total          |   577  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_199 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_232  |  p0  |   5  |  11  |   55   ||    27   |
|   grp_access_fu_232  |  p3  |   3  |  11  |   33   ||    15   |
|   grp_access_fu_236  |  p0  |   5  |  11  |   55   ||    27   |
|   grp_access_fu_236  |  p3  |   3  |  11  |   33   ||    15   |
|   grp_access_fu_260  |  p0  |   4  |  11  |   44   ||    21   |
|   grp_access_fu_260  |  p3  |   3  |  11  |   33   ||    15   |
|   grp_access_fu_271  |  p0  |   4  |  11  |   44   ||    21   |
|   grp_access_fu_271  |  p3  |   3  |  11  |   33   ||    15   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   332  || 16.5615 ||   156   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   889  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |   16   |    -   |   156  |
|  Register |    -   |    -   |   577  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   16   |   577  |  1045  |
+-----------+--------+--------+--------+--------+
