# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3498 \
    name conv_out_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_26 \
    op interface \
    ports { conv_out_26_address0 { O 5 vector } conv_out_26_ce0 { O 1 bit } conv_out_26_we0 { O 1 bit } conv_out_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3499 \
    name conv_out_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_25 \
    op interface \
    ports { conv_out_25_address0 { O 5 vector } conv_out_25_ce0 { O 1 bit } conv_out_25_we0 { O 1 bit } conv_out_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3500 \
    name conv_out_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_24 \
    op interface \
    ports { conv_out_24_address0 { O 5 vector } conv_out_24_ce0 { O 1 bit } conv_out_24_we0 { O 1 bit } conv_out_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3501 \
    name conv_out_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_23 \
    op interface \
    ports { conv_out_23_address0 { O 5 vector } conv_out_23_ce0 { O 1 bit } conv_out_23_we0 { O 1 bit } conv_out_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3502 \
    name conv_out_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_22 \
    op interface \
    ports { conv_out_22_address0 { O 5 vector } conv_out_22_ce0 { O 1 bit } conv_out_22_we0 { O 1 bit } conv_out_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3503 \
    name conv_out_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_21 \
    op interface \
    ports { conv_out_21_address0 { O 5 vector } conv_out_21_ce0 { O 1 bit } conv_out_21_we0 { O 1 bit } conv_out_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3504 \
    name conv_out_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_20 \
    op interface \
    ports { conv_out_20_address0 { O 5 vector } conv_out_20_ce0 { O 1 bit } conv_out_20_we0 { O 1 bit } conv_out_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3505 \
    name conv_out_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_19 \
    op interface \
    ports { conv_out_19_address0 { O 5 vector } conv_out_19_ce0 { O 1 bit } conv_out_19_we0 { O 1 bit } conv_out_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3506 \
    name conv_out_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_18 \
    op interface \
    ports { conv_out_18_address0 { O 5 vector } conv_out_18_ce0 { O 1 bit } conv_out_18_we0 { O 1 bit } conv_out_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3507 \
    name conv_out_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_17 \
    op interface \
    ports { conv_out_17_address0 { O 5 vector } conv_out_17_ce0 { O 1 bit } conv_out_17_we0 { O 1 bit } conv_out_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3508 \
    name conv_out_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_16 \
    op interface \
    ports { conv_out_16_address0 { O 5 vector } conv_out_16_ce0 { O 1 bit } conv_out_16_we0 { O 1 bit } conv_out_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3509 \
    name conv_out_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_15 \
    op interface \
    ports { conv_out_15_address0 { O 5 vector } conv_out_15_ce0 { O 1 bit } conv_out_15_we0 { O 1 bit } conv_out_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3510 \
    name conv_out_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_14 \
    op interface \
    ports { conv_out_14_address0 { O 5 vector } conv_out_14_ce0 { O 1 bit } conv_out_14_we0 { O 1 bit } conv_out_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3511 \
    name conv_out_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_13 \
    op interface \
    ports { conv_out_13_address0 { O 5 vector } conv_out_13_ce0 { O 1 bit } conv_out_13_we0 { O 1 bit } conv_out_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3512 \
    name conv_out_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_12 \
    op interface \
    ports { conv_out_12_address0 { O 5 vector } conv_out_12_ce0 { O 1 bit } conv_out_12_we0 { O 1 bit } conv_out_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3513 \
    name conv_out_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_11 \
    op interface \
    ports { conv_out_11_address0 { O 5 vector } conv_out_11_ce0 { O 1 bit } conv_out_11_we0 { O 1 bit } conv_out_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3514 \
    name conv_out_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_10 \
    op interface \
    ports { conv_out_10_address0 { O 5 vector } conv_out_10_ce0 { O 1 bit } conv_out_10_we0 { O 1 bit } conv_out_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3515 \
    name conv_out_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_9 \
    op interface \
    ports { conv_out_9_address0 { O 5 vector } conv_out_9_ce0 { O 1 bit } conv_out_9_we0 { O 1 bit } conv_out_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3516 \
    name conv_out_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_8 \
    op interface \
    ports { conv_out_8_address0 { O 5 vector } conv_out_8_ce0 { O 1 bit } conv_out_8_we0 { O 1 bit } conv_out_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3517 \
    name conv_out_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_7 \
    op interface \
    ports { conv_out_7_address0 { O 5 vector } conv_out_7_ce0 { O 1 bit } conv_out_7_we0 { O 1 bit } conv_out_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3518 \
    name conv_out_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_6 \
    op interface \
    ports { conv_out_6_address0 { O 5 vector } conv_out_6_ce0 { O 1 bit } conv_out_6_we0 { O 1 bit } conv_out_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3519 \
    name conv_out_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_5 \
    op interface \
    ports { conv_out_5_address0 { O 5 vector } conv_out_5_ce0 { O 1 bit } conv_out_5_we0 { O 1 bit } conv_out_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3520 \
    name conv_out_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_4 \
    op interface \
    ports { conv_out_4_address0 { O 5 vector } conv_out_4_ce0 { O 1 bit } conv_out_4_we0 { O 1 bit } conv_out_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3521 \
    name conv_out_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_3 \
    op interface \
    ports { conv_out_3_address0 { O 5 vector } conv_out_3_ce0 { O 1 bit } conv_out_3_we0 { O 1 bit } conv_out_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3522 \
    name conv_out_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_2 \
    op interface \
    ports { conv_out_2_address0 { O 5 vector } conv_out_2_ce0 { O 1 bit } conv_out_2_we0 { O 1 bit } conv_out_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3523 \
    name conv_out_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out_1 \
    op interface \
    ports { conv_out_1_address0 { O 5 vector } conv_out_1_ce0 { O 1 bit } conv_out_1_we0 { O 1 bit } conv_out_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3524 \
    name conv_out \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename conv_out \
    op interface \
    ports { conv_out_address0 { O 5 vector } conv_out_ce0 { O 1 bit } conv_out_we0 { O 1 bit } conv_out_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv_out'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName NN_flow_control_loop_pipe_sequential_init_U
set CompName NN_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix NN_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


