

================================================================
== Vitis HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Mon Feb  1 13:23:09 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        IndutivoParaleloVDC_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.700 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4049|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    24|     361|     547|    -|
|Memory           |        8|     -|     213|     852|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|    2485|     352|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    24|    3059|    5800|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_170s_53ns_170_2_1_U1  |mul_170s_53ns_170_2_1  |        0|  11|  361|  179|    0|
    |mul_35ns_25ns_60_1_1_U11  |mul_35ns_25ns_60_1_1   |        0|   1|    0|   23|    0|
    |mul_42ns_33ns_75_1_1_U10  |mul_42ns_33ns_75_1_1   |        0|   1|    0|   23|    0|
    |mul_49ns_44s_93_1_1_U9    |mul_49ns_44s_93_1_1    |        0|   1|    0|   21|    0|
    |mul_49ns_49ns_98_1_1_U5   |mul_49ns_49ns_98_1_1   |        0|   1|    0|   21|    0|
    |mul_49ns_49ns_98_1_1_U6   |mul_49ns_49ns_98_1_1   |        0|   1|    0|   21|    0|
    |mul_49ns_49ns_98_1_1_U7   |mul_49ns_49ns_98_1_1   |        0|   1|    0|   21|    0|
    |mul_56ns_52s_108_1_1_U8   |mul_56ns_52s_108_1_1   |        0|   3|    0|   28|    0|
    |mul_64s_63ns_126_1_1_U12  |mul_64s_63ns_126_1_1   |        0|   4|    0|   47|    0|
    |mux_164_1_1_1_U3          |mux_164_1_1_1          |        0|   0|    0|   65|    0|
    |mux_164_1_1_1_U4          |mux_164_1_1_1          |        0|   0|    0|   65|    0|
    |mux_83_1_1_1_U2           |mux_83_1_1_1           |        0|   0|    0|   33|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                     |                       |        0|  24|  361|  547|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------+------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |               Memory               |                        Module                        | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------+------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |fourth_order_double_sin_cos_K0_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V  |        0|  59|  236|    0|   256|   59|     1|        15104|
    |fourth_order_double_sin_cos_K1_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V  |        0|  52|  208|    0|   256|   52|     1|        13312|
    |fourth_order_double_sin_cos_K2_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V  |        0|  44|  176|    0|   256|   44|     1|        11264|
    |fourth_order_double_sin_cos_K3_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V  |        0|  33|  132|    0|   256|   33|     1|         8448|
    |fourth_order_double_sin_cos_K4_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V  |        0|  25|  100|    0|   256|   25|     1|         6400|
    |ref_4oPi_table_256_V_U              |sin_or_cos_double_s_ref_4oPi_table_256_V              |        8|   0|    0|    0|    10|  256|     1|         2560|
    +------------------------------------+------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                               |                                                      |        8| 213|  852|    0|  1290|  469|     6|        57088|
    +------------------------------------+------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Ex_V_fu_419_p2              |         +|   0|  0|   18|          11|          11|
    |add_ln116_fu_326_p2         |         +|   0|  0|   18|          11|          11|
    |add_ln451_1_fu_1184_p2      |         +|   0|  0|   39|          32|          32|
    |add_ln451_2_fu_1196_p2      |         +|   0|  0|   39|          32|          32|
    |add_ln451_fu_1162_p2        |         +|   0|  0|   39|          32|           5|
    |add_ln461_fu_1256_p2        |         +|   0|  0|   19|          12|          10|
    |ret_V_4_fu_927_p2           |         +|   0|  0|   64|          64|          64|
    |ret_V_5_fu_936_p2           |         +|   0|  0|   64|          64|          64|
    |ret_V_6_fu_961_p2           |         +|   0|  0|   64|          64|          64|
    |ret_V_fu_969_p2             |         +|   0|  0|   64|          64|          64|
    |Ex_V_3_fu_534_p2            |         -|   0|  0|   18|          11|          11|
    |Mx_bits_V_1_fu_438_p2       |         -|   0|  0|  131|           1|         124|
    |newexp_fu_1266_p2           |         -|   0|  0|   39|          32|          32|
    |sub_ln1311_fu_698_p2        |         -|   0|  0|   19|           1|          12|
    |and_ln300_1_fu_1415_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln300_fu_666_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln311_fu_682_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln453_1_fu_1214_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln453_2_fu_1220_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln453_fu_1208_p2        |       and|   0|  0|    2|           1|           1|
    |closepath_fu_320_p2         |      icmp|   0|  0|   11|          11|          10|
    |icmp_ln1452_fu_1280_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln453_1_fu_1178_p2     |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln453_2_fu_1190_p2     |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln453_fu_1156_p2       |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln824_1_fu_394_p2      |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln824_2_fu_671_p2      |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln824_fu_661_p2        |      icmp|   0|  0|   11|          11|           1|
    |r_V_fu_719_p2               |      lshr|   0|  0|  179|          63|          63|
    |or_ln300_fu_1433_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln311_fu_1302_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln453_fu_1234_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln462_1_fu_1339_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln462_2_fu_1343_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln462_fu_1285_p2         |        or|   0|  0|    2|           1|           1|
    |Ex_V_4_fu_1037_p3           |    select|   0|  0|   11|           1|           1|
    |Mx_V_2_fu_952_p3            |    select|   0|  0|   63|           1|           2|
    |Mx_bits_V_3_fu_456_p3       |    select|   0|  0|  124|           1|         124|
    |addr_fu_332_p3              |    select|   0|  0|   11|           1|           7|
    |r_V_14_fu_729_p3            |    select|   0|  0|   63|           1|          63|
    |results_exp_V_fu_1315_p3    |    select|   0|  0|   11|           1|           1|
    |results_sig_V_fu_1437_p3    |    select|   0|  0|   52|           1|          52|
    |results_sign_V_1_fu_653_p3  |    select|   0|  0|    2|           1|           1|
    |results_sign_V_fu_688_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln300_2_fu_1425_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln311_1_fu_1295_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln311_fu_1307_p3     |    select|   0|  0|   11|           1|          11|
    |select_ln453_1_fu_1240_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln453_2_fu_1248_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln453_fu_1226_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln462_1_fu_1383_p3   |    select|   0|  0|   52|           1|          52|
    |select_ln462_2_fu_1390_p3   |    select|   0|  0|   52|           1|          52|
    |select_ln462_fu_1357_p3     |    select|   0|  0|   52|           1|           1|
    |select_ln482_fu_424_p3      |    select|   0|  0|   11|           1|          11|
    |select_ln520_fu_443_p3      |    select|   0|  0|  124|           1|         124|
    |select_ln832_fu_450_p3      |    select|   0|  0|    3|           1|           1|
    |significand_fu_1407_p3      |    select|   0|  0|   52|           1|          52|
    |ush_fu_704_p3               |    select|   0|  0|   12|           1|          12|
    |r_2_fu_362_p2               |       shl|   0|  0|  950|         256|         256|
    |r_V_1_fu_724_p2             |       shl|   0|  0|  179|          63|          63|
    |r_fu_518_p2                 |       shl|   0|  0|  409|         124|         124|
    |shl_ln1253_1_fu_1172_p2     |       shl|   0|  0|  179|          63|          63|
    |shl_ln1253_2_fu_1325_p2     |       shl|   0|  0|  179|          63|          63|
    |shl_ln1253_3_fu_1333_p2     |       shl|   0|  0|  179|          63|          63|
    |shl_ln1253_fu_1151_p2       |       shl|   0|  0|  179|          63|          63|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |sin_basis_fu_760_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln300_fu_1419_p2        |       xor|   0|  0|    2|           2|           1|
    |xor_ln311_fu_676_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln453_fu_1202_p2        |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 4049|        1474|        2013|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |B_reg_1575                                      |   56|   0|   56|          0|
    |B_reg_1575_pp0_iter6_reg                        |   56|   0|   56|          0|
    |B_squared_reg_1603                              |   49|   0|   49|          0|
    |B_trunc_reg_1580                                |   49|   0|   49|          0|
    |Ex_V_3_reg_1533                                 |   11|   0|   11|          0|
    |Med_V_reg_1493                                  |  170|   0|  170|          0|
    |Mx_V_2_reg_1669                                 |   63|   0|   63|          0|
    |Mx_V_reg_1526                                   |   63|   0|   63|          0|
    |Mx_bits_V_reg_1514                              |  124|   0|  124|          0|
    |and_ln300_reg_1557                              |    1|   0|    1|          0|
    |and_ln453_2_reg_1736                            |    1|   0|    1|          0|
    |and_ln453_reg_1731                              |    1|   0|    1|          0|
    |ap_CS_fsm                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                         |    1|   0|    1|          0|
    |closepath_reg_1476                              |    1|   0|    1|          0|
    |cos_basis_reg_1545                              |    1|   0|    1|          0|
    |fourth_order_double_sin_cos_K1_V_load_reg_1609  |   52|   0|   52|          0|
    |icmp_ln453_reg_1720                             |    1|   0|    1|          0|
    |icmp_ln824_1_reg_1503                           |    1|   0|    1|          0|
    |icmp_ln824_2_reg_1563                           |    1|   0|    1|          0|
    |icmp_ln824_reg_1552                             |    1|   0|    1|          0|
    |isNeg_reg_1539                                  |    1|   0|    1|          0|
    |k_V_reg_1521                                    |    3|   0|    3|          0|
    |or_ln462_reg_1741                               |    1|   0|    1|          0|
    |p_Result_15_1_i_reg_1690                        |   16|   0|   16|          0|
    |p_Result_15_2_i_reg_1695                        |   16|   0|   16|          0|
    |p_Result_15_i_reg_1685                          |   16|   0|   16|          0|
    |p_Result_21_reg_1457                            |    1|   0|    1|          0|
    |p_Result_i_reg_1700                             |   15|   0|   15|          0|
    |result_V_reg_1679                               |   63|   0|   63|          0|
    |results_exp_V_reg_1748                          |   11|   0|   11|          0|
    |results_sign_V_reg_1570                         |    1|   0|    1|          0|
    |ret_V_5_reg_1659                                |   64|   0|   64|          0|
    |ret_V_reg_1674                                  |   64|   0|   64|          0|
    |ret_reg_1509                                    |  170|   0|  170|          0|
    |rhs_1_reg_1624                                  |   56|   0|   56|          0|
    |rhs_2_reg_1629                                  |   48|   0|   48|          0|
    |rhs_4_reg_1654                                  |   29|   0|   29|          0|
    |shl_ln1253_1_reg_1725                           |   63|   0|   63|          0|
    |shl_ln1253_reg_1715                             |   63|   0|   63|          0|
    |tmp_14_reg_1463                                 |   11|   0|   11|          0|
    |tmp_15_reg_1470                                 |   52|   0|   52|          0|
    |tmp_15_reg_1470_pp0_iter1_reg                   |   52|   0|   52|          0|
    |tmp_2_i_reg_1705                                |   32|   0|   32|          0|
    |tmp_3_i_reg_1710                                |   32|   0|   32|          0|
    |trunc_ln1069_1_reg_1644                         |   35|   0|   35|          0|
    |trunc_ln1_reg_1634                              |   42|   0|   42|          0|
    |trunc_ln2_reg_1664                              |   37|   0|   37|          0|
    |trunc_ln628_reg_1488                            |    7|   0|    7|          0|
    |zext_ln1070_reg_1598                            |   49|   0|   98|         49|
    |zext_ln488_reg_1585                             |    8|   0|   64|         56|
    |zext_ln488_reg_1585_pp0_iter6_reg               |    8|   0|   64|         56|
    |Ex_V_3_reg_1533                                 |   64|  32|   11|          0|
    |Mx_V_reg_1526                                   |   64|  32|   63|          0|
    |and_ln300_reg_1557                              |   64|  32|    1|          0|
    |closepath_reg_1476                              |   64|  32|    1|          0|
    |cos_basis_reg_1545                              |   64|  32|    1|          0|
    |icmp_ln824_1_reg_1503                           |   64|  32|    1|          0|
    |icmp_ln824_2_reg_1563                           |   64|  32|    1|          0|
    |icmp_ln824_reg_1552                             |   64|  32|    1|          0|
    |p_Result_21_reg_1457                            |   64|  32|    1|          0|
    |results_sign_V_reg_1570                         |   64|  32|    1|          0|
    |tmp_14_reg_1463                                 |   64|  32|   11|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 2485| 352| 2035|        161|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|t_in       |   in|   64|     ap_none|                t_in|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 14 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 15 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 16 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 17 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i64 %data_V"   --->   Operation 18 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%closepath = icmp_ult  i11 %tmp_14, i11 1022"   --->   Operation 19 'icmp' 'closepath' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.46ns)   --->   "%add_ln116 = add i11 %tmp_14, i11 1101"   --->   Operation 20 'add' 'add_ln116' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%addr = select i1 %closepath, i11 74, i11 %add_ln116"   --->   Operation 21 'select' 'addr' <Predicate = true> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10"   --->   Operation 22 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i4 %p_Result_s"   --->   Operation 23 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_addr = getelementptr i256 %ref_4oPi_table_256_V, i64 0, i64 %zext_ln662" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 24 'getelementptr' 'ref_4oPi_table_256_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.66ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 25 'load' 'table_256_V' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i11 %addr"   --->   Operation 26 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.61>
ST_2 : Operation 27 [1/2] (2.66ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 27 'load' 'table_256_V' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln735 = zext i7 %trunc_ln628"   --->   Operation 28 'zext' 'zext_ln735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.94ns)   --->   "%r_2 = shl i256 %table_256_V, i256 %zext_ln735"   --->   Operation 29 'shl' 'r_2' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%Med_V = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %r_2, i32 86, i32 255"   --->   Operation 30 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %tmp_15"   --->   Operation 31 'bitconcatenate' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1299 = zext i53 %p_Result_22"   --->   Operation 32 'zext' 'zext_ln1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (8.51ns)   --->   "%ret = mul i170 %Med_V, i170 %zext_ln1299"   --->   Operation 33 'mul' 'ret' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%icmp_ln824_1 = icmp_eq  i52 %tmp_15, i52 0"   --->   Operation 34 'icmp' 'icmp_ln824_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 35 [1/2] (8.51ns)   --->   "%ret = mul i170 %Med_V, i170 %zext_ln1299"   --->   Operation 35 'mul' 'ret' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %ret, i32 43, i32 166"   --->   Operation 36 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %ret, i32 167, i32 169"   --->   Operation 37 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.75>
ST_5 : Operation 38 [1/1] (1.46ns)   --->   "%Ex_V = add i11 %tmp_14, i11 1027"   --->   Operation 38 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i11 %Ex_V, i11 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 39 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %ret, i32 167" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 40 'bitselect' 'tmp_10' <Predicate = (!closepath)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (2.86ns)   --->   "%Mx_bits_V_1 = sub i124 0, i124 %Mx_bits_V"   --->   Operation 41 'sub' 'Mx_bits_V_1' <Predicate = (!closepath)> <Delay = 2.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%select_ln520 = select i1 %tmp_10, i124 %Mx_bits_V_1, i124 %Mx_bits_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 42 'select' 'select_ln520' <Predicate = (!closepath)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.65ns)   --->   "%select_ln832 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 43 'select' 'select_ln832' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.95ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %closepath, i124 %Mx_bits_V, i124 %select_ln520"   --->   Operation 44 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_V_3, i32 63, i32 123"   --->   Operation 45 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %p_Result_2, i1 1"   --->   Operation 46 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i62 @llvm.part.select.i62, i62 %p_Result_23, i32 61, i32 0"   --->   Operation 47 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 3, i62 %p_Result_4"   --->   Operation 48 'bitconcatenate' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_24, i1 1"   --->   Operation 49 'cttz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i64 %tmp"   --->   Operation 50 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln646 = zext i7 %Mx_zeros"   --->   Operation 51 'zext' 'zext_ln646' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i7 %Mx_zeros"   --->   Operation 52 'zext' 'zext_ln1253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.93ns)   --->   "%r = shl i124 %Mx_bits_V_3, i124 %zext_ln1253"   --->   Operation 53 'shl' 'r' <Predicate = true> <Delay = 2.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%Mx_V = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %r, i32 61, i32 123"   --->   Operation 54 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.46ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i11 %select_ln482, i11 %zext_ln646"   --->   Operation 55 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_V_3, i32 10"   --->   Operation 56 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.14ns)   --->   "%cos_basis = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %select_ln832" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 57 'mux' 'cos_basis' <Predicate = true> <Delay = 1.14> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_21, i3 %select_ln832"   --->   Operation 58 'bitconcatenate' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V)   --->   "%tmp_s = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_26" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 59 'mux' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V)   --->   "%tmp_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_26" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 60 'mux' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V)   --->   "%results_sign_V_1 = select i1 %cos_basis, i1 %tmp_s, i1 %tmp_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 61 'select' 'results_sign_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.23ns)   --->   "%icmp_ln824 = icmp_eq  i11 %tmp_14, i11 0"   --->   Operation 62 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.61ns)   --->   "%and_ln300 = and i1 %icmp_ln824, i1 %icmp_ln824_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 63 'and' 'and_ln300' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.23ns)   --->   "%icmp_ln824_2 = icmp_eq  i11 %tmp_14, i11 2047"   --->   Operation 64 'icmp' 'icmp_ln824_2' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V)   --->   "%xor_ln311 = xor i1 %icmp_ln824_2, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 65 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V)   --->   "%and_ln311 = and i1 %results_sign_V_1, i1 %xor_ln311" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 66 'and' 'and_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.28ns) (out node of the LUT)   --->   "%results_sign_V = select i1 %and_ln300, i1 %p_Result_21, i1 %and_ln311" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 67 'select' 'results_sign_V' <Predicate = true> <Delay = 1.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.56>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1334 = sext i11 %Ex_V_3"   --->   Operation 68 'sext' 'sext_ln1334' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.46ns)   --->   "%sub_ln1311 = sub i12 0, i12 %sext_ln1334"   --->   Operation 69 'sub' 'sub_ln1311' <Predicate = (isNeg)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.76ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1311, i12 %sext_ln1334"   --->   Operation 70 'select' 'ush' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 71 'sext' 'sh_prom_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_cast_cast_cast"   --->   Operation 72 'zext' 'sh_prom_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node r_V_14)   --->   "%r_V = lshr i63 %Mx_V, i63 %sh_prom_i_i_i_i_cast_cast_cast_cast"   --->   Operation 73 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node r_V_14)   --->   "%r_V_1 = shl i63 %Mx_V, i63 %sh_prom_i_i_i_i_cast_cast_cast_cast"   --->   Operation 74 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (2.90ns) (out node of the LUT)   --->   "%r_V_14 = select i1 %isNeg, i63 %r_V, i63 %r_V_1"   --->   Operation 75 'select' 'r_V_14' <Predicate = true> <Delay = 2.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %r_V_14, i32 56, i32 62"   --->   Operation 76 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%B = trunc i63 %r_V_14"   --->   Operation 77 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %r_V_14, i32 7, i32 55"   --->   Operation 78 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.61ns)   --->   "%sin_basis = xor i1 %cos_basis, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:29]   --->   Operation 79 'xor' 'sin_basis' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %p_Result_6"   --->   Operation 80 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i8 %p_Result_25"   --->   Operation 81 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K1_V_addr = getelementptr i52 %fourth_order_double_sin_cos_K1_V, i64 0, i64 %zext_ln488"   --->   Operation 82 'getelementptr' 'fourth_order_double_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 83 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 8.22>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i49 %B_trunc"   --->   Operation 84 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (8.22ns)   --->   "%r_V_3 = mul i98 %zext_ln1070, i98 %zext_ln1070"   --->   Operation 85 'mul' 'r_V_3' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%B_squared = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %r_V_3, i32 49, i32 97"   --->   Operation 86 'partselect' 'B_squared' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 87 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K2_V_addr = getelementptr i44 %fourth_order_double_sin_cos_K2_V, i64 0, i64 %zext_ln488"   --->   Operation 88 'getelementptr' 'fourth_order_double_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 89 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 9.65>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln662_1 = zext i49 %B_squared"   --->   Operation 90 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (8.22ns)   --->   "%r_V_4 = mul i98 %zext_ln662_1, i98 %zext_ln1070"   --->   Operation 91 'mul' 'r_V_4' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (8.22ns)   --->   "%r_V_6 = mul i98 %zext_ln662_1, i98 %zext_ln662_1"   --->   Operation 92 'mul' 'r_V_6' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K0_V_addr = getelementptr i59 %fourth_order_double_sin_cos_K0_V, i64 0, i64 %zext_ln488"   --->   Operation 93 'getelementptr' 'fourth_order_double_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 94 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i56 %B"   --->   Operation 95 'zext' 'zext_ln1070_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i52 %fourth_order_double_sin_cos_K1_V_load"   --->   Operation 96 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (9.08ns)   --->   "%r_V_8 = mul i108 %zext_ln1070_1, i108 %sext_ln1072"   --->   Operation 97 'mul' 'r_V_8' <Predicate = true> <Delay = 9.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %r_V_8, i32 52, i32 107"   --->   Operation 98 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1070_2 = zext i49 %B_squared"   --->   Operation 99 'zext' 'zext_ln1070_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 100 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1072_1 = sext i44 %fourth_order_double_sin_cos_K2_V_load"   --->   Operation 101 'sext' 'sext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (8.22ns)   --->   "%r_V_9 = mul i93 %zext_ln1070_2, i93 %sext_ln1072_1"   --->   Operation 102 'mul' 'r_V_9' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %r_V_9, i32 45, i32 92"   --->   Operation 103 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %r_V_4, i32 56, i32 97"   --->   Operation 104 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K3_V_addr = getelementptr i33 %fourth_order_double_sin_cos_K3_V, i64 0, i64 %zext_ln488"   --->   Operation 105 'getelementptr' 'fourth_order_double_sin_cos_K3_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 106 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1069_1 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %r_V_6, i32 63, i32 97"   --->   Operation 107 'partselect' 'trunc_ln1069_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K4_V_addr = getelementptr i25 %fourth_order_double_sin_cos_K4_V, i64 0, i64 %zext_ln488"   --->   Operation 108 'getelementptr' 'fourth_order_double_sin_cos_K4_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 109 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 8.78>
ST_9 : Operation 110 [1/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 110 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%t1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %fourth_order_double_sin_cos_K0_V_load, i4 0"   --->   Operation 111 'bitconcatenate' 't1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i42 %trunc_ln1"   --->   Operation 112 'zext' 'zext_ln1069' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 113 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i33 %fourth_order_double_sin_cos_K3_V_load"   --->   Operation 114 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (7.36ns)   --->   "%r_V_10 = mul i75 %zext_ln1069, i75 %zext_ln1072"   --->   Operation 115 'mul' 'r_V_10' <Predicate = true> <Delay = 7.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1069_1 = zext i35 %trunc_ln1069_1"   --->   Operation 116 'zext' 'zext_ln1069_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/2] (1.42ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 117 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i25 %fourth_order_double_sin_cos_K4_V_load"   --->   Operation 118 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (6.64ns)   --->   "%r_V_11 = mul i60 %zext_ln1069_1, i60 %zext_ln1072_1"   --->   Operation 119 'mul' 'r_V_11' <Predicate = true> <Delay = 6.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_4 = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %r_V_11, i32 31, i32 59"   --->   Operation 120 'partselect' 'rhs_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i63 %t1"   --->   Operation 121 'sext' 'sext_ln657' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln657_1 = sext i56 %rhs_1"   --->   Operation 122 'sext' 'sext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_4 = add i64 %sext_ln657, i64 %sext_ln657_1"   --->   Operation 123 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i48 %rhs_2"   --->   Operation 124 'sext' 'sext_ln1146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%ret_V_5 = add i64 %ret_V_4, i64 %sext_ln1146"   --->   Operation 125 'add' 'ret_V_5' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %r_V_10, i32 38, i32 74"   --->   Operation 126 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.23>
ST_10 : Operation 127 [1/1] (0.75ns)   --->   "%Mx_V_2 = select i1 %cos_basis, i63 9223372036854775807, i63 %Mx_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 127 'select' 'Mx_V_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i37 %trunc_ln2"   --->   Operation 128 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i64 %ret_V_5, i64 %zext_ln1146"   --->   Operation 129 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i29 %rhs_4"   --->   Operation 130 'zext' 'zext_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (3.23ns) (root node of TernaryAdder)   --->   "%ret_V = add i64 %ret_V_6, i64 %zext_ln1146_1"   --->   Operation 131 'add' 'ret_V' <Predicate = true> <Delay = 3.23> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 10> <Delay = 9.70>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1069_2 = zext i63 %Mx_V_2"   --->   Operation 132 'zext' 'zext_ln1069_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1072_2 = sext i64 %ret_V"   --->   Operation 133 'sext' 'sext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (9.70ns)   --->   "%r_V_13 = mul i126 %sext_ln1072_2, i126 %zext_ln1069_2"   --->   Operation 134 'mul' 'r_V_13' <Predicate = true> <Delay = 9.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%result_V = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_13, i32 63, i32 125"   --->   Operation 135 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_15_i = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_13, i32 110, i32 125"   --->   Operation 136 'partselect' 'p_Result_15_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_15_1_i = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_13, i32 94, i32 109"   --->   Operation 137 'partselect' 'p_Result_15_1_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_15_2_i = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_13, i32 78, i32 93"   --->   Operation 138 'partselect' 'p_Result_15_2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %r_V_13, i32 63, i32 77"   --->   Operation 139 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.46>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln461)   --->   "%Ex_V_4 = select i1 %cos_basis, i11 0, i11 %Ex_V_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 140 'select' 'Ex_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln461)   --->   "%sext_ln169 = sext i11 %Ex_V_4"   --->   Operation 141 'sext' 'sext_ln169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_3_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_15_i, i16 32768"   --->   Operation 142 'bitconcatenate' 'p_Result_3_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_3_1_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_15_1_i, i16 32768"   --->   Operation 143 'bitconcatenate' 'p_Result_3_1_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_3_2_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_15_2_i, i16 32768"   --->   Operation 144 'bitconcatenate' 'p_Result_3_2_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %p_Result_i, i17 65536"   --->   Operation 145 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_20_i = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %p_Result_3_i, i32 31, i32 0"   --->   Operation 146 'partselect' 'p_Result_20_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_i = cttz i32 @llvm.cttz.i32, i32 %p_Result_20_i, i1 1"   --->   Operation 147 'cttz' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_20_1_i = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %p_Result_3_1_i, i32 31, i32 0"   --->   Operation 148 'partselect' 'p_Result_20_1_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1_i = cttz i32 @llvm.cttz.i32, i32 %p_Result_20_1_i, i1 1"   --->   Operation 149 'cttz' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_20_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %p_Result_3_2_i, i32 31, i32 0"   --->   Operation 150 'partselect' 'p_Result_20_2_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_2_i = cttz i32 @llvm.cttz.i32, i32 %p_Result_20_2_i, i1 1"   --->   Operation 151 'cttz' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_20_3_i = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %p_Result_8, i32 31, i32 0"   --->   Operation 152 'partselect' 'p_Result_20_3_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_3_i = cttz i32 @llvm.cttz.i32, i32 %p_Result_20_3_i, i1 1"   --->   Operation 153 'cttz' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%sh_prom_i_i_0_i = zext i32 %tmp_i"   --->   Operation 154 'zext' 'sh_prom_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (2.90ns)   --->   "%shl_ln1253 = shl i63 %result_V, i63 %sh_prom_i_i_0_i"   --->   Operation 155 'shl' 'shl_ln1253' <Predicate = true> <Delay = 2.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (1.57ns)   --->   "%icmp_ln453 = icmp_eq  i32 %tmp_i, i32 16" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 156 'icmp' 'icmp_ln453' <Predicate = true> <Delay = 1.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (1.63ns)   --->   "%add_ln451 = add i32 %tmp_1_i, i32 16" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 157 'add' 'add_ln451' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%sh_prom_i_i_1_i = zext i32 %tmp_1_i"   --->   Operation 158 'zext' 'sh_prom_i_i_1_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (2.90ns)   --->   "%shl_ln1253_1 = shl i63 %shl_ln1253, i63 %sh_prom_i_i_1_i"   --->   Operation 159 'shl' 'shl_ln1253_1' <Predicate = true> <Delay = 2.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (1.57ns)   --->   "%icmp_ln453_1 = icmp_eq  i32 %tmp_1_i, i32 16" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 160 'icmp' 'icmp_ln453_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.63ns)   --->   "%add_ln451_1 = add i32 %tmp_2_i, i32 %add_ln451" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 161 'add' 'add_ln451_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (1.57ns)   --->   "%icmp_ln453_2 = icmp_eq  i32 %tmp_2_i, i32 16" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 162 'icmp' 'icmp_ln453_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (1.63ns)   --->   "%add_ln451_2 = add i32 %tmp_3_i, i32 %add_ln451_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 163 'add' 'add_ln451_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln453)   --->   "%xor_ln453 = xor i1 %icmp_ln453_1, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 164 'xor' 'xor_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln453 = and i1 %icmp_ln453, i1 %xor_ln453" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 165 'and' 'and_ln453' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln453_2)   --->   "%and_ln453_1 = and i1 %icmp_ln453_1, i1 %icmp_ln453_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 166 'and' 'and_ln453_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln453_2 = and i1 %and_ln453_1, i1 %icmp_ln453" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 167 'and' 'and_ln453_2' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_2)   --->   "%select_ln453 = select i1 %and_ln453_2, i32 %add_ln451_2, i32 %add_ln451" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 168 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_2)   --->   "%or_ln453 = or i1 %and_ln453_2, i1 %and_ln453" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 169 'or' 'or_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln453_1 = select i1 %icmp_ln453, i32 %add_ln451_1, i32 %tmp_i" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 170 'select' 'select_ln453_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln453_2 = select i1 %or_ln453, i32 %select_ln453, i32 %select_ln453_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 171 'select' 'select_ln453_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (1.46ns) (out node of the LUT)   --->   "%add_ln461 = add i12 %sext_ln169, i12 1023" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 172 'add' 'add_ln461' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln461 = sext i12 %add_ln461" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 173 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (1.63ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln461, i32 %select_ln453_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 174 'sub' 'newexp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 175 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (1.69ns)   --->   "%icmp_ln1452 = icmp_eq  i63 %result_V, i63 0"   --->   Operation 176 'icmp' 'icmp_ln1452' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.61ns)   --->   "%or_ln462 = or i1 %tmp_12, i1 %icmp_ln1452" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 177 'or' 'or_ln462' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%trunc_ln255 = trunc i32 %newexp"   --->   Operation 178 'trunc' 'trunc_ln255' <Predicate = (!and_ln300)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln311_1 = select i1 %icmp_ln824_2, i11 2047, i11 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 179 'select' 'select_ln311_1' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%or_ln311 = or i1 %icmp_ln824_2, i1 %or_ln462" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 180 'or' 'or_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln311 = select i1 %or_ln311, i11 %select_ln311_1, i11 %trunc_ln255" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 181 'select' 'select_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.71ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %and_ln300, i11 0, i11 %select_ln311" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 182 'select' 'results_exp_V' <Predicate = true> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.83>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:15]   --->   Operation 183 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:16]   --->   Operation 184 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:17]   --->   Operation 185 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:18]   --->   Operation 186 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:19]   --->   Operation 187 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%sh_prom_i_i_2_i = zext i32 %tmp_2_i"   --->   Operation 188 'zext' 'sh_prom_i_i_2_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (2.90ns)   --->   "%shl_ln1253_2 = shl i63 %shl_ln1253_1, i63 %sh_prom_i_i_2_i"   --->   Operation 189 'shl' 'shl_ln1253_2' <Predicate = true> <Delay = 2.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln462)   --->   "%sh_prom_i_i_3_i = zext i32 %tmp_3_i"   --->   Operation 190 'zext' 'sh_prom_i_i_3_i' <Predicate = (!or_ln462)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln462)   --->   "%shl_ln1253_3 = shl i63 %shl_ln1253_2, i63 %sh_prom_i_i_3_i"   --->   Operation 191 'shl' 'shl_ln1253_3' <Predicate = (!or_ln462)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln462_2)   --->   "%or_ln462_1 = or i1 %or_ln462, i1 %and_ln453_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 192 'or' 'or_ln462_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%or_ln462_2 = or i1 %or_ln462, i1 %icmp_ln453" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 193 'or' 'or_ln462_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln462)   --->   "%tmp_4 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1253_3, i32 10, i32 61"   --->   Operation 194 'partselect' 'tmp_4' <Predicate = (!or_ln462)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (2.90ns) (out node of the LUT)   --->   "%select_ln462 = select i1 %or_ln462, i52 0, i52 %tmp_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 195 'select' 'select_ln462' <Predicate = true> <Delay = 2.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln462_2)   --->   "%tmp_5 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1253_1, i32 10, i32 61"   --->   Operation 196 'partselect' 'tmp_5' <Predicate = (and_ln453)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln462_2)   --->   "%tmp_6 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1253_2, i32 10, i32 61"   --->   Operation 197 'partselect' 'tmp_6' <Predicate = (!and_ln453)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln462_2)   --->   "%select_ln462_1 = select i1 %and_ln453, i52 %tmp_5, i52 %tmp_6" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 198 'select' 'select_ln462_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.67ns) (out node of the LUT)   --->   "%select_ln462_2 = select i1 %or_ln462_1, i52 %select_ln462, i52 %select_ln462_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 199 'select' 'select_ln462_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node significand)   --->   "%tmp_7 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1253, i32 10, i32 61"   --->   Operation 200 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.67ns) (out node of the LUT)   --->   "%significand = select i1 %or_ln462_2, i52 %select_ln462_2, i52 %tmp_7" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462->r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:281]   --->   Operation 201 'select' 'significand' <Predicate = true> <Delay = 0.67> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%and_ln300_1 = and i1 %icmp_ln824, i1 %icmp_ln824_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 202 'and' 'and_ln300_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%xor_ln300 = xor i1 %and_ln300_1, i1 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 203 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_2 = select i1 %xor_ln300, i52 4503599627370495, i52 0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 204 'select' 'select_ln300_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%or_ln300 = or i1 %and_ln300, i1 %icmp_ln824_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 205 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.67ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i52 %select_ln300_2, i52 %significand" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 206 'select' 'results_sig_V' <Predicate = true> <Delay = 0.67> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_V, i11 %results_exp_V, i52 %results_sig_V"   --->   Operation 207 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_27" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 208 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i64 %bitcast_ln521" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 209 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read                             (read          ) [ 00000000000000]
data_V                                (bitcast       ) [ 00000000000000]
p_Result_21                           (bitselect     ) [ 01111100000000]
tmp_14                                (partselect    ) [ 01111100000000]
tmp_15                                (trunc         ) [ 01110000000000]
closepath                             (icmp          ) [ 01111100000000]
add_ln116                             (add           ) [ 00000000000000]
addr                                  (select        ) [ 00000000000000]
p_Result_s                            (partselect    ) [ 00000000000000]
zext_ln662                            (zext          ) [ 00000000000000]
ref_4oPi_table_256_V_addr             (getelementptr ) [ 01100000000000]
trunc_ln628                           (trunc         ) [ 01100000000000]
table_256_V                           (load          ) [ 00000000000000]
zext_ln735                            (zext          ) [ 00000000000000]
r_2                                   (shl           ) [ 00000000000000]
Med_V                                 (partselect    ) [ 01011000000000]
p_Result_22                           (bitconcatenate) [ 00000000000000]
zext_ln1299                           (zext          ) [ 01001000000000]
icmp_ln824_1                          (icmp          ) [ 01001111111111]
ret                                   (mul           ) [ 01000100000000]
Mx_bits_V                             (partselect    ) [ 01000100000000]
k_V                                   (partselect    ) [ 01000100000000]
Ex_V                                  (add           ) [ 00000000000000]
select_ln482                          (select        ) [ 00000000000000]
tmp_10                                (bitselect     ) [ 00000000000000]
Mx_bits_V_1                           (sub           ) [ 00000000000000]
select_ln520                          (select        ) [ 00000000000000]
select_ln832                          (select        ) [ 00000000000000]
Mx_bits_V_3                           (select        ) [ 00000000000000]
p_Result_2                            (partselect    ) [ 00000000000000]
p_Result_23                           (bitconcatenate) [ 00000000000000]
p_Result_4                            (partselect    ) [ 00000000000000]
p_Result_24                           (bitconcatenate) [ 00000000000000]
tmp                                   (cttz          ) [ 00000000000000]
Mx_zeros                              (trunc         ) [ 00000000000000]
zext_ln646                            (zext          ) [ 00000000000000]
zext_ln1253                           (zext          ) [ 00000000000000]
r                                     (shl           ) [ 00000000000000]
Mx_V                                  (partselect    ) [ 01000011111000]
Ex_V_3                                (sub           ) [ 01000011111110]
isNeg                                 (bitselect     ) [ 01000010000000]
cos_basis                             (mux           ) [ 01000011111110]
p_Result_26                           (bitconcatenate) [ 00000000000000]
tmp_s                                 (mux           ) [ 00000000000000]
tmp_1                                 (mux           ) [ 00000000000000]
results_sign_V_1                      (select        ) [ 00000000000000]
icmp_ln824                            (icmp          ) [ 01000011111111]
and_ln300                             (and           ) [ 01000011111111]
icmp_ln824_2                          (icmp          ) [ 01000011111111]
xor_ln311                             (xor           ) [ 00000000000000]
and_ln311                             (and           ) [ 00000000000000]
results_sign_V                        (select        ) [ 01000011111111]
sext_ln1334                           (sext          ) [ 00000000000000]
sub_ln1311                            (sub           ) [ 00000000000000]
ush                                   (select        ) [ 00000000000000]
sh_prom_i_i_i_i_cast_cast_cast        (sext          ) [ 00000000000000]
sh_prom_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 00000000000000]
r_V                                   (lshr          ) [ 00000000000000]
r_V_1                                 (shl           ) [ 00000000000000]
r_V_14                                (select        ) [ 00000000000000]
p_Result_6                            (partselect    ) [ 00000000000000]
B                                     (trunc         ) [ 01000001100000]
B_trunc                               (partselect    ) [ 01000001000000]
sin_basis                             (xor           ) [ 00000000000000]
p_Result_25                           (bitconcatenate) [ 00000000000000]
zext_ln488                            (zext          ) [ 01000001100000]
fourth_order_double_sin_cos_K1_V_addr (getelementptr ) [ 01000001000000]
zext_ln1070                           (zext          ) [ 01000000100000]
r_V_3                                 (mul           ) [ 00000000000000]
B_squared                             (partselect    ) [ 01000000100000]
fourth_order_double_sin_cos_K1_V_load (load          ) [ 01000000100000]
fourth_order_double_sin_cos_K2_V_addr (getelementptr ) [ 01000000100000]
zext_ln662_1                          (zext          ) [ 00000000000000]
r_V_4                                 (mul           ) [ 00000000000000]
r_V_6                                 (mul           ) [ 00000000000000]
fourth_order_double_sin_cos_K0_V_addr (getelementptr ) [ 01000000010000]
zext_ln1070_1                         (zext          ) [ 00000000000000]
sext_ln1072                           (sext          ) [ 00000000000000]
r_V_8                                 (mul           ) [ 00000000000000]
rhs_1                                 (partselect    ) [ 01000000010000]
zext_ln1070_2                         (zext          ) [ 00000000000000]
fourth_order_double_sin_cos_K2_V_load (load          ) [ 00000000000000]
sext_ln1072_1                         (sext          ) [ 00000000000000]
r_V_9                                 (mul           ) [ 00000000000000]
rhs_2                                 (partselect    ) [ 01000000010000]
trunc_ln1                             (partselect    ) [ 01000000010000]
fourth_order_double_sin_cos_K3_V_addr (getelementptr ) [ 01000000010000]
trunc_ln1069_1                        (partselect    ) [ 01000000010000]
fourth_order_double_sin_cos_K4_V_addr (getelementptr ) [ 01000000010000]
fourth_order_double_sin_cos_K0_V_load (load          ) [ 00000000000000]
t1                                    (bitconcatenate) [ 00000000000000]
zext_ln1069                           (zext          ) [ 00000000000000]
fourth_order_double_sin_cos_K3_V_load (load          ) [ 00000000000000]
zext_ln1072                           (zext          ) [ 00000000000000]
r_V_10                                (mul           ) [ 00000000000000]
zext_ln1069_1                         (zext          ) [ 00000000000000]
fourth_order_double_sin_cos_K4_V_load (load          ) [ 00000000000000]
zext_ln1072_1                         (zext          ) [ 00000000000000]
r_V_11                                (mul           ) [ 00000000000000]
rhs_4                                 (partselect    ) [ 01000000001000]
sext_ln657                            (sext          ) [ 00000000000000]
sext_ln657_1                          (sext          ) [ 00000000000000]
ret_V_4                               (add           ) [ 00000000000000]
sext_ln1146                           (sext          ) [ 00000000000000]
ret_V_5                               (add           ) [ 01000000001000]
trunc_ln2                             (partselect    ) [ 01000000001000]
Mx_V_2                                (select        ) [ 01000000000100]
zext_ln1146                           (zext          ) [ 00000000000000]
ret_V_6                               (add           ) [ 00000000000000]
zext_ln1146_1                         (zext          ) [ 00000000000000]
ret_V                                 (add           ) [ 01000000000100]
zext_ln1069_2                         (zext          ) [ 00000000000000]
sext_ln1072_2                         (sext          ) [ 00000000000000]
r_V_13                                (mul           ) [ 00000000000000]
result_V                              (partselect    ) [ 01000000000010]
p_Result_15_i                         (partselect    ) [ 01000000000010]
p_Result_15_1_i                       (partselect    ) [ 01000000000010]
p_Result_15_2_i                       (partselect    ) [ 01000000000010]
p_Result_i                            (partselect    ) [ 01000000000010]
Ex_V_4                                (select        ) [ 00000000000000]
sext_ln169                            (sext          ) [ 00000000000000]
p_Result_3_i                          (bitconcatenate) [ 00000000000000]
p_Result_3_1_i                        (bitconcatenate) [ 00000000000000]
p_Result_3_2_i                        (bitconcatenate) [ 00000000000000]
p_Result_8                            (bitconcatenate) [ 00000000000000]
p_Result_20_i                         (partselect    ) [ 00000000000000]
tmp_i                                 (cttz          ) [ 00000000000000]
p_Result_20_1_i                       (partselect    ) [ 00000000000000]
tmp_1_i                               (cttz          ) [ 00000000000000]
p_Result_20_2_i                       (partselect    ) [ 00000000000000]
tmp_2_i                               (cttz          ) [ 01000000000001]
p_Result_20_3_i                       (partselect    ) [ 00000000000000]
tmp_3_i                               (cttz          ) [ 01000000000001]
sh_prom_i_i_0_i                       (zext          ) [ 00000000000000]
shl_ln1253                            (shl           ) [ 01000000000001]
icmp_ln453                            (icmp          ) [ 01000000000001]
add_ln451                             (add           ) [ 00000000000000]
sh_prom_i_i_1_i                       (zext          ) [ 00000000000000]
shl_ln1253_1                          (shl           ) [ 01000000000001]
icmp_ln453_1                          (icmp          ) [ 00000000000000]
add_ln451_1                           (add           ) [ 00000000000000]
icmp_ln453_2                          (icmp          ) [ 00000000000000]
add_ln451_2                           (add           ) [ 00000000000000]
xor_ln453                             (xor           ) [ 00000000000000]
and_ln453                             (and           ) [ 01000000000001]
and_ln453_1                           (and           ) [ 00000000000000]
and_ln453_2                           (and           ) [ 01000000000001]
select_ln453                          (select        ) [ 00000000000000]
or_ln453                              (or            ) [ 00000000000000]
select_ln453_1                        (select        ) [ 00000000000000]
select_ln453_2                        (select        ) [ 00000000000000]
add_ln461                             (add           ) [ 00000000000000]
sext_ln461                            (sext          ) [ 00000000000000]
newexp                                (sub           ) [ 00000000000000]
tmp_12                                (bitselect     ) [ 00000000000000]
icmp_ln1452                           (icmp          ) [ 00000000000000]
or_ln462                              (or            ) [ 01000000000001]
trunc_ln255                           (trunc         ) [ 00000000000000]
select_ln311_1                        (select        ) [ 00000000000000]
or_ln311                              (or            ) [ 00000000000000]
select_ln311                          (select        ) [ 00000000000000]
results_exp_V                         (select        ) [ 01000000000001]
specmemcore_ln15                      (specmemcore   ) [ 00000000000000]
specmemcore_ln16                      (specmemcore   ) [ 00000000000000]
specmemcore_ln17                      (specmemcore   ) [ 00000000000000]
specmemcore_ln18                      (specmemcore   ) [ 00000000000000]
specmemcore_ln19                      (specmemcore   ) [ 00000000000000]
sh_prom_i_i_2_i                       (zext          ) [ 00000000000000]
shl_ln1253_2                          (shl           ) [ 00000000000000]
sh_prom_i_i_3_i                       (zext          ) [ 00000000000000]
shl_ln1253_3                          (shl           ) [ 00000000000000]
or_ln462_1                            (or            ) [ 00000000000000]
or_ln462_2                            (or            ) [ 00000000000000]
tmp_4                                 (partselect    ) [ 00000000000000]
select_ln462                          (select        ) [ 00000000000000]
tmp_5                                 (partselect    ) [ 00000000000000]
tmp_6                                 (partselect    ) [ 00000000000000]
select_ln462_1                        (select        ) [ 00000000000000]
select_ln462_2                        (select        ) [ 00000000000000]
tmp_7                                 (partselect    ) [ 00000000000000]
significand                           (select        ) [ 00000000000000]
and_ln300_1                           (and           ) [ 00000000000000]
xor_ln300                             (xor           ) [ 00000000000000]
select_ln300_2                        (select        ) [ 00000000000000]
or_ln300                              (or            ) [ 00000000000000]
results_sig_V                         (select        ) [ 00000000000000]
p_Result_27                           (bitconcatenate) [ 00000000000000]
bitcast_ln521                         (bitcast       ) [ 00000000000000]
ret_ln316                             (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i170.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i124.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i170.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i61.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i62"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i2.i62"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i59.i4"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i75.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="t_in_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ref_4oPi_table_256_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="256" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_256_V_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_256_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="fourth_order_double_sin_cos_K1_V_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="52" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K1_V_addr/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K1_V_load/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="fourth_order_double_sin_cos_K2_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="44" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="1"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K2_V_addr/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K2_V_load/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="fourth_order_double_sin_cos_K0_V_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="59" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="2"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K0_V_addr/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="59" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K0_V_load/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="fourth_order_double_sin_cos_K3_V_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="33" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="2"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K3_V_addr/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K3_V_load/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="fourth_order_double_sin_cos_K4_V_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="25" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="2"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K4_V_addr/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K4_V_load/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="data_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Result_21_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_14_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_15_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="closepath_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln116_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="addr_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="11" slack="0"/>
<pin id="335" dir="0" index="2" bw="11" slack="0"/>
<pin id="336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Result_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="0" index="3" bw="5" slack="0"/>
<pin id="345" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln662_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln628_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln735_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="1"/>
<pin id="361" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln735/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="r_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="256" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_2/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="Med_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="170" slack="0"/>
<pin id="370" dir="0" index="1" bw="256" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="0" index="3" bw="9" slack="0"/>
<pin id="373" dir="1" index="4" bw="170" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Result_22_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="53" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="52" slack="2"/>
<pin id="382" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_22/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln1299_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="53" slack="0"/>
<pin id="387" dir="1" index="1" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1299/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="170" slack="1"/>
<pin id="391" dir="0" index="1" bw="53" slack="0"/>
<pin id="392" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln824_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="52" slack="2"/>
<pin id="396" dir="0" index="1" bw="52" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_1/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="Mx_bits_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="124" slack="0"/>
<pin id="401" dir="0" index="1" bw="170" slack="0"/>
<pin id="402" dir="0" index="2" bw="7" slack="0"/>
<pin id="403" dir="0" index="3" bw="9" slack="0"/>
<pin id="404" dir="1" index="4" bw="124" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="k_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="170" slack="0"/>
<pin id="412" dir="0" index="2" bw="9" slack="0"/>
<pin id="413" dir="0" index="3" bw="9" slack="0"/>
<pin id="414" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="Ex_V_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="4"/>
<pin id="421" dir="0" index="1" bw="11" slack="0"/>
<pin id="422" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln482_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="4"/>
<pin id="426" dir="0" index="1" bw="11" slack="0"/>
<pin id="427" dir="0" index="2" bw="11" slack="0"/>
<pin id="428" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_10_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="170" slack="1"/>
<pin id="434" dir="0" index="2" bw="9" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="Mx_bits_V_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="124" slack="1"/>
<pin id="441" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln520_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="124" slack="0"/>
<pin id="446" dir="0" index="2" bw="124" slack="1"/>
<pin id="447" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln520/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln832_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="4"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="0" index="2" bw="3" slack="1"/>
<pin id="454" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln832/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="Mx_bits_V_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="4"/>
<pin id="458" dir="0" index="1" bw="124" slack="1"/>
<pin id="459" dir="0" index="2" bw="124" slack="0"/>
<pin id="460" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="61" slack="0"/>
<pin id="464" dir="0" index="1" bw="124" slack="0"/>
<pin id="465" dir="0" index="2" bw="7" slack="0"/>
<pin id="466" dir="0" index="3" bw="8" slack="0"/>
<pin id="467" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_23_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="62" slack="0"/>
<pin id="474" dir="0" index="1" bw="61" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_23/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Result_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="62" slack="0"/>
<pin id="482" dir="0" index="1" bw="62" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="0" index="3" bw="1" slack="0"/>
<pin id="485" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_24_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="62" slack="0"/>
<pin id="494" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_24/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="Mx_zeros_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln646_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="0"/>
<pin id="512" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln646/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln1253_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="r_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="124" slack="0"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="Mx_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="63" slack="0"/>
<pin id="526" dir="0" index="1" bw="124" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="0"/>
<pin id="528" dir="0" index="3" bw="8" slack="0"/>
<pin id="529" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="Ex_V_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="0" index="1" bw="7" slack="0"/>
<pin id="537" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="isNeg_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="0"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="cos_basis_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="0" index="3" bw="1" slack="0"/>
<pin id="553" dir="0" index="4" bw="1" slack="0"/>
<pin id="554" dir="0" index="5" bw="1" slack="0"/>
<pin id="555" dir="0" index="6" bw="1" slack="0"/>
<pin id="556" dir="0" index="7" bw="1" slack="0"/>
<pin id="557" dir="0" index="8" bw="1" slack="0"/>
<pin id="558" dir="0" index="9" bw="3" slack="0"/>
<pin id="559" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="cos_basis/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_26_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="4"/>
<pin id="573" dir="0" index="2" bw="3" slack="0"/>
<pin id="574" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_s_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="0" index="3" bw="1" slack="0"/>
<pin id="582" dir="0" index="4" bw="1" slack="0"/>
<pin id="583" dir="0" index="5" bw="1" slack="0"/>
<pin id="584" dir="0" index="6" bw="1" slack="0"/>
<pin id="585" dir="0" index="7" bw="1" slack="0"/>
<pin id="586" dir="0" index="8" bw="1" slack="0"/>
<pin id="587" dir="0" index="9" bw="1" slack="0"/>
<pin id="588" dir="0" index="10" bw="1" slack="0"/>
<pin id="589" dir="0" index="11" bw="1" slack="0"/>
<pin id="590" dir="0" index="12" bw="1" slack="0"/>
<pin id="591" dir="0" index="13" bw="1" slack="0"/>
<pin id="592" dir="0" index="14" bw="1" slack="0"/>
<pin id="593" dir="0" index="15" bw="1" slack="0"/>
<pin id="594" dir="0" index="16" bw="1" slack="0"/>
<pin id="595" dir="0" index="17" bw="4" slack="0"/>
<pin id="596" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="0" index="3" bw="1" slack="0"/>
<pin id="620" dir="0" index="4" bw="1" slack="0"/>
<pin id="621" dir="0" index="5" bw="1" slack="0"/>
<pin id="622" dir="0" index="6" bw="1" slack="0"/>
<pin id="623" dir="0" index="7" bw="1" slack="0"/>
<pin id="624" dir="0" index="8" bw="1" slack="0"/>
<pin id="625" dir="0" index="9" bw="1" slack="0"/>
<pin id="626" dir="0" index="10" bw="1" slack="0"/>
<pin id="627" dir="0" index="11" bw="1" slack="0"/>
<pin id="628" dir="0" index="12" bw="1" slack="0"/>
<pin id="629" dir="0" index="13" bw="1" slack="0"/>
<pin id="630" dir="0" index="14" bw="1" slack="0"/>
<pin id="631" dir="0" index="15" bw="1" slack="0"/>
<pin id="632" dir="0" index="16" bw="1" slack="0"/>
<pin id="633" dir="0" index="17" bw="4" slack="0"/>
<pin id="634" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="results_sign_V_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V_1/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln824_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="11" slack="4"/>
<pin id="663" dir="0" index="1" bw="11" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="and_ln300_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="2"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln824_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="4"/>
<pin id="673" dir="0" index="1" bw="11" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_2/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="xor_ln311_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="and_ln311_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln311/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="results_sign_V_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="4"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln1334_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="1"/>
<pin id="697" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1334/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sub_ln1311_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="11" slack="0"/>
<pin id="701" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="ush_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="1"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="0" index="2" bw="12" slack="0"/>
<pin id="708" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sh_prom_i_i_i_i_cast_cast_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_cast_cast_cast/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sh_prom_i_i_i_i_cast_cast_cast_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="0"/>
<pin id="717" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_cast_cast_cast_cast/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="r_V_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="63" slack="1"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="r_V_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="63" slack="1"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="r_V_14_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="63" slack="0"/>
<pin id="732" dir="0" index="2" bw="63" slack="0"/>
<pin id="733" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_14/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_Result_6_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="7" slack="0"/>
<pin id="738" dir="0" index="1" bw="63" slack="0"/>
<pin id="739" dir="0" index="2" bw="7" slack="0"/>
<pin id="740" dir="0" index="3" bw="7" slack="0"/>
<pin id="741" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="B_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="63" slack="0"/>
<pin id="748" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="B_trunc_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="49" slack="0"/>
<pin id="752" dir="0" index="1" bw="63" slack="0"/>
<pin id="753" dir="0" index="2" bw="4" slack="0"/>
<pin id="754" dir="0" index="3" bw="7" slack="0"/>
<pin id="755" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sin_basis_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_Result_25_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="0" index="2" bw="7" slack="0"/>
<pin id="769" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln488_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln1070_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="49" slack="1"/>
<pin id="780" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/7 "/>
</bind>
</comp>

<comp id="781" class="1004" name="r_V_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="49" slack="0"/>
<pin id="783" dir="0" index="1" bw="49" slack="0"/>
<pin id="784" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/7 "/>
</bind>
</comp>

<comp id="787" class="1004" name="B_squared_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="49" slack="0"/>
<pin id="789" dir="0" index="1" bw="98" slack="0"/>
<pin id="790" dir="0" index="2" bw="7" slack="0"/>
<pin id="791" dir="0" index="3" bw="8" slack="0"/>
<pin id="792" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared/7 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln662_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="49" slack="1"/>
<pin id="799" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="r_V_4_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="49" slack="0"/>
<pin id="802" dir="0" index="1" bw="49" slack="1"/>
<pin id="803" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="r_V_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="49" slack="0"/>
<pin id="807" dir="0" index="1" bw="49" slack="0"/>
<pin id="808" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln1070_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="56" slack="2"/>
<pin id="813" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_1/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln1072_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="52" slack="1"/>
<pin id="816" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="r_V_8_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="56" slack="0"/>
<pin id="819" dir="0" index="1" bw="52" slack="0"/>
<pin id="820" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="rhs_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="56" slack="0"/>
<pin id="825" dir="0" index="1" bw="108" slack="0"/>
<pin id="826" dir="0" index="2" bw="7" slack="0"/>
<pin id="827" dir="0" index="3" bw="8" slack="0"/>
<pin id="828" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln1070_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="49" slack="1"/>
<pin id="835" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_2/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sext_ln1072_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="44" slack="0"/>
<pin id="838" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072_1/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_9_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="49" slack="0"/>
<pin id="842" dir="0" index="1" bw="44" slack="0"/>
<pin id="843" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="rhs_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="48" slack="0"/>
<pin id="848" dir="0" index="1" bw="93" slack="0"/>
<pin id="849" dir="0" index="2" bw="7" slack="0"/>
<pin id="850" dir="0" index="3" bw="8" slack="0"/>
<pin id="851" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/8 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="42" slack="0"/>
<pin id="858" dir="0" index="1" bw="98" slack="0"/>
<pin id="859" dir="0" index="2" bw="7" slack="0"/>
<pin id="860" dir="0" index="3" bw="8" slack="0"/>
<pin id="861" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln1069_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="35" slack="0"/>
<pin id="868" dir="0" index="1" bw="98" slack="0"/>
<pin id="869" dir="0" index="2" bw="7" slack="0"/>
<pin id="870" dir="0" index="3" bw="8" slack="0"/>
<pin id="871" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1069_1/8 "/>
</bind>
</comp>

<comp id="876" class="1004" name="t1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="63" slack="0"/>
<pin id="878" dir="0" index="1" bw="59" slack="0"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t1/9 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln1069_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="42" slack="1"/>
<pin id="886" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069/9 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln1072_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="33" slack="0"/>
<pin id="889" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/9 "/>
</bind>
</comp>

<comp id="891" class="1004" name="r_V_10_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="42" slack="0"/>
<pin id="893" dir="0" index="1" bw="33" slack="0"/>
<pin id="894" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/9 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln1069_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="35" slack="1"/>
<pin id="899" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069_1/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln1072_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="25" slack="0"/>
<pin id="902" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/9 "/>
</bind>
</comp>

<comp id="904" class="1004" name="r_V_11_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="35" slack="0"/>
<pin id="906" dir="0" index="1" bw="25" slack="0"/>
<pin id="907" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/9 "/>
</bind>
</comp>

<comp id="910" class="1004" name="rhs_4_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="29" slack="0"/>
<pin id="912" dir="0" index="1" bw="60" slack="0"/>
<pin id="913" dir="0" index="2" bw="6" slack="0"/>
<pin id="914" dir="0" index="3" bw="7" slack="0"/>
<pin id="915" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_4/9 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sext_ln657_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="63" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/9 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln657_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="56" slack="1"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657_1/9 "/>
</bind>
</comp>

<comp id="927" class="1004" name="ret_V_4_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="63" slack="0"/>
<pin id="929" dir="0" index="1" bw="56" slack="0"/>
<pin id="930" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/9 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln1146_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="48" slack="1"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/9 "/>
</bind>
</comp>

<comp id="936" class="1004" name="ret_V_5_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="0"/>
<pin id="938" dir="0" index="1" bw="48" slack="0"/>
<pin id="939" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/9 "/>
</bind>
</comp>

<comp id="942" class="1004" name="trunc_ln2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="37" slack="0"/>
<pin id="944" dir="0" index="1" bw="75" slack="0"/>
<pin id="945" dir="0" index="2" bw="7" slack="0"/>
<pin id="946" dir="0" index="3" bw="8" slack="0"/>
<pin id="947" dir="1" index="4" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/9 "/>
</bind>
</comp>

<comp id="952" class="1004" name="Mx_V_2_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="5"/>
<pin id="954" dir="0" index="1" bw="63" slack="0"/>
<pin id="955" dir="0" index="2" bw="63" slack="5"/>
<pin id="956" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_2/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln1146_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="37" slack="1"/>
<pin id="960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/10 "/>
</bind>
</comp>

<comp id="961" class="1004" name="ret_V_6_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="64" slack="1"/>
<pin id="963" dir="0" index="1" bw="37" slack="0"/>
<pin id="964" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/10 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln1146_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="29" slack="1"/>
<pin id="968" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_1/10 "/>
</bind>
</comp>

<comp id="969" class="1004" name="ret_V_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="64" slack="0"/>
<pin id="971" dir="0" index="1" bw="29" slack="0"/>
<pin id="972" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln1069_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="63" slack="1"/>
<pin id="977" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069_2/11 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sext_ln1072_2_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="1"/>
<pin id="980" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1072_2/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="r_V_13_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="0"/>
<pin id="983" dir="0" index="1" bw="63" slack="0"/>
<pin id="984" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/11 "/>
</bind>
</comp>

<comp id="987" class="1004" name="result_V_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="63" slack="0"/>
<pin id="989" dir="0" index="1" bw="126" slack="0"/>
<pin id="990" dir="0" index="2" bw="7" slack="0"/>
<pin id="991" dir="0" index="3" bw="8" slack="0"/>
<pin id="992" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/11 "/>
</bind>
</comp>

<comp id="997" class="1004" name="p_Result_15_i_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="0"/>
<pin id="999" dir="0" index="1" bw="126" slack="0"/>
<pin id="1000" dir="0" index="2" bw="8" slack="0"/>
<pin id="1001" dir="0" index="3" bw="8" slack="0"/>
<pin id="1002" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_i/11 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="p_Result_15_1_i_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="0"/>
<pin id="1009" dir="0" index="1" bw="126" slack="0"/>
<pin id="1010" dir="0" index="2" bw="8" slack="0"/>
<pin id="1011" dir="0" index="3" bw="8" slack="0"/>
<pin id="1012" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_1_i/11 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_Result_15_2_i_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="0"/>
<pin id="1019" dir="0" index="1" bw="126" slack="0"/>
<pin id="1020" dir="0" index="2" bw="8" slack="0"/>
<pin id="1021" dir="0" index="3" bw="8" slack="0"/>
<pin id="1022" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_2_i/11 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="p_Result_i_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="15" slack="0"/>
<pin id="1029" dir="0" index="1" bw="126" slack="0"/>
<pin id="1030" dir="0" index="2" bw="7" slack="0"/>
<pin id="1031" dir="0" index="3" bw="8" slack="0"/>
<pin id="1032" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="Ex_V_4_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="7"/>
<pin id="1039" dir="0" index="1" bw="11" slack="0"/>
<pin id="1040" dir="0" index="2" bw="11" slack="7"/>
<pin id="1041" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln169_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="11" slack="0"/>
<pin id="1045" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln169/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="p_Result_3_i_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="0" index="1" bw="16" slack="1"/>
<pin id="1050" dir="0" index="2" bw="16" slack="0"/>
<pin id="1051" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_i/12 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="p_Result_3_1_i_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="0"/>
<pin id="1056" dir="0" index="1" bw="16" slack="1"/>
<pin id="1057" dir="0" index="2" bw="16" slack="0"/>
<pin id="1058" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_1_i/12 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="p_Result_3_2_i_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="0" index="1" bw="16" slack="1"/>
<pin id="1064" dir="0" index="2" bw="16" slack="0"/>
<pin id="1065" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_2_i/12 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="p_Result_8_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="0"/>
<pin id="1070" dir="0" index="1" bw="15" slack="1"/>
<pin id="1071" dir="0" index="2" bw="17" slack="0"/>
<pin id="1072" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/12 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="p_Result_20_i_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="32" slack="0"/>
<pin id="1078" dir="0" index="2" bw="6" slack="0"/>
<pin id="1079" dir="0" index="3" bw="1" slack="0"/>
<pin id="1080" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_i/12 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_i_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="32" slack="0"/>
<pin id="1088" dir="0" index="2" bw="1" slack="0"/>
<pin id="1089" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_i/12 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="p_Result_20_1_i_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="0"/>
<pin id="1095" dir="0" index="1" bw="32" slack="0"/>
<pin id="1096" dir="0" index="2" bw="6" slack="0"/>
<pin id="1097" dir="0" index="3" bw="1" slack="0"/>
<pin id="1098" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_1_i/12 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_1_i_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="0"/>
<pin id="1105" dir="0" index="1" bw="32" slack="0"/>
<pin id="1106" dir="0" index="2" bw="1" slack="0"/>
<pin id="1107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_1_i/12 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_Result_20_2_i_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="0"/>
<pin id="1113" dir="0" index="1" bw="32" slack="0"/>
<pin id="1114" dir="0" index="2" bw="6" slack="0"/>
<pin id="1115" dir="0" index="3" bw="1" slack="0"/>
<pin id="1116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_2_i/12 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_2_i_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="32" slack="0"/>
<pin id="1124" dir="0" index="2" bw="1" slack="0"/>
<pin id="1125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_2_i/12 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="p_Result_20_3_i_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="0"/>
<pin id="1131" dir="0" index="1" bw="32" slack="0"/>
<pin id="1132" dir="0" index="2" bw="6" slack="0"/>
<pin id="1133" dir="0" index="3" bw="1" slack="0"/>
<pin id="1134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_20_3_i/12 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_3_i_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="32" slack="0"/>
<pin id="1142" dir="0" index="2" bw="1" slack="0"/>
<pin id="1143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_3_i/12 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sh_prom_i_i_0_i_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="0"/>
<pin id="1149" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_0_i/12 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="shl_ln1253_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="63" slack="1"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253/12 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="icmp_ln453_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="0" index="1" bw="32" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/12 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="add_ln451_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="0" index="1" bw="6" slack="0"/>
<pin id="1165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451/12 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sh_prom_i_i_1_i_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_1_i/12 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="shl_ln1253_1_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="63" slack="0"/>
<pin id="1174" dir="0" index="1" bw="32" slack="0"/>
<pin id="1175" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253_1/12 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="icmp_ln453_1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="0"/>
<pin id="1180" dir="0" index="1" bw="32" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453_1/12 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="add_ln451_1_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_1/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="icmp_ln453_2_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="0" index="1" bw="32" slack="0"/>
<pin id="1193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453_2/12 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="add_ln451_2_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="0"/>
<pin id="1199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_2/12 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="xor_ln453_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln453/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="and_ln453_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453/12 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="and_ln453_1_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="1" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453_1/12 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="and_ln453_2_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453_2/12 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="select_ln453_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="0"/>
<pin id="1228" dir="0" index="1" bw="32" slack="0"/>
<pin id="1229" dir="0" index="2" bw="32" slack="0"/>
<pin id="1230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/12 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="or_ln453_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="0"/>
<pin id="1236" dir="0" index="1" bw="1" slack="0"/>
<pin id="1237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453/12 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="select_ln453_1_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="32" slack="0"/>
<pin id="1243" dir="0" index="2" bw="32" slack="0"/>
<pin id="1244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_1/12 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="select_ln453_2_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="32" slack="0"/>
<pin id="1251" dir="0" index="2" bw="32" slack="0"/>
<pin id="1252" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_2/12 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln461_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="11" slack="0"/>
<pin id="1258" dir="0" index="1" bw="11" slack="0"/>
<pin id="1259" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461/12 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="sext_ln461_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="12" slack="0"/>
<pin id="1264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln461/12 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="newexp_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="12" slack="0"/>
<pin id="1268" dir="0" index="1" bw="32" slack="0"/>
<pin id="1269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/12 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_12_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="0"/>
<pin id="1274" dir="0" index="1" bw="32" slack="0"/>
<pin id="1275" dir="0" index="2" bw="6" slack="0"/>
<pin id="1276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="icmp_ln1452_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="63" slack="1"/>
<pin id="1282" dir="0" index="1" bw="63" slack="0"/>
<pin id="1283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1452/12 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="or_ln462_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462/12 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="trunc_ln255_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="0"/>
<pin id="1293" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln255/12 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="select_ln311_1_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="7"/>
<pin id="1297" dir="0" index="1" bw="11" slack="0"/>
<pin id="1298" dir="0" index="2" bw="11" slack="0"/>
<pin id="1299" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311_1/12 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="or_ln311_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="7"/>
<pin id="1304" dir="0" index="1" bw="1" slack="0"/>
<pin id="1305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln311/12 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="select_ln311_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="11" slack="0"/>
<pin id="1310" dir="0" index="2" bw="11" slack="0"/>
<pin id="1311" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/12 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="results_exp_V_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="7"/>
<pin id="1317" dir="0" index="1" bw="11" slack="0"/>
<pin id="1318" dir="0" index="2" bw="11" slack="0"/>
<pin id="1319" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/12 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="sh_prom_i_i_2_i_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_2_i/13 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="shl_ln1253_2_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="63" slack="1"/>
<pin id="1327" dir="0" index="1" bw="32" slack="0"/>
<pin id="1328" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253_2/13 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="sh_prom_i_i_3_i_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="1"/>
<pin id="1332" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_3_i/13 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="shl_ln1253_3_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="63" slack="0"/>
<pin id="1335" dir="0" index="1" bw="32" slack="0"/>
<pin id="1336" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253_3/13 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="or_ln462_1_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="0" index="1" bw="1" slack="1"/>
<pin id="1342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462_1/13 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="or_ln462_2_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="0" index="1" bw="1" slack="1"/>
<pin id="1346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462_2/13 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_4_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="52" slack="0"/>
<pin id="1349" dir="0" index="1" bw="63" slack="0"/>
<pin id="1350" dir="0" index="2" bw="5" slack="0"/>
<pin id="1351" dir="0" index="3" bw="7" slack="0"/>
<pin id="1352" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="select_ln462_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="0" index="1" bw="52" slack="0"/>
<pin id="1360" dir="0" index="2" bw="52" slack="0"/>
<pin id="1361" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln462/13 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="tmp_5_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="52" slack="0"/>
<pin id="1366" dir="0" index="1" bw="63" slack="1"/>
<pin id="1367" dir="0" index="2" bw="5" slack="0"/>
<pin id="1368" dir="0" index="3" bw="7" slack="0"/>
<pin id="1369" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="tmp_6_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="52" slack="0"/>
<pin id="1375" dir="0" index="1" bw="63" slack="0"/>
<pin id="1376" dir="0" index="2" bw="5" slack="0"/>
<pin id="1377" dir="0" index="3" bw="7" slack="0"/>
<pin id="1378" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="select_ln462_1_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="0" index="1" bw="52" slack="0"/>
<pin id="1386" dir="0" index="2" bw="52" slack="0"/>
<pin id="1387" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln462_1/13 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="select_ln462_2_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="0"/>
<pin id="1392" dir="0" index="1" bw="52" slack="0"/>
<pin id="1393" dir="0" index="2" bw="52" slack="0"/>
<pin id="1394" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln462_2/13 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="tmp_7_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="52" slack="0"/>
<pin id="1400" dir="0" index="1" bw="63" slack="1"/>
<pin id="1401" dir="0" index="2" bw="5" slack="0"/>
<pin id="1402" dir="0" index="3" bw="7" slack="0"/>
<pin id="1403" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="significand_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="0"/>
<pin id="1409" dir="0" index="1" bw="52" slack="0"/>
<pin id="1410" dir="0" index="2" bw="52" slack="0"/>
<pin id="1411" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand/13 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="and_ln300_1_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="8"/>
<pin id="1417" dir="0" index="1" bw="1" slack="10"/>
<pin id="1418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_1/13 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="xor_ln300_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1421" dir="0" index="1" bw="1" slack="0"/>
<pin id="1422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/13 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="select_ln300_2_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="0"/>
<pin id="1427" dir="0" index="1" bw="52" slack="0"/>
<pin id="1428" dir="0" index="2" bw="52" slack="0"/>
<pin id="1429" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_2/13 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="or_ln300_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="8"/>
<pin id="1435" dir="0" index="1" bw="1" slack="8"/>
<pin id="1436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/13 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="results_sig_V_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="0"/>
<pin id="1439" dir="0" index="1" bw="52" slack="0"/>
<pin id="1440" dir="0" index="2" bw="52" slack="0"/>
<pin id="1441" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/13 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="p_Result_27_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="64" slack="0"/>
<pin id="1447" dir="0" index="1" bw="1" slack="8"/>
<pin id="1448" dir="0" index="2" bw="11" slack="1"/>
<pin id="1449" dir="0" index="3" bw="52" slack="0"/>
<pin id="1450" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/13 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="bitcast_ln521_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="64" slack="0"/>
<pin id="1455" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/13 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="p_Result_21_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="4"/>
<pin id="1459" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_21 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="tmp_14_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="11" slack="4"/>
<pin id="1465" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_15_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="52" slack="2"/>
<pin id="1472" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="closepath_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="3"/>
<pin id="1478" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1483" class="1005" name="ref_4oPi_table_256_V_addr_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="4" slack="1"/>
<pin id="1485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_256_V_addr "/>
</bind>
</comp>

<comp id="1488" class="1005" name="trunc_ln628_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="7" slack="1"/>
<pin id="1490" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="Med_V_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="170" slack="1"/>
<pin id="1495" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1498" class="1005" name="zext_ln1299_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="170" slack="1"/>
<pin id="1500" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1299 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="icmp_ln824_1_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="2"/>
<pin id="1505" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln824_1 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="ret_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="170" slack="1"/>
<pin id="1511" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="1514" class="1005" name="Mx_bits_V_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="124" slack="1"/>
<pin id="1516" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V "/>
</bind>
</comp>

<comp id="1521" class="1005" name="k_V_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="3" slack="1"/>
<pin id="1523" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1526" class="1005" name="Mx_V_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="63" slack="1"/>
<pin id="1528" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1533" class="1005" name="Ex_V_3_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="11" slack="1"/>
<pin id="1535" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="isNeg_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="1"/>
<pin id="1541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1545" class="1005" name="cos_basis_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="1"/>
<pin id="1547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1552" class="1005" name="icmp_ln824_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="1" slack="8"/>
<pin id="1554" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln824 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="and_ln300_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="7"/>
<pin id="1559" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="and_ln300 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="icmp_ln824_2_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="7"/>
<pin id="1565" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln824_2 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="results_sign_V_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="8"/>
<pin id="1572" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="results_sign_V "/>
</bind>
</comp>

<comp id="1575" class="1005" name="B_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="56" slack="2"/>
<pin id="1577" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="1580" class="1005" name="B_trunc_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="49" slack="1"/>
<pin id="1582" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="1585" class="1005" name="zext_ln488_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="64" slack="1"/>
<pin id="1587" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln488 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="fourth_order_double_sin_cos_K1_V_addr_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="8" slack="1"/>
<pin id="1595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1598" class="1005" name="zext_ln1070_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="98" slack="1"/>
<pin id="1600" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="B_squared_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="49" slack="1"/>
<pin id="1605" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_squared "/>
</bind>
</comp>

<comp id="1609" class="1005" name="fourth_order_double_sin_cos_K1_V_load_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="52" slack="1"/>
<pin id="1611" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1614" class="1005" name="fourth_order_double_sin_cos_K2_V_addr_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="8" slack="1"/>
<pin id="1616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1619" class="1005" name="fourth_order_double_sin_cos_K0_V_addr_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="8" slack="1"/>
<pin id="1621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1624" class="1005" name="rhs_1_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="56" slack="1"/>
<pin id="1626" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="rhs_2_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="48" slack="1"/>
<pin id="1631" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="trunc_ln1_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="42" slack="1"/>
<pin id="1636" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="fourth_order_double_sin_cos_K3_V_addr_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="8" slack="1"/>
<pin id="1641" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_addr "/>
</bind>
</comp>

<comp id="1644" class="1005" name="trunc_ln1069_1_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="35" slack="1"/>
<pin id="1646" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1069_1 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="fourth_order_double_sin_cos_K4_V_addr_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="8" slack="1"/>
<pin id="1651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_addr "/>
</bind>
</comp>

<comp id="1654" class="1005" name="rhs_4_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="29" slack="1"/>
<pin id="1656" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_4 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="ret_V_5_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="64" slack="1"/>
<pin id="1661" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="trunc_ln2_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="37" slack="1"/>
<pin id="1666" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="Mx_V_2_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="63" slack="1"/>
<pin id="1671" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_2 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="ret_V_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="64" slack="1"/>
<pin id="1676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1679" class="1005" name="result_V_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="63" slack="1"/>
<pin id="1681" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1685" class="1005" name="p_Result_15_i_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="16" slack="1"/>
<pin id="1687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15_i "/>
</bind>
</comp>

<comp id="1690" class="1005" name="p_Result_15_1_i_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="16" slack="1"/>
<pin id="1692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15_1_i "/>
</bind>
</comp>

<comp id="1695" class="1005" name="p_Result_15_2_i_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="16" slack="1"/>
<pin id="1697" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15_2_i "/>
</bind>
</comp>

<comp id="1700" class="1005" name="p_Result_i_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="15" slack="1"/>
<pin id="1702" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="1705" class="1005" name="tmp_2_i_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="32" slack="1"/>
<pin id="1707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="1710" class="1005" name="tmp_3_i_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="1"/>
<pin id="1712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="1715" class="1005" name="shl_ln1253_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="63" slack="1"/>
<pin id="1717" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1253 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="icmp_ln453_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="1"/>
<pin id="1722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="shl_ln1253_1_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="63" slack="1"/>
<pin id="1727" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1253_1 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="and_ln453_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="1" slack="1"/>
<pin id="1733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln453 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="and_ln453_2_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="1"/>
<pin id="1738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln453_2 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="or_ln462_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="1" slack="1"/>
<pin id="1743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln462 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="results_exp_V_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="11" slack="1"/>
<pin id="1750" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="results_exp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="214"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="210" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="294" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="294" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="306" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="306" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="320" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="326" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="332" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="340" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="358"><net_src comp="332" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="223" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="389" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="389" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="62" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="423"><net_src comp="64" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="68" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="431" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="443" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="18" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="76" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="462" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="472" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="84" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="495"><net_src comp="86" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="88" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="480" pin="4"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="90" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="490" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="506" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="456" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="92" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="82" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="538"><net_src comp="424" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="510" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="94" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="36" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="560"><net_src comp="96" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="561"><net_src comp="98" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="562"><net_src comp="48" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="564"><net_src comp="98" pin="0"/><net_sink comp="548" pin=4"/></net>

<net id="565"><net_src comp="98" pin="0"/><net_sink comp="548" pin=5"/></net>

<net id="566"><net_src comp="48" pin="0"/><net_sink comp="548" pin=6"/></net>

<net id="567"><net_src comp="48" pin="0"/><net_sink comp="548" pin=7"/></net>

<net id="568"><net_src comp="98" pin="0"/><net_sink comp="548" pin=8"/></net>

<net id="569"><net_src comp="450" pin="3"/><net_sink comp="548" pin=9"/></net>

<net id="575"><net_src comp="100" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="450" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="597"><net_src comp="102" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="598"><net_src comp="98" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="599"><net_src comp="98" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="600"><net_src comp="98" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="601"><net_src comp="48" pin="0"/><net_sink comp="577" pin=4"/></net>

<net id="602"><net_src comp="48" pin="0"/><net_sink comp="577" pin=5"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="577" pin=6"/></net>

<net id="604"><net_src comp="48" pin="0"/><net_sink comp="577" pin=7"/></net>

<net id="605"><net_src comp="98" pin="0"/><net_sink comp="577" pin=8"/></net>

<net id="606"><net_src comp="98" pin="0"/><net_sink comp="577" pin=9"/></net>

<net id="607"><net_src comp="48" pin="0"/><net_sink comp="577" pin=10"/></net>

<net id="608"><net_src comp="48" pin="0"/><net_sink comp="577" pin=11"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="577" pin=12"/></net>

<net id="610"><net_src comp="48" pin="0"/><net_sink comp="577" pin=13"/></net>

<net id="611"><net_src comp="98" pin="0"/><net_sink comp="577" pin=14"/></net>

<net id="612"><net_src comp="98" pin="0"/><net_sink comp="577" pin=15"/></net>

<net id="613"><net_src comp="98" pin="0"/><net_sink comp="577" pin=16"/></net>

<net id="614"><net_src comp="570" pin="3"/><net_sink comp="577" pin=17"/></net>

<net id="635"><net_src comp="102" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="636"><net_src comp="98" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="637"><net_src comp="98" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="638"><net_src comp="48" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="639"><net_src comp="98" pin="0"/><net_sink comp="615" pin=4"/></net>

<net id="640"><net_src comp="48" pin="0"/><net_sink comp="615" pin=5"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="615" pin=6"/></net>

<net id="642"><net_src comp="98" pin="0"/><net_sink comp="615" pin=7"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="615" pin=8"/></net>

<net id="644"><net_src comp="48" pin="0"/><net_sink comp="615" pin=9"/></net>

<net id="645"><net_src comp="98" pin="0"/><net_sink comp="615" pin=10"/></net>

<net id="646"><net_src comp="48" pin="0"/><net_sink comp="615" pin=11"/></net>

<net id="647"><net_src comp="48" pin="0"/><net_sink comp="615" pin=12"/></net>

<net id="648"><net_src comp="98" pin="0"/><net_sink comp="615" pin=13"/></net>

<net id="649"><net_src comp="48" pin="0"/><net_sink comp="615" pin=14"/></net>

<net id="650"><net_src comp="98" pin="0"/><net_sink comp="615" pin=15"/></net>

<net id="651"><net_src comp="98" pin="0"/><net_sink comp="615" pin=16"/></net>

<net id="652"><net_src comp="570" pin="3"/><net_sink comp="615" pin=17"/></net>

<net id="658"><net_src comp="548" pin="10"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="577" pin="18"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="615" pin="18"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="66" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="104" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="48" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="653" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="666" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="682" pin="2"/><net_sink comp="688" pin=2"/></net>

<net id="702"><net_src comp="106" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="695" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="714"><net_src comp="704" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="715" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="719" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="724" pin="2"/><net_sink comp="729" pin=2"/></net>

<net id="742"><net_src comp="108" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="729" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="110" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="24" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="749"><net_src comp="729" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="112" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="729" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="34" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="114" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="764"><net_src comp="48" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="116" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="736" pin="4"/><net_sink comp="765" pin=2"/></net>

<net id="776"><net_src comp="765" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="785"><net_src comp="778" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="793"><net_src comp="118" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="120" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="122" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="797" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="797" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="821"><net_src comp="811" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="829"><net_src comp="124" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="817" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="22" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="126" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="839"><net_src comp="249" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="833" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="852"><net_src comp="128" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="840" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="130" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="855"><net_src comp="132" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="862"><net_src comp="134" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="800" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="110" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="122" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="872"><net_src comp="136" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="805" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="18" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="122" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="881"><net_src comp="138" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="262" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="140" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="890"><net_src comp="275" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="884" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="887" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="903"><net_src comp="288" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="897" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="916"><net_src comp="142" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="904" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="918"><net_src comp="144" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="919"><net_src comp="146" pin="0"/><net_sink comp="910" pin=3"/></net>

<net id="923"><net_src comp="876" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="931"><net_src comp="920" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="940"><net_src comp="927" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="948"><net_src comp="148" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="891" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="150" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="951"><net_src comp="152" pin="0"/><net_sink comp="942" pin=3"/></net>

<net id="957"><net_src comp="154" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="965"><net_src comp="958" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="973"><net_src comp="961" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="966" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="985"><net_src comp="978" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="975" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="156" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="981" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="18" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="158" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1003"><net_src comp="160" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="981" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="162" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1006"><net_src comp="158" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1013"><net_src comp="160" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="981" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1015"><net_src comp="164" pin="0"/><net_sink comp="1007" pin=2"/></net>

<net id="1016"><net_src comp="166" pin="0"/><net_sink comp="1007" pin=3"/></net>

<net id="1023"><net_src comp="160" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="981" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="168" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1026"><net_src comp="170" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1033"><net_src comp="172" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="981" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1035"><net_src comp="18" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1036"><net_src comp="174" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1042"><net_src comp="66" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="1037" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1052"><net_src comp="176" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="178" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1059"><net_src comp="176" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="178" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1066"><net_src comp="176" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="178" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1073"><net_src comp="180" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="182" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1081"><net_src comp="184" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1082"><net_src comp="1047" pin="3"/><net_sink comp="1075" pin=1"/></net>

<net id="1083"><net_src comp="144" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1084"><net_src comp="84" pin="0"/><net_sink comp="1075" pin=3"/></net>

<net id="1090"><net_src comp="186" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1075" pin="4"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="48" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1099"><net_src comp="184" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="1054" pin="3"/><net_sink comp="1093" pin=1"/></net>

<net id="1101"><net_src comp="144" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1102"><net_src comp="84" pin="0"/><net_sink comp="1093" pin=3"/></net>

<net id="1108"><net_src comp="186" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="1093" pin="4"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="48" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1117"><net_src comp="184" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1061" pin="3"/><net_sink comp="1111" pin=1"/></net>

<net id="1119"><net_src comp="144" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1120"><net_src comp="84" pin="0"/><net_sink comp="1111" pin=3"/></net>

<net id="1126"><net_src comp="186" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="1111" pin="4"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="48" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1135"><net_src comp="184" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="1068" pin="3"/><net_sink comp="1129" pin=1"/></net>

<net id="1137"><net_src comp="144" pin="0"/><net_sink comp="1129" pin=2"/></net>

<net id="1138"><net_src comp="84" pin="0"/><net_sink comp="1129" pin=3"/></net>

<net id="1144"><net_src comp="186" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="1129" pin="4"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="48" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1150"><net_src comp="1085" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1155"><net_src comp="1147" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1160"><net_src comp="1085" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="188" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="1103" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="188" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1171"><net_src comp="1103" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1151" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1168" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="1103" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="188" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="1121" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="1162" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="1121" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="188" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="1139" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="1184" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="1178" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="48" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="1156" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="1178" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1190" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="1156" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1231"><net_src comp="1220" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="1196" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1233"><net_src comp="1162" pin="2"/><net_sink comp="1226" pin=2"/></net>

<net id="1238"><net_src comp="1220" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1208" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1245"><net_src comp="1156" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="1184" pin="2"/><net_sink comp="1240" pin=1"/></net>

<net id="1247"><net_src comp="1085" pin="3"/><net_sink comp="1240" pin=2"/></net>

<net id="1253"><net_src comp="1234" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="1226" pin="3"/><net_sink comp="1248" pin=1"/></net>

<net id="1255"><net_src comp="1240" pin="3"/><net_sink comp="1248" pin=2"/></net>

<net id="1260"><net_src comp="1043" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="190" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1265"><net_src comp="1256" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="1262" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1248" pin="3"/><net_sink comp="1266" pin=1"/></net>

<net id="1277"><net_src comp="192" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1278"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1279"><net_src comp="144" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1284"><net_src comp="194" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1289"><net_src comp="1272" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1280" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1294"><net_src comp="1266" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1300"><net_src comp="104" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1301"><net_src comp="66" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1306"><net_src comp="1285" pin="2"/><net_sink comp="1302" pin=1"/></net>

<net id="1312"><net_src comp="1302" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="1295" pin="3"/><net_sink comp="1307" pin=1"/></net>

<net id="1314"><net_src comp="1291" pin="1"/><net_sink comp="1307" pin=2"/></net>

<net id="1320"><net_src comp="66" pin="0"/><net_sink comp="1315" pin=1"/></net>

<net id="1321"><net_src comp="1307" pin="3"/><net_sink comp="1315" pin=2"/></net>

<net id="1329"><net_src comp="1322" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="1337"><net_src comp="1325" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1330" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1353"><net_src comp="204" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="1333" pin="2"/><net_sink comp="1347" pin=1"/></net>

<net id="1355"><net_src comp="36" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1356"><net_src comp="82" pin="0"/><net_sink comp="1347" pin=3"/></net>

<net id="1362"><net_src comp="50" pin="0"/><net_sink comp="1357" pin=1"/></net>

<net id="1363"><net_src comp="1347" pin="4"/><net_sink comp="1357" pin=2"/></net>

<net id="1370"><net_src comp="204" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="36" pin="0"/><net_sink comp="1364" pin=2"/></net>

<net id="1372"><net_src comp="82" pin="0"/><net_sink comp="1364" pin=3"/></net>

<net id="1379"><net_src comp="204" pin="0"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="1325" pin="2"/><net_sink comp="1373" pin=1"/></net>

<net id="1381"><net_src comp="36" pin="0"/><net_sink comp="1373" pin=2"/></net>

<net id="1382"><net_src comp="82" pin="0"/><net_sink comp="1373" pin=3"/></net>

<net id="1388"><net_src comp="1364" pin="4"/><net_sink comp="1383" pin=1"/></net>

<net id="1389"><net_src comp="1373" pin="4"/><net_sink comp="1383" pin=2"/></net>

<net id="1395"><net_src comp="1339" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1396"><net_src comp="1357" pin="3"/><net_sink comp="1390" pin=1"/></net>

<net id="1397"><net_src comp="1383" pin="3"/><net_sink comp="1390" pin=2"/></net>

<net id="1404"><net_src comp="204" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="36" pin="0"/><net_sink comp="1398" pin=2"/></net>

<net id="1406"><net_src comp="82" pin="0"/><net_sink comp="1398" pin=3"/></net>

<net id="1412"><net_src comp="1343" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="1390" pin="3"/><net_sink comp="1407" pin=1"/></net>

<net id="1414"><net_src comp="1398" pin="4"/><net_sink comp="1407" pin=2"/></net>

<net id="1423"><net_src comp="1415" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="48" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1430"><net_src comp="1419" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="206" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1432"><net_src comp="50" pin="0"/><net_sink comp="1425" pin=2"/></net>

<net id="1442"><net_src comp="1433" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1443"><net_src comp="1425" pin="3"/><net_sink comp="1437" pin=1"/></net>

<net id="1444"><net_src comp="1407" pin="3"/><net_sink comp="1437" pin=2"/></net>

<net id="1451"><net_src comp="208" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1452"><net_src comp="1437" pin="3"/><net_sink comp="1445" pin=3"/></net>

<net id="1456"><net_src comp="1445" pin="4"/><net_sink comp="1453" pin=0"/></net>

<net id="1460"><net_src comp="298" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1466"><net_src comp="306" pin="4"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1468"><net_src comp="1463" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1469"><net_src comp="1463" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1473"><net_src comp="316" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1479"><net_src comp="320" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1482"><net_src comp="1476" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1486"><net_src comp="216" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1491"><net_src comp="355" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1496"><net_src comp="368" pin="4"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1501"><net_src comp="385" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1506"><net_src comp="394" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="1415" pin=1"/></net>

<net id="1512"><net_src comp="389" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1517"><net_src comp="399" pin="4"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1520"><net_src comp="1514" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1524"><net_src comp="409" pin="4"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1529"><net_src comp="524" pin="4"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1532"><net_src comp="1526" pin="1"/><net_sink comp="952" pin=2"/></net>

<net id="1536"><net_src comp="534" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="1037" pin=2"/></net>

<net id="1542"><net_src comp="540" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1544"><net_src comp="1539" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1548"><net_src comp="548" pin="10"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1551"><net_src comp="1545" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1555"><net_src comp="661" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1560"><net_src comp="666" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1566"><net_src comp="671" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1569"><net_src comp="1563" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="1573"><net_src comp="688" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1578"><net_src comp="746" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1583"><net_src comp="750" pin="4"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1588"><net_src comp="773" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1590"><net_src comp="1585" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1591"><net_src comp="1585" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1592"><net_src comp="1585" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1596"><net_src comp="229" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1601"><net_src comp="778" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1606"><net_src comp="787" pin="4"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1612"><net_src comp="236" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1617"><net_src comp="242" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1622"><net_src comp="255" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1627"><net_src comp="823" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1632"><net_src comp="846" pin="4"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1637"><net_src comp="856" pin="4"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1642"><net_src comp="268" pin="3"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1647"><net_src comp="866" pin="4"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1652"><net_src comp="281" pin="3"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1657"><net_src comp="910" pin="4"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1662"><net_src comp="936" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1667"><net_src comp="942" pin="4"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1672"><net_src comp="952" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1677"><net_src comp="969" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1682"><net_src comp="987" pin="4"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1688"><net_src comp="997" pin="4"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1693"><net_src comp="1007" pin="4"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1698"><net_src comp="1017" pin="4"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1703"><net_src comp="1027" pin="4"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1708"><net_src comp="1121" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1713"><net_src comp="1139" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1718"><net_src comp="1151" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1723"><net_src comp="1156" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1728"><net_src comp="1172" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1730"><net_src comp="1725" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1734"><net_src comp="1208" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1739"><net_src comp="1220" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1744"><net_src comp="1285" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1746"><net_src comp="1741" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1747"><net_src comp="1741" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1751"><net_src comp="1315" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1445" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: ref_4oPi_table_256_V | {}
	Port: fourth_order_double_sin_cos_K0_V | {}
	Port: fourth_order_double_sin_cos_K1_V | {}
	Port: fourth_order_double_sin_cos_K2_V | {}
	Port: fourth_order_double_sin_cos_K3_V | {}
	Port: fourth_order_double_sin_cos_K4_V | {}
 - Input state : 
	Port: sin_or_cos<double> : t_in | {1 }
	Port: sin_or_cos<double> : ref_4oPi_table_256_V | {1 2 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K0_V | {8 9 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K1_V | {6 7 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K2_V | {7 8 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K3_V | {8 9 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K4_V | {8 9 }
  - Chain level:
	State 1
		p_Result_21 : 1
		tmp_14 : 1
		tmp_15 : 1
		closepath : 2
		add_ln116 : 2
		addr : 3
		p_Result_s : 4
		zext_ln662 : 5
		ref_4oPi_table_256_V_addr : 6
		table_256_V : 7
		trunc_ln628 : 4
	State 2
		r_2 : 1
		Med_V : 2
	State 3
		zext_ln1299 : 1
		ret : 2
	State 4
		Mx_bits_V : 1
		k_V : 1
	State 5
		select_ln482 : 1
		select_ln520 : 1
		Mx_bits_V_3 : 2
		p_Result_2 : 3
		p_Result_23 : 4
		p_Result_4 : 5
		p_Result_24 : 6
		tmp : 7
		Mx_zeros : 8
		zext_ln646 : 9
		zext_ln1253 : 9
		r : 10
		Mx_V : 11
		Ex_V_3 : 10
		isNeg : 11
		cos_basis : 1
		p_Result_26 : 1
		tmp_s : 2
		tmp_1 : 2
		results_sign_V_1 : 3
		and_ln300 : 1
		xor_ln311 : 1
		and_ln311 : 4
		results_sign_V : 4
	State 6
		sub_ln1311 : 1
		ush : 2
		sh_prom_i_i_i_i_cast_cast_cast : 3
		sh_prom_i_i_i_i_cast_cast_cast_cast : 4
		r_V : 5
		r_V_1 : 5
		r_V_14 : 6
		p_Result_6 : 7
		B : 7
		B_trunc : 7
		p_Result_25 : 8
		zext_ln488 : 9
		fourth_order_double_sin_cos_K1_V_addr : 10
		fourth_order_double_sin_cos_K1_V_load : 11
	State 7
		r_V_3 : 1
		B_squared : 2
		fourth_order_double_sin_cos_K2_V_load : 1
	State 8
		r_V_4 : 1
		r_V_6 : 1
		fourth_order_double_sin_cos_K0_V_load : 1
		r_V_8 : 1
		rhs_1 : 2
		sext_ln1072_1 : 1
		r_V_9 : 2
		rhs_2 : 3
		trunc_ln1 : 2
		fourth_order_double_sin_cos_K3_V_load : 1
		trunc_ln1069_1 : 2
		fourth_order_double_sin_cos_K4_V_load : 1
	State 9
		t1 : 1
		zext_ln1072 : 1
		r_V_10 : 2
		zext_ln1072_1 : 1
		r_V_11 : 2
		rhs_4 : 3
		sext_ln657 : 2
		ret_V_4 : 3
		ret_V_5 : 4
		trunc_ln2 : 3
	State 10
		ret_V_6 : 1
		ret_V : 2
	State 11
		r_V_13 : 1
		result_V : 2
		p_Result_15_i : 2
		p_Result_15_1_i : 2
		p_Result_15_2_i : 2
		p_Result_i : 2
	State 12
		sext_ln169 : 1
		p_Result_20_i : 1
		tmp_i : 2
		p_Result_20_1_i : 1
		tmp_1_i : 2
		p_Result_20_2_i : 1
		tmp_2_i : 2
		p_Result_20_3_i : 1
		tmp_3_i : 2
		sh_prom_i_i_0_i : 3
		shl_ln1253 : 4
		icmp_ln453 : 3
		add_ln451 : 3
		sh_prom_i_i_1_i : 3
		shl_ln1253_1 : 5
		icmp_ln453_1 : 3
		add_ln451_1 : 4
		icmp_ln453_2 : 3
		add_ln451_2 : 5
		xor_ln453 : 4
		and_ln453 : 4
		and_ln453_1 : 4
		and_ln453_2 : 4
		select_ln453 : 4
		or_ln453 : 4
		select_ln453_1 : 5
		select_ln453_2 : 4
		add_ln461 : 2
		sext_ln461 : 3
		newexp : 5
		tmp_12 : 6
		or_ln462 : 7
		trunc_ln255 : 6
		or_ln311 : 7
		select_ln311 : 7
		results_exp_V : 8
	State 13
		shl_ln1253_2 : 1
		shl_ln1253_3 : 2
		tmp_4 : 3
		select_ln462 : 4
		tmp_6 : 2
		select_ln462_1 : 3
		select_ln462_2 : 5
		significand : 6
		results_sig_V : 7
		p_Result_27 : 8
		bitcast_ln521 : 9
		ret_ln316 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 r_2_fu_362                 |    0    |    0    |   950   |
|          |                  r_fu_518                  |    0    |    0    |   409   |
|          |                r_V_1_fu_724                |    0    |    0    |   179   |
|    shl   |             shl_ln1253_fu_1151             |    0    |    0    |   179   |
|          |            shl_ln1253_1_fu_1172            |    0    |    0    |   179   |
|          |            shl_ln1253_2_fu_1325            |    0    |    0    |   179   |
|          |            shl_ln1253_3_fu_1333            |    0    |    0    |   179   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 addr_fu_332                |    0    |    0    |    11   |
|          |             select_ln482_fu_424            |    0    |    0    |    11   |
|          |             select_ln520_fu_443            |    0    |    0    |   124   |
|          |             select_ln832_fu_450            |    0    |    0    |    3    |
|          |             Mx_bits_V_3_fu_456             |    0    |    0    |   124   |
|          |           results_sign_V_1_fu_653          |    0    |    0    |    2    |
|          |            results_sign_V_fu_688           |    0    |    0    |    2    |
|          |                 ush_fu_704                 |    0    |    0    |    12   |
|          |                r_V_14_fu_729               |    0    |    0    |    63   |
|          |                Mx_V_2_fu_952               |    0    |    0    |    63   |
|          |               Ex_V_4_fu_1037               |    0    |    0    |    11   |
|  select  |            select_ln453_fu_1226            |    0    |    0    |    32   |
|          |           select_ln453_1_fu_1240           |    0    |    0    |    32   |
|          |           select_ln453_2_fu_1248           |    0    |    0    |    32   |
|          |           select_ln311_1_fu_1295           |    0    |    0    |    11   |
|          |            select_ln311_fu_1307            |    0    |    0    |    11   |
|          |            results_exp_V_fu_1315           |    0    |    0    |    11   |
|          |            select_ln462_fu_1357            |    0    |    0    |    52   |
|          |           select_ln462_1_fu_1383           |    0    |    0    |    52   |
|          |           select_ln462_2_fu_1390           |    0    |    0    |    52   |
|          |             significand_fu_1407            |    0    |    0    |    52   |
|          |           select_ln300_2_fu_1425           |    0    |    0    |    52   |
|          |            results_sig_V_fu_1437           |    0    |    0    |    52   |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 grp_fu_389                 |    11   |   361   |   179   |
|          |                r_V_3_fu_781                |    1    |    0    |    21   |
|          |                r_V_4_fu_800                |    1    |    0    |    21   |
|          |                r_V_6_fu_805                |    1    |    0    |    21   |
|    mul   |                r_V_8_fu_817                |    3    |    0    |    28   |
|          |                r_V_9_fu_840                |    1    |    0    |    21   |
|          |                r_V_10_fu_891               |    1    |    0    |    23   |
|          |                r_V_11_fu_904               |    1    |    0    |    23   |
|          |                r_V_13_fu_981               |    4    |    0    |    47   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              add_ln116_fu_326              |    0    |    0    |    18   |
|          |                 Ex_V_fu_419                |    0    |    0    |    18   |
|          |               ret_V_4_fu_927               |    0    |    0    |    64   |
|          |               ret_V_5_fu_936               |    0    |    0    |    64   |
|    add   |               ret_V_6_fu_961               |    0    |    0    |    64   |
|          |                ret_V_fu_969                |    0    |    0    |    64   |
|          |              add_ln451_fu_1162             |    0    |    0    |    39   |
|          |             add_ln451_1_fu_1184            |    0    |    0    |    39   |
|          |             add_ln451_2_fu_1196            |    0    |    0    |    39   |
|          |              add_ln461_fu_1256             |    0    |    0    |    18   |
|----------|--------------------------------------------|---------|---------|---------|
|          |             Mx_bits_V_1_fu_438             |    0    |    0    |   131   |
|    sub   |                Ex_V_3_fu_534               |    0    |    0    |    18   |
|          |              sub_ln1311_fu_698             |    0    |    0    |    18   |
|          |               newexp_fu_1266               |    0    |    0    |    39   |
|----------|--------------------------------------------|---------|---------|---------|
|   lshr   |                 r_V_fu_719                 |    0    |    0    |   179   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              cos_basis_fu_548              |    0    |    0    |    33   |
|    mux   |                tmp_s_fu_577                |    0    |    0    |    65   |
|          |                tmp_1_fu_615                |    0    |    0    |    65   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              closepath_fu_320              |    0    |    0    |    11   |
|          |             icmp_ln824_1_fu_394            |    0    |    0    |    24   |
|          |              icmp_ln824_fu_661             |    0    |    0    |    11   |
|   icmp   |             icmp_ln824_2_fu_671            |    0    |    0    |    11   |
|          |             icmp_ln453_fu_1156             |    0    |    0    |    18   |
|          |            icmp_ln453_1_fu_1178            |    0    |    0    |    18   |
|          |            icmp_ln453_2_fu_1190            |    0    |    0    |    18   |
|          |             icmp_ln1452_fu_1280            |    0    |    0    |    28   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              and_ln300_fu_666              |    0    |    0    |    2    |
|          |              and_ln311_fu_682              |    0    |    0    |    2    |
|    and   |              and_ln453_fu_1208             |    0    |    0    |    2    |
|          |             and_ln453_1_fu_1214            |    0    |    0    |    2    |
|          |             and_ln453_2_fu_1220            |    0    |    0    |    2    |
|          |             and_ln300_1_fu_1415            |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              or_ln453_fu_1234              |    0    |    0    |    2    |
|          |              or_ln462_fu_1285              |    0    |    0    |    2    |
|    or    |              or_ln311_fu_1302              |    0    |    0    |    2    |
|          |             or_ln462_1_fu_1339             |    0    |    0    |    2    |
|          |             or_ln462_2_fu_1343             |    0    |    0    |    2    |
|          |              or_ln300_fu_1433              |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              xor_ln311_fu_676              |    0    |    0    |    2    |
|    xor   |              sin_basis_fu_760              |    0    |    0    |    2    |
|          |              xor_ln453_fu_1202             |    0    |    0    |    2    |
|          |              xor_ln300_fu_1419             |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|
|   read   |            t_in_read_read_fu_210           |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |             p_Result_21_fu_298             |    0    |    0    |    0    |
| bitselect|                tmp_10_fu_431               |    0    |    0    |    0    |
|          |                isNeg_fu_540                |    0    |    0    |    0    |
|          |               tmp_12_fu_1272               |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                tmp_14_fu_306               |    0    |    0    |    0    |
|          |              p_Result_s_fu_340             |    0    |    0    |    0    |
|          |                Med_V_fu_368                |    0    |    0    |    0    |
|          |              Mx_bits_V_fu_399              |    0    |    0    |    0    |
|          |                 k_V_fu_409                 |    0    |    0    |    0    |
|          |              p_Result_2_fu_462             |    0    |    0    |    0    |
|          |              p_Result_4_fu_480             |    0    |    0    |    0    |
|          |                 Mx_V_fu_524                |    0    |    0    |    0    |
|          |              p_Result_6_fu_736             |    0    |    0    |    0    |
|          |               B_trunc_fu_750               |    0    |    0    |    0    |
|          |              B_squared_fu_787              |    0    |    0    |    0    |
|          |                rhs_1_fu_823                |    0    |    0    |    0    |
|          |                rhs_2_fu_846                |    0    |    0    |    0    |
|          |              trunc_ln1_fu_856              |    0    |    0    |    0    |
|partselect|            trunc_ln1069_1_fu_866           |    0    |    0    |    0    |
|          |                rhs_4_fu_910                |    0    |    0    |    0    |
|          |              trunc_ln2_fu_942              |    0    |    0    |    0    |
|          |               result_V_fu_987              |    0    |    0    |    0    |
|          |            p_Result_15_i_fu_997            |    0    |    0    |    0    |
|          |           p_Result_15_1_i_fu_1007          |    0    |    0    |    0    |
|          |           p_Result_15_2_i_fu_1017          |    0    |    0    |    0    |
|          |             p_Result_i_fu_1027             |    0    |    0    |    0    |
|          |            p_Result_20_i_fu_1075           |    0    |    0    |    0    |
|          |           p_Result_20_1_i_fu_1093          |    0    |    0    |    0    |
|          |           p_Result_20_2_i_fu_1111          |    0    |    0    |    0    |
|          |           p_Result_20_3_i_fu_1129          |    0    |    0    |    0    |
|          |                tmp_4_fu_1347               |    0    |    0    |    0    |
|          |                tmp_5_fu_1364               |    0    |    0    |    0    |
|          |                tmp_6_fu_1373               |    0    |    0    |    0    |
|          |                tmp_7_fu_1398               |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                tmp_15_fu_316               |    0    |    0    |    0    |
|          |             trunc_ln628_fu_355             |    0    |    0    |    0    |
|   trunc  |               Mx_zeros_fu_506              |    0    |    0    |    0    |
|          |                  B_fu_746                  |    0    |    0    |    0    |
|          |             trunc_ln255_fu_1291            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |              zext_ln662_fu_350             |    0    |    0    |    0    |
|          |              zext_ln735_fu_359             |    0    |    0    |    0    |
|          |             zext_ln1299_fu_385             |    0    |    0    |    0    |
|          |              zext_ln646_fu_510             |    0    |    0    |    0    |
|          |             zext_ln1253_fu_514             |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_cast_cast_cast_cast_fu_715 |    0    |    0    |    0    |
|          |              zext_ln488_fu_773             |    0    |    0    |    0    |
|          |             zext_ln1070_fu_778             |    0    |    0    |    0    |
|          |             zext_ln662_1_fu_797            |    0    |    0    |    0    |
|          |            zext_ln1070_1_fu_811            |    0    |    0    |    0    |
|   zext   |            zext_ln1070_2_fu_833            |    0    |    0    |    0    |
|          |             zext_ln1069_fu_884             |    0    |    0    |    0    |
|          |             zext_ln1072_fu_887             |    0    |    0    |    0    |
|          |            zext_ln1069_1_fu_897            |    0    |    0    |    0    |
|          |            zext_ln1072_1_fu_900            |    0    |    0    |    0    |
|          |             zext_ln1146_fu_958             |    0    |    0    |    0    |
|          |            zext_ln1146_1_fu_966            |    0    |    0    |    0    |
|          |            zext_ln1069_2_fu_975            |    0    |    0    |    0    |
|          |           sh_prom_i_i_0_i_fu_1147          |    0    |    0    |    0    |
|          |           sh_prom_i_i_1_i_fu_1168          |    0    |    0    |    0    |
|          |           sh_prom_i_i_2_i_fu_1322          |    0    |    0    |    0    |
|          |           sh_prom_i_i_3_i_fu_1330          |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |             p_Result_22_fu_378             |    0    |    0    |    0    |
|          |             p_Result_23_fu_472             |    0    |    0    |    0    |
|          |             p_Result_24_fu_490             |    0    |    0    |    0    |
|          |             p_Result_26_fu_570             |    0    |    0    |    0    |
|          |             p_Result_25_fu_765             |    0    |    0    |    0    |
|bitconcatenate|                  t1_fu_876                 |    0    |    0    |    0    |
|          |            p_Result_3_i_fu_1047            |    0    |    0    |    0    |
|          |           p_Result_3_1_i_fu_1054           |    0    |    0    |    0    |
|          |           p_Result_3_2_i_fu_1061           |    0    |    0    |    0    |
|          |             p_Result_8_fu_1068             |    0    |    0    |    0    |
|          |             p_Result_27_fu_1445            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |                 tmp_fu_498                 |    0    |    0    |    0    |
|          |                tmp_i_fu_1085               |    0    |    0    |    0    |
|   cttz   |               tmp_1_i_fu_1103              |    0    |    0    |    0    |
|          |               tmp_2_i_fu_1121              |    0    |    0    |    0    |
|          |               tmp_3_i_fu_1139              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |             sext_ln1334_fu_695             |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_cast_cast_cast_fu_711   |    0    |    0    |    0    |
|          |             sext_ln1072_fu_814             |    0    |    0    |    0    |
|          |            sext_ln1072_1_fu_836            |    0    |    0    |    0    |
|   sext   |              sext_ln657_fu_920             |    0    |    0    |    0    |
|          |             sext_ln657_1_fu_924            |    0    |    0    |    0    |
|          |             sext_ln1146_fu_933             |    0    |    0    |    0    |
|          |            sext_ln1072_2_fu_978            |    0    |    0    |    0    |
|          |             sext_ln169_fu_1043             |    0    |    0    |    0    |
|          |             sext_ln461_fu_1262             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    24   |   361   |   4651  |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------+--------+
|                                              |   FF   |
+----------------------------------------------+--------+
|                  B_reg_1575                  |   56   |
|              B_squared_reg_1603              |   49   |
|               B_trunc_reg_1580               |   49   |
|                Ex_V_3_reg_1533               |   11   |
|                Med_V_reg_1493                |   170  |
|                Mx_V_2_reg_1669               |   63   |
|                 Mx_V_reg_1526                |   63   |
|              Mx_bits_V_reg_1514              |   124  |
|              and_ln300_reg_1557              |    1   |
|             and_ln453_2_reg_1736             |    1   |
|              and_ln453_reg_1731              |    1   |
|              closepath_reg_1476              |    1   |
|              cos_basis_reg_1545              |    1   |
|fourth_order_double_sin_cos_K0_V_addr_reg_1619|    8   |
|fourth_order_double_sin_cos_K1_V_addr_reg_1593|    8   |
|fourth_order_double_sin_cos_K1_V_load_reg_1609|   52   |
|fourth_order_double_sin_cos_K2_V_addr_reg_1614|    8   |
|fourth_order_double_sin_cos_K3_V_addr_reg_1639|    8   |
|fourth_order_double_sin_cos_K4_V_addr_reg_1649|    8   |
|              icmp_ln453_reg_1720             |    1   |
|             icmp_ln824_1_reg_1503            |    1   |
|             icmp_ln824_2_reg_1563            |    1   |
|              icmp_ln824_reg_1552             |    1   |
|                isNeg_reg_1539                |    1   |
|                 k_V_reg_1521                 |    3   |
|               or_ln462_reg_1741              |    1   |
|           p_Result_15_1_i_reg_1690           |   16   |
|           p_Result_15_2_i_reg_1695           |   16   |
|            p_Result_15_i_reg_1685            |   16   |
|             p_Result_21_reg_1457             |    1   |
|              p_Result_i_reg_1700             |   15   |
|      ref_4oPi_table_256_V_addr_reg_1483      |    4   |
|               result_V_reg_1679              |   63   |
|            results_exp_V_reg_1748            |   11   |
|            results_sign_V_reg_1570           |    1   |
|               ret_V_5_reg_1659               |   64   |
|                ret_V_reg_1674                |   64   |
|                 ret_reg_1509                 |   170  |
|                rhs_1_reg_1624                |   56   |
|                rhs_2_reg_1629                |   48   |
|                rhs_4_reg_1654                |   29   |
|             shl_ln1253_1_reg_1725            |   63   |
|              shl_ln1253_reg_1715             |   63   |
|                tmp_14_reg_1463               |   11   |
|                tmp_15_reg_1470               |   52   |
|               tmp_2_i_reg_1705               |   32   |
|               tmp_3_i_reg_1710               |   32   |
|            trunc_ln1069_1_reg_1644           |   35   |
|              trunc_ln1_reg_1634              |   42   |
|              trunc_ln2_reg_1664              |   37   |
|             trunc_ln628_reg_1488             |    7   |
|             zext_ln1070_reg_1598             |   98   |
|             zext_ln1299_reg_1498             |   170  |
|              zext_ln488_reg_1585             |   64   |
+----------------------------------------------+--------+
|                     Total                    |  1971  |
+----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_223 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_275 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_389    |  p1  |   2  |  53  |   106  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   194  ||  7.266  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |   361  |  4651  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   63   |
|  Register |    -   |    -   |  1971  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    7   |  2332  |  4714  |
+-----------+--------+--------+--------+--------+
