
stmf411re_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e184  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000634  0800e328  0800e328  0001e328  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e95c  0800e95c  00020368  2**0
                  CONTENTS
  4 .ARM          00000008  0800e95c  0800e95c  0001e95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e964  0800e964  00020368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e964  0800e964  0001e964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e968  0800e968  0001e968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000368  20000000  0800e96c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ad4  20000368  0800ecd4  00020368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e3c  0800ecd4  00021e3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017da7  00000000  00000000  00020398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047ab  00000000  00000000  0003813f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001400  00000000  00000000  0003c8f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d8  00000000  00000000  0003dcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df7c  00000000  00000000  0003eec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023875  00000000  00000000  0005ce44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091c21  00000000  00000000  000806b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001122da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000636c  00000000  00000000  0011232c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000368 	.word	0x20000368
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e30c 	.word	0x0800e30c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000036c 	.word	0x2000036c
 80001dc:	0800e30c 	.word	0x0800e30c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2uiz>:
 8000b88:	004a      	lsls	r2, r1, #1
 8000b8a:	d211      	bcs.n	8000bb0 <__aeabi_d2uiz+0x28>
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d211      	bcs.n	8000bb6 <__aeabi_d2uiz+0x2e>
 8000b92:	d50d      	bpl.n	8000bb0 <__aeabi_d2uiz+0x28>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d40e      	bmi.n	8000bbc <__aeabi_d2uiz+0x34>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_d2uiz+0x3a>
 8000bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0000 	mov.w	r0, #0
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b9aa 	b.w	8000fd4 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f83c 	bl	8000d04 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff33 	bl	8000b0c <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fca9 	bl	8000628 <__aeabi_dmul>
 8000cd6:	f7ff ff57 	bl	8000b88 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc2a 	bl	8000534 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fca0 	bl	8000628 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fae2 	bl	80002b8 <__aeabi_dsub>
 8000cf4:	f7ff ff48 	bl	8000b88 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000

08000d04 <__udivmoddi4>:
 8000d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d08:	9d08      	ldr	r5, [sp, #32]
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	468e      	mov	lr, r1
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d14d      	bne.n	8000dae <__udivmoddi4+0xaa>
 8000d12:	428a      	cmp	r2, r1
 8000d14:	4694      	mov	ip, r2
 8000d16:	d969      	bls.n	8000dec <__udivmoddi4+0xe8>
 8000d18:	fab2 f282 	clz	r2, r2
 8000d1c:	b152      	cbz	r2, 8000d34 <__udivmoddi4+0x30>
 8000d1e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d22:	f1c2 0120 	rsb	r1, r2, #32
 8000d26:	fa20 f101 	lsr.w	r1, r0, r1
 8000d2a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d2e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d32:	4094      	lsls	r4, r2
 8000d34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d38:	0c21      	lsrs	r1, r4, #16
 8000d3a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d3e:	fa1f f78c 	uxth.w	r7, ip
 8000d42:	fb08 e316 	mls	r3, r8, r6, lr
 8000d46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d4a:	fb06 f107 	mul.w	r1, r6, r7
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x64>
 8000d52:	eb1c 0303 	adds.w	r3, ip, r3
 8000d56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d5a:	f080 811f 	bcs.w	8000f9c <__udivmoddi4+0x298>
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	f240 811c 	bls.w	8000f9c <__udivmoddi4+0x298>
 8000d64:	3e02      	subs	r6, #2
 8000d66:	4463      	add	r3, ip
 8000d68:	1a5b      	subs	r3, r3, r1
 8000d6a:	b2a4      	uxth	r4, r4
 8000d6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d70:	fb08 3310 	mls	r3, r8, r0, r3
 8000d74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d78:	fb00 f707 	mul.w	r7, r0, r7
 8000d7c:	42a7      	cmp	r7, r4
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x92>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d88:	f080 810a 	bcs.w	8000fa0 <__udivmoddi4+0x29c>
 8000d8c:	42a7      	cmp	r7, r4
 8000d8e:	f240 8107 	bls.w	8000fa0 <__udivmoddi4+0x29c>
 8000d92:	4464      	add	r4, ip
 8000d94:	3802      	subs	r0, #2
 8000d96:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d9a:	1be4      	subs	r4, r4, r7
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	b11d      	cbz	r5, 8000da8 <__udivmoddi4+0xa4>
 8000da0:	40d4      	lsrs	r4, r2
 8000da2:	2300      	movs	r3, #0
 8000da4:	e9c5 4300 	strd	r4, r3, [r5]
 8000da8:	4631      	mov	r1, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0xc2>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	f000 80ef 	beq.w	8000f96 <__udivmoddi4+0x292>
 8000db8:	2600      	movs	r6, #0
 8000dba:	e9c5 0100 	strd	r0, r1, [r5]
 8000dbe:	4630      	mov	r0, r6
 8000dc0:	4631      	mov	r1, r6
 8000dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc6:	fab3 f683 	clz	r6, r3
 8000dca:	2e00      	cmp	r6, #0
 8000dcc:	d14a      	bne.n	8000e64 <__udivmoddi4+0x160>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d302      	bcc.n	8000dd8 <__udivmoddi4+0xd4>
 8000dd2:	4282      	cmp	r2, r0
 8000dd4:	f200 80f9 	bhi.w	8000fca <__udivmoddi4+0x2c6>
 8000dd8:	1a84      	subs	r4, r0, r2
 8000dda:	eb61 0303 	sbc.w	r3, r1, r3
 8000dde:	2001      	movs	r0, #1
 8000de0:	469e      	mov	lr, r3
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	d0e0      	beq.n	8000da8 <__udivmoddi4+0xa4>
 8000de6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dea:	e7dd      	b.n	8000da8 <__udivmoddi4+0xa4>
 8000dec:	b902      	cbnz	r2, 8000df0 <__udivmoddi4+0xec>
 8000dee:	deff      	udf	#255	; 0xff
 8000df0:	fab2 f282 	clz	r2, r2
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	f040 8092 	bne.w	8000f1e <__udivmoddi4+0x21a>
 8000dfa:	eba1 010c 	sub.w	r1, r1, ip
 8000dfe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	2601      	movs	r6, #1
 8000e08:	0c20      	lsrs	r0, r4, #16
 8000e0a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e0e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e12:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e16:	fb0e f003 	mul.w	r0, lr, r3
 8000e1a:	4288      	cmp	r0, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x12c>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x12a>
 8000e28:	4288      	cmp	r0, r1
 8000e2a:	f200 80cb 	bhi.w	8000fc4 <__udivmoddi4+0x2c0>
 8000e2e:	4643      	mov	r3, r8
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1110 	mls	r1, r7, r0, r1
 8000e3c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e40:	fb0e fe00 	mul.w	lr, lr, r0
 8000e44:	45a6      	cmp	lr, r4
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x156>
 8000e48:	eb1c 0404 	adds.w	r4, ip, r4
 8000e4c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e50:	d202      	bcs.n	8000e58 <__udivmoddi4+0x154>
 8000e52:	45a6      	cmp	lr, r4
 8000e54:	f200 80bb 	bhi.w	8000fce <__udivmoddi4+0x2ca>
 8000e58:	4608      	mov	r0, r1
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e62:	e79c      	b.n	8000d9e <__udivmoddi4+0x9a>
 8000e64:	f1c6 0720 	rsb	r7, r6, #32
 8000e68:	40b3      	lsls	r3, r6
 8000e6a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e72:	fa20 f407 	lsr.w	r4, r0, r7
 8000e76:	fa01 f306 	lsl.w	r3, r1, r6
 8000e7a:	431c      	orrs	r4, r3
 8000e7c:	40f9      	lsrs	r1, r7
 8000e7e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e82:	fa00 f306 	lsl.w	r3, r0, r6
 8000e86:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e8a:	0c20      	lsrs	r0, r4, #16
 8000e8c:	fa1f fe8c 	uxth.w	lr, ip
 8000e90:	fb09 1118 	mls	r1, r9, r8, r1
 8000e94:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e98:	fb08 f00e 	mul.w	r0, r8, lr
 8000e9c:	4288      	cmp	r0, r1
 8000e9e:	fa02 f206 	lsl.w	r2, r2, r6
 8000ea2:	d90b      	bls.n	8000ebc <__udivmoddi4+0x1b8>
 8000ea4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eac:	f080 8088 	bcs.w	8000fc0 <__udivmoddi4+0x2bc>
 8000eb0:	4288      	cmp	r0, r1
 8000eb2:	f240 8085 	bls.w	8000fc0 <__udivmoddi4+0x2bc>
 8000eb6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	1a09      	subs	r1, r1, r0
 8000ebe:	b2a4      	uxth	r4, r4
 8000ec0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ec4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ec8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ecc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ed0:	458e      	cmp	lr, r1
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x1e2>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000edc:	d26c      	bcs.n	8000fb8 <__udivmoddi4+0x2b4>
 8000ede:	458e      	cmp	lr, r1
 8000ee0:	d96a      	bls.n	8000fb8 <__udivmoddi4+0x2b4>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	4461      	add	r1, ip
 8000ee6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eea:	fba0 9402 	umull	r9, r4, r0, r2
 8000eee:	eba1 010e 	sub.w	r1, r1, lr
 8000ef2:	42a1      	cmp	r1, r4
 8000ef4:	46c8      	mov	r8, r9
 8000ef6:	46a6      	mov	lr, r4
 8000ef8:	d356      	bcc.n	8000fa8 <__udivmoddi4+0x2a4>
 8000efa:	d053      	beq.n	8000fa4 <__udivmoddi4+0x2a0>
 8000efc:	b15d      	cbz	r5, 8000f16 <__udivmoddi4+0x212>
 8000efe:	ebb3 0208 	subs.w	r2, r3, r8
 8000f02:	eb61 010e 	sbc.w	r1, r1, lr
 8000f06:	fa01 f707 	lsl.w	r7, r1, r7
 8000f0a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f0e:	40f1      	lsrs	r1, r6
 8000f10:	431f      	orrs	r7, r3
 8000f12:	e9c5 7100 	strd	r7, r1, [r5]
 8000f16:	2600      	movs	r6, #0
 8000f18:	4631      	mov	r1, r6
 8000f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f1e:	f1c2 0320 	rsb	r3, r2, #32
 8000f22:	40d8      	lsrs	r0, r3
 8000f24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f28:	fa21 f303 	lsr.w	r3, r1, r3
 8000f2c:	4091      	lsls	r1, r2
 8000f2e:	4301      	orrs	r1, r0
 8000f30:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f34:	fa1f fe8c 	uxth.w	lr, ip
 8000f38:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f3c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f40:	0c0b      	lsrs	r3, r1, #16
 8000f42:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f46:	fb00 f60e 	mul.w	r6, r0, lr
 8000f4a:	429e      	cmp	r6, r3
 8000f4c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x260>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f5a:	d22f      	bcs.n	8000fbc <__udivmoddi4+0x2b8>
 8000f5c:	429e      	cmp	r6, r3
 8000f5e:	d92d      	bls.n	8000fbc <__udivmoddi4+0x2b8>
 8000f60:	3802      	subs	r0, #2
 8000f62:	4463      	add	r3, ip
 8000f64:	1b9b      	subs	r3, r3, r6
 8000f66:	b289      	uxth	r1, r1
 8000f68:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f6c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f74:	fb06 f30e 	mul.w	r3, r6, lr
 8000f78:	428b      	cmp	r3, r1
 8000f7a:	d908      	bls.n	8000f8e <__udivmoddi4+0x28a>
 8000f7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f80:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f84:	d216      	bcs.n	8000fb4 <__udivmoddi4+0x2b0>
 8000f86:	428b      	cmp	r3, r1
 8000f88:	d914      	bls.n	8000fb4 <__udivmoddi4+0x2b0>
 8000f8a:	3e02      	subs	r6, #2
 8000f8c:	4461      	add	r1, ip
 8000f8e:	1ac9      	subs	r1, r1, r3
 8000f90:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f94:	e738      	b.n	8000e08 <__udivmoddi4+0x104>
 8000f96:	462e      	mov	r6, r5
 8000f98:	4628      	mov	r0, r5
 8000f9a:	e705      	b.n	8000da8 <__udivmoddi4+0xa4>
 8000f9c:	4606      	mov	r6, r0
 8000f9e:	e6e3      	b.n	8000d68 <__udivmoddi4+0x64>
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	e6f8      	b.n	8000d96 <__udivmoddi4+0x92>
 8000fa4:	454b      	cmp	r3, r9
 8000fa6:	d2a9      	bcs.n	8000efc <__udivmoddi4+0x1f8>
 8000fa8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fac:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fb0:	3801      	subs	r0, #1
 8000fb2:	e7a3      	b.n	8000efc <__udivmoddi4+0x1f8>
 8000fb4:	4646      	mov	r6, r8
 8000fb6:	e7ea      	b.n	8000f8e <__udivmoddi4+0x28a>
 8000fb8:	4620      	mov	r0, r4
 8000fba:	e794      	b.n	8000ee6 <__udivmoddi4+0x1e2>
 8000fbc:	4640      	mov	r0, r8
 8000fbe:	e7d1      	b.n	8000f64 <__udivmoddi4+0x260>
 8000fc0:	46d0      	mov	r8, sl
 8000fc2:	e77b      	b.n	8000ebc <__udivmoddi4+0x1b8>
 8000fc4:	3b02      	subs	r3, #2
 8000fc6:	4461      	add	r1, ip
 8000fc8:	e732      	b.n	8000e30 <__udivmoddi4+0x12c>
 8000fca:	4630      	mov	r0, r6
 8000fcc:	e709      	b.n	8000de2 <__udivmoddi4+0xde>
 8000fce:	4464      	add	r4, ip
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	e742      	b.n	8000e5a <__udivmoddi4+0x156>

08000fd4 <__aeabi_idiv0>:
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <apInit>:
#include "qbuffer.h"



void apInit(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	uartOpen(_DEF_UART1, 57600);
 8000fdc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f001 fc47 	bl	8002874 <uartOpen>
	uartOpen(_DEF_UART2, 57600);
 8000fe6:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000fea:	2001      	movs	r0, #1
 8000fec:	f001 fc42 	bl	8002874 <uartOpen>

	cliOpen(_DEF_UART1, 57600);
 8000ff0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	f000 fb2b 	bl	8001650 <cliOpen>
	cliOpenLog(_DEF_UART2, 57600);
 8000ffa:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000ffe:	2001      	movs	r0, #1
 8001000:	f000 fb48 	bl	8001694 <cliOpenLog>
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}

08001008 <apMain>:

void apMain(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
	uint32_t pre_time;

	pre_time = millis();
 800100e:	f000 f868 	bl	80010e2 <millis>
 8001012:	6078      	str	r0, [r7, #4]
	while (1)
	{
		if(millis() - pre_time >= 500)
 8001014:	f000 f865 	bl	80010e2 <millis>
 8001018:	4602      	mov	r2, r0
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001022:	d305      	bcc.n	8001030 <apMain+0x28>
		{
			pre_time = millis();
 8001024:	f000 f85d 	bl	80010e2 <millis>
 8001028:	6078      	str	r0, [r7, #4]
			ledToggle(_DEF_LED1);
 800102a:	2000      	movs	r0, #0
 800102c:	f001 faf6 	bl	800261c <ledToggle>
		}

		if(uartAvailable(_DEF_UART2) > 0)
 8001030:	2001      	movs	r0, #1
 8001032:	f001 fcb7 	bl	80029a4 <uartAvailable>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d00a      	beq.n	8001052 <apMain+0x4a>
		{
		  uint8_t rx_data;
		  rx_data = uartRead(_DEF_UART2);
 800103c:	2001      	movs	r0, #1
 800103e:	f001 fce3 	bl	8002a08 <uartRead>
 8001042:	4603      	mov	r3, r0
 8001044:	70fb      	strb	r3, [r7, #3]

		  uartPrintf(_DEF_UART2, "rx_data : 0x%X\n", rx_data);
 8001046:	78fb      	ldrb	r3, [r7, #3]
 8001048:	461a      	mov	r2, r3
 800104a:	4903      	ldr	r1, [pc, #12]	; (8001058 <apMain+0x50>)
 800104c:	2001      	movs	r0, #1
 800104e:	f001 fd25 	bl	8002a9c <uartPrintf>
		}
		cliMain();
 8001052:	f000 fbe5 	bl	8001820 <cliMain>
		if(millis() - pre_time >= 500)
 8001056:	e7dd      	b.n	8001014 <apMain+0xc>
 8001058:	0800e328 	.word	0x0800e328

0800105c <bspInit>:
#include "uart.h"

void SystemClock_Config(void);

void bspInit(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
  HAL_Init();
 8001062:	f001 fe5f 	bl	8002d24 <HAL_Init>
  SystemClock_Config();
 8001066:	f000 f853 	bl	8001110 <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <bspInit+0x6c>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a15      	ldr	r2, [pc, #84]	; (80010c8 <bspInit+0x6c>)
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <bspInit+0x6c>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f003 0304 	and.w	r3, r3, #4
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <bspInit+0x6c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <bspInit+0x6c>)
 8001090:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001094:	6313      	str	r3, [r2, #48]	; 0x30
 8001096:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <bspInit+0x6c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	607b      	str	r3, [r7, #4]
 80010a6:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <bspInit+0x6c>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <bspInit+0x6c>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6313      	str	r3, [r2, #48]	; 0x30
 80010b2:	4b05      	ldr	r3, [pc, #20]	; (80010c8 <bspInit+0x6c>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]

}
 80010be:	bf00      	nop
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40023800 	.word	0x40023800

080010cc <delay>:
void delay(uint32_t ms)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f001 fe97 	bl	8002e08 <HAL_Delay>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <millis>:
uint32_t millis(void)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80010e6:	f001 fe83 	bl	8002df0 <HAL_GetTick>
 80010ea:	4603      	mov	r3, r0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <__io_putchar>:

int __io_putchar(int ch)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  uartWrite(_DEF_UART1, (uint8_t *)&ch, 1);
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2201      	movs	r2, #1
 80010fc:	4619      	mov	r1, r3
 80010fe:	2000      	movs	r0, #0
 8001100:	f001 fca2 	bl	8002a48 <uartWrite>

  return 1;
 8001104:	2301      	movs	r3, #1
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b094      	sub	sp, #80	; 0x50
 8001114:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001116:	f107 0320 	add.w	r3, r7, #32
 800111a:	2230      	movs	r2, #48	; 0x30
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f009 ff46 	bl	800afb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001124:	f107 030c 	add.w	r3, r7, #12
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	4b28      	ldr	r3, [pc, #160]	; (80011dc <SystemClock_Config+0xcc>)
 800113a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113c:	4a27      	ldr	r2, [pc, #156]	; (80011dc <SystemClock_Config+0xcc>)
 800113e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001142:	6413      	str	r3, [r2, #64]	; 0x40
 8001144:	4b25      	ldr	r3, [pc, #148]	; (80011dc <SystemClock_Config+0xcc>)
 8001146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001150:	2300      	movs	r3, #0
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4b22      	ldr	r3, [pc, #136]	; (80011e0 <SystemClock_Config+0xd0>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a21      	ldr	r2, [pc, #132]	; (80011e0 <SystemClock_Config+0xd0>)
 800115a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800115e:	6013      	str	r3, [r2, #0]
 8001160:	4b1f      	ldr	r3, [pc, #124]	; (80011e0 <SystemClock_Config+0xd0>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800116c:	2305      	movs	r3, #5
 800116e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001170:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001176:	2301      	movs	r3, #1
 8001178:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800117a:	2302      	movs	r3, #2
 800117c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800117e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001182:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001184:	2319      	movs	r3, #25
 8001186:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001188:	23c0      	movs	r3, #192	; 0xc0
 800118a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800118c:	2302      	movs	r3, #2
 800118e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001190:	2304      	movs	r3, #4
 8001192:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001194:	f107 0320 	add.w	r3, r7, #32
 8001198:	4618      	mov	r0, r3
 800119a:	f004 f81b 	bl	80051d4 <HAL_RCC_OscConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011a4:	f000 f81e 	bl	80011e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a8:	230f      	movs	r3, #15
 80011aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ac:	2302      	movs	r3, #2
 80011ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	2103      	movs	r1, #3
 80011c4:	4618      	mov	r0, r3
 80011c6:	f004 fa7d 	bl	80056c4 <HAL_RCC_ClockConfig>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011d0:	f000 f808 	bl	80011e4 <Error_Handler>
  }
}
 80011d4:	bf00      	nop
 80011d6:	3750      	adds	r7, #80	; 0x50
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40023800 	.word	0x40023800
 80011e0:	40007000 	.word	0x40007000

080011e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e8:	b672      	cpsid	i
}
 80011ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ec:	e7fe      	b.n	80011ec <Error_Handler+0x8>
	...

080011f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <HAL_MspInit+0x4c>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011fe:	4a0f      	ldr	r2, [pc, #60]	; (800123c <HAL_MspInit+0x4c>)
 8001200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001204:	6453      	str	r3, [r2, #68]	; 0x44
 8001206:	4b0d      	ldr	r3, [pc, #52]	; (800123c <HAL_MspInit+0x4c>)
 8001208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	603b      	str	r3, [r7, #0]
 8001216:	4b09      	ldr	r3, [pc, #36]	; (800123c <HAL_MspInit+0x4c>)
 8001218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121a:	4a08      	ldr	r2, [pc, #32]	; (800123c <HAL_MspInit+0x4c>)
 800121c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001220:	6413      	str	r3, [r2, #64]	; 0x40
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <HAL_MspInit+0x4c>)
 8001224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800122a:	603b      	str	r3, [r7, #0]
 800122c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800

08001240 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001244:	e7fe      	b.n	8001244 <NMI_Handler+0x4>

08001246 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001246:	b480      	push	{r7}
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800124a:	e7fe      	b.n	800124a <HardFault_Handler+0x4>

0800124c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001250:	e7fe      	b.n	8001250 <MemManage_Handler+0x4>

08001252 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001256:	e7fe      	b.n	8001256 <BusFault_Handler+0x4>

08001258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800125c:	e7fe      	b.n	800125c <UsageFault_Handler+0x4>

0800125e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr

0800127a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800127a:	b480      	push	{r7}
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800128c:	f001 fd9c 	bl	8002dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}

08001294 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001298:	4802      	ldr	r0, [pc, #8]	; (80012a4 <USART1_IRQHandler+0x10>)
 800129a:	f004 ff39 	bl	8006110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000750 	.word	0x20000750

080012a8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80012ac:	4802      	ldr	r0, [pc, #8]	; (80012b8 <DMA2_Stream2_IRQHandler+0x10>)
 80012ae:	f002 f909 	bl	80034c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000794 	.word	0x20000794

080012bc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80012c0:	4802      	ldr	r0, [pc, #8]	; (80012cc <OTG_FS_IRQHandler+0x10>)
 80012c2:	f002 ff54 	bl	800416e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20001804 	.word	0x20001804

080012d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
	return 1;
 80012d4:	2301      	movs	r3, #1
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <_kill>:

int _kill(int pid, int sig)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80012ea:	f009 fe37 	bl	800af5c <__errno>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2216      	movs	r2, #22
 80012f2:	601a      	str	r2, [r3, #0]
	return -1;
 80012f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <_exit>:

void _exit (int status)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001308:	f04f 31ff 	mov.w	r1, #4294967295
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ffe7 	bl	80012e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001312:	e7fe      	b.n	8001312 <_exit+0x12>

08001314 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	e00a      	b.n	800133c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001326:	f3af 8000 	nop.w
 800132a:	4601      	mov	r1, r0
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	1c5a      	adds	r2, r3, #1
 8001330:	60ba      	str	r2, [r7, #8]
 8001332:	b2ca      	uxtb	r2, r1
 8001334:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	3301      	adds	r3, #1
 800133a:	617b      	str	r3, [r7, #20]
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	429a      	cmp	r2, r3
 8001342:	dbf0      	blt.n	8001326 <_read+0x12>
	}

return len;
 8001344:	687b      	ldr	r3, [r7, #4]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b086      	sub	sp, #24
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	e009      	b.n	8001374 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	60ba      	str	r2, [r7, #8]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fec1 	bl	80010f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	3301      	adds	r3, #1
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	dbf1      	blt.n	8001360 <_write+0x12>
	}
	return len;
 800137c:	687b      	ldr	r3, [r7, #4]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <_close>:

int _close(int file)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
	return -1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013ae:	605a      	str	r2, [r3, #4]
	return 0;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <_isatty>:

int _isatty(int file)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
	return 1;
 80013c6:	2301      	movs	r3, #1
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
	return 0;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013f8:	4a14      	ldr	r2, [pc, #80]	; (800144c <_sbrk+0x5c>)
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <_sbrk+0x60>)
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <_sbrk+0x64>)
 800140e:	4a12      	ldr	r2, [pc, #72]	; (8001458 <_sbrk+0x68>)
 8001410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	429a      	cmp	r2, r3
 800141e:	d207      	bcs.n	8001430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001420:	f009 fd9c 	bl	800af5c <__errno>
 8001424:	4603      	mov	r3, r0
 8001426:	220c      	movs	r2, #12
 8001428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295
 800142e:	e009      	b.n	8001444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <_sbrk+0x64>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	4a05      	ldr	r2, [pc, #20]	; (8001454 <_sbrk+0x64>)
 8001440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20020000 	.word	0x20020000
 8001450:	00000400 	.word	0x00000400
 8001454:	20000384 	.word	0x20000384
 8001458:	20001e40 	.word	0x20001e40

0800145c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001460:	4b06      	ldr	r3, [pc, #24]	; (800147c <SystemInit+0x20>)
 8001462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001466:	4a05      	ldr	r2, [pc, #20]	; (800147c <SystemInit+0x20>)
 8001468:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800146c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001484:	480d      	ldr	r0, [pc, #52]	; (80014bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001486:	490e      	ldr	r1, [pc, #56]	; (80014c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001488:	4a0e      	ldr	r2, [pc, #56]	; (80014c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800148a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800148c:	e002      	b.n	8001494 <LoopCopyDataInit>

0800148e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800148e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001492:	3304      	adds	r3, #4

08001494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001498:	d3f9      	bcc.n	800148e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800149a:	4a0b      	ldr	r2, [pc, #44]	; (80014c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800149c:	4c0b      	ldr	r4, [pc, #44]	; (80014cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800149e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a0:	e001      	b.n	80014a6 <LoopFillZerobss>

080014a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014a4:	3204      	adds	r2, #4

080014a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014a8:	d3fb      	bcc.n	80014a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014aa:	f7ff ffd7 	bl	800145c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ae:	f009 fd5b 	bl	800af68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014b2:	f009 fd47 	bl	800af44 <main>
  bx  lr    
 80014b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c0:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 80014c4:	0800e96c 	.word	0x0800e96c
  ldr r2, =_sbss
 80014c8:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 80014cc:	20001e3c 	.word	0x20001e3c

080014d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014d0:	e7fe      	b.n	80014d0 <ADC_IRQHandler>

080014d2 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b087      	sub	sp, #28
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	60f8      	str	r0, [r7, #12]
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
	/*Making buffer is index initializing */
	bool ret = true;
 80014de:	2301      	movs	r3, #1
 80014e0:	75fb      	strb	r3, [r7, #23]

	p_node->in 		= 0;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
	p_node->out	  = 0;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2200      	movs	r2, #0
 80014ec:	605a      	str	r2, [r3, #4]
	p_node->len   = length;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	609a      	str	r2, [r3, #8]
	p_node->p_buf = p_buf;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	60da      	str	r2, [r3, #12]

	return ret;
 80014fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	371c      	adds	r7, #28
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <qbufferRead>:
	return ret;
}

/* Read qbuffer and input to p_data. */
bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8001508:	b480      	push	{r7}
 800150a:	b087      	sub	sp, #28
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
	bool ret = true;
 8001514:	2301      	movs	r3, #1
 8001516:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < length; i++)
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	e026      	b.n	800156c <qbufferRead+0x64>
	{
		if(p_node->p_buf != NULL)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d009      	beq.n	800153a <qbufferRead+0x32>
		{
			p_data[i] = p_node->p_buf[p_node->out];
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	441a      	add	r2, r3
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	68b9      	ldr	r1, [r7, #8]
 8001534:	440b      	add	r3, r1
 8001536:	7812      	ldrb	r2, [r2, #0]
 8001538:	701a      	strb	r2, [r3, #0]
		}
		if(p_node->out != p_node->in)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	685a      	ldr	r2, [r3, #4]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	429a      	cmp	r2, r3
 8001544:	d00c      	beq.n	8001560 <qbufferRead+0x58>
		{
			/* index update */
			p_node->out = (p_node->out + 1) % p_node->len;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	3301      	adds	r3, #1
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	6892      	ldr	r2, [r2, #8]
 8001550:	fbb3 f1f2 	udiv	r1, r3, r2
 8001554:	fb01 f202 	mul.w	r2, r1, r2
 8001558:	1a9a      	subs	r2, r3, r2
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	e002      	b.n	8001566 <qbufferRead+0x5e>
		}
		else /*when in idx = out idx*/
		{
			ret = false;
 8001560:	2300      	movs	r3, #0
 8001562:	75fb      	strb	r3, [r7, #23]
			break;
 8001564:	e006      	b.n	8001574 <qbufferRead+0x6c>
	for(int i = 0; i < length; i++)
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	3301      	adds	r3, #1
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	429a      	cmp	r2, r3
 8001572:	d8d4      	bhi.n	800151e <qbufferRead+0x16>
		}
	}
	return ret;
 8001574:	7dfb      	ldrb	r3, [r7, #23]
}
 8001576:	4618      	mov	r0, r3
 8001578:	371c      	adds	r7, #28
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <qbufferAvailable>:

/*transmit struct pointer, receive current buffer's data number*/
uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8001582:	b480      	push	{r7}
 8001584:	b085      	sub	sp, #20
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
	uint32_t ret;

	ret = (p_node->len + p_node->in - p_node->out) % p_node->len;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689a      	ldr	r2, [r3, #8]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	441a      	add	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	6892      	ldr	r2, [r2, #8]
 800159e:	fbb3 f1f2 	udiv	r1, r3, r2
 80015a2:	fb01 f202 	mul.w	r2, r1, r2
 80015a6:	1a9b      	subs	r3, r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]

	return ret;
 80015aa:	68fb      	ldr	r3, [r7, #12]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 80015bc:	4b1b      	ldr	r3, [pc, #108]	; (800162c <cliInit+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 80015c2:	4b1a      	ldr	r3, [pc, #104]	; (800162c <cliInit+0x74>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 80015c8:	4b18      	ldr	r3, [pc, #96]	; (800162c <cliInit+0x74>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 80015ce:	4b17      	ldr	r3, [pc, #92]	; (800162c <cliInit+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <cliInit+0x74>)
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <cliInit+0x74>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 80015e6:	4b11      	ldr	r3, [pc, #68]	; (800162c <cliInit+0x74>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 80015ee:	4b0f      	ldr	r3, [pc, #60]	; (800162c <cliInit+0x74>)
 80015f0:	4a0f      	ldr	r2, [pc, #60]	; (8001630 <cliInit+0x78>)
 80015f2:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <cliInit+0x74>)
 80015f8:	4a0e      	ldr	r2, [pc, #56]	; (8001634 <cliInit+0x7c>)
 80015fa:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <cliInit+0x74>)
 8001600:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <cliInit+0x80>)
 8001602:	f8c3 239c 	str.w	r2, [r3, #924]	; 0x39c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <cliInit+0x74>)
 8001608:	4a0c      	ldr	r2, [pc, #48]	; (800163c <cliInit+0x84>)
 800160a:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0

  cliLineClean(&cli_node);
 800160e:	4807      	ldr	r0, [pc, #28]	; (800162c <cliInit+0x74>)
 8001610:	f000 fb9a 	bl	8001d48 <cliLineClean>


  cliAdd("help", cliShowList);
 8001614:	490a      	ldr	r1, [pc, #40]	; (8001640 <cliInit+0x88>)
 8001616:	480b      	ldr	r0, [pc, #44]	; (8001644 <cliInit+0x8c>)
 8001618:	f000 fe54 	bl	80022c4 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 800161c:	490a      	ldr	r1, [pc, #40]	; (8001648 <cliInit+0x90>)
 800161e:	480b      	ldr	r0, [pc, #44]	; (800164c <cliInit+0x94>)
 8001620:	f000 fe50 	bl	80022c4 <cliAdd>

  return true;
 8001624:	2301      	movs	r3, #1
}
 8001626:	4618      	mov	r0, r3
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000388 	.word	0x20000388
 8001630:	08002155 	.word	0x08002155
 8001634:	080021a5 	.word	0x080021a5
 8001638:	080021fd 	.word	0x080021fd
 800163c:	08002245 	.word	0x08002245
 8001640:	08002359 	.word	0x08002359
 8001644:	0800e338 	.word	0x0800e338
 8001648:	080023c9 	.word	0x080023c9
 800164c:	0800e340 	.word	0x0800e340

08001650 <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	6039      	str	r1, [r7, #0]
 800165a:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 800165c:	4a0c      	ldr	r2, [pc, #48]	; (8001690 <cliOpen+0x40>)
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 8001662:	4a0b      	ldr	r2, [pc, #44]	; (8001690 <cliOpen+0x40>)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	6839      	ldr	r1, [r7, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f001 f901 	bl	8002874 <uartOpen>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	bf14      	ite	ne
 8001678:	2301      	movne	r3, #1
 800167a:	2300      	moveq	r3, #0
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4b04      	ldr	r3, [pc, #16]	; (8001690 <cliOpen+0x40>)
 8001680:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 8001682:	4b03      	ldr	r3, [pc, #12]	; (8001690 <cliOpen+0x40>)
 8001684:	7a1b      	ldrb	r3, [r3, #8]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000388 	.word	0x20000388

08001694 <cliOpenLog>:

bool cliOpenLog(uint8_t ch, uint32_t baud)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	71fb      	strb	r3, [r7, #7]
  bool ret;

  cli_node.log_ch = ch;
 80016a0:	4a0d      	ldr	r2, [pc, #52]	; (80016d8 <cliOpenLog+0x44>)
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	7293      	strb	r3, [r2, #10]
  cli_node.log_baud = baud;
 80016a6:	4a0c      	ldr	r2, [pc, #48]	; (80016d8 <cliOpenLog+0x44>)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	60d3      	str	r3, [r2, #12]

  ret = uartOpen(ch, baud);
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	6839      	ldr	r1, [r7, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f001 f8df 	bl	8002874 <uartOpen>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	bf14      	ite	ne
 80016bc:	2301      	movne	r3, #1
 80016be:	2300      	moveq	r3, #0
 80016c0:	73fb      	strb	r3, [r7, #15]

  if (ret == true)
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d002      	beq.n	80016ce <cliOpenLog+0x3a>
  {
    cli_node.is_log = true;
 80016c8:	4b03      	ldr	r3, [pc, #12]	; (80016d8 <cliOpenLog+0x44>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	725a      	strb	r2, [r3, #9]
  }
  return ret;
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000388 	.word	0x20000388

080016dc <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 80016e4:	4b38      	ldr	r3, [pc, #224]	; (80017c8 <cliShowLog+0xec>)
 80016e6:	7a5b      	ldrb	r3, [r3, #9]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d069      	beq.n	80017c0 <cliShowLog+0xe4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	7a9b      	ldrb	r3, [r3, #10]
 80016f0:	4618      	mov	r0, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f893 3245 	ldrb.w	r3, [r3, #581]	; 0x245
 80016f8:	461a      	mov	r2, r3
 80016fa:	4934      	ldr	r1, [pc, #208]	; (80017cc <cliShowLog+0xf0>)
 80016fc:	f001 f9ce 	bl	8002a9c <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	7a9b      	ldrb	r3, [r3, #10]
 8001704:	4618      	mov	r0, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f893 3246 	ldrb.w	r3, [r3, #582]	; 0x246
 800170c:	461a      	mov	r2, r3
 800170e:	4930      	ldr	r1, [pc, #192]	; (80017d0 <cliShowLog+0xf4>)
 8001710:	f001 f9c4 	bl	8002a9c <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	7a9b      	ldrb	r3, [r3, #10]
 8001718:	4618      	mov	r0, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f893 3244 	ldrb.w	r3, [r3, #580]	; 0x244
 8001720:	461a      	mov	r2, r3
 8001722:	492c      	ldr	r1, [pc, #176]	; (80017d4 <cliShowLog+0xf8>)
 8001724:	f001 f9ba 	bl	8002a9c <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	7a9b      	ldrb	r3, [r3, #10]
 800172c:	4618      	mov	r0, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001734:	461a      	mov	r2, r3
 8001736:	4928      	ldr	r1, [pc, #160]	; (80017d8 <cliShowLog+0xfc>)
 8001738:	f001 f9b0 	bl	8002a9c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	7a9b      	ldrb	r3, [r3, #10]
 8001740:	4618      	mov	r0, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001748:	461a      	mov	r2, r3
 800174a:	4924      	ldr	r1, [pc, #144]	; (80017dc <cliShowLog+0x100>)
 800174c:	f001 f9a6 	bl	8002a9c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	7a9b      	ldrb	r3, [r3, #10]
 8001754:	4618      	mov	r0, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800175c:	461a      	mov	r2, r3
 800175e:	4920      	ldr	r1, [pc, #128]	; (80017e0 <cliShowLog+0x104>)
 8001760:	f001 f99c 	bl	8002a9c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	7a9b      	ldrb	r3, [r3, #10]
 8001768:	4618      	mov	r0, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001770:	461a      	mov	r2, r3
 8001772:	491c      	ldr	r1, [pc, #112]	; (80017e4 <cliShowLog+0x108>)
 8001774:	f001 f992 	bl	8002a9c <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 8001778:	2300      	movs	r3, #0
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	e013      	b.n	80017a6 <cliShowLog+0xca>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	7a9b      	ldrb	r3, [r3, #10]
 8001782:	4618      	mov	r0, r3
 8001784:	68fa      	ldr	r2, [r7, #12]
 8001786:	4613      	mov	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	4413      	add	r3, r2
 800178c:	00da      	lsls	r2, r3, #3
 800178e:	1ad2      	subs	r2, r2, r3
 8001790:	f502 73cc 	add.w	r3, r2, #408	; 0x198
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	4413      	add	r3, r2
 8001798:	68fa      	ldr	r2, [r7, #12]
 800179a:	4913      	ldr	r1, [pc, #76]	; (80017e8 <cliShowLog+0x10c>)
 800179c:	f001 f97e 	bl	8002a9c <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	3301      	adds	r3, #1
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 80017ac:	461a      	mov	r2, r3
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4293      	cmp	r3, r2
 80017b2:	dbe4      	blt.n	800177e <cliShowLog+0xa2>
    }
    uartPrintf(p_cli->log_ch, "\n");
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	7a9b      	ldrb	r3, [r3, #10]
 80017b8:	490c      	ldr	r1, [pc, #48]	; (80017ec <cliShowLog+0x110>)
 80017ba:	4618      	mov	r0, r3
 80017bc:	f001 f96e 	bl	8002a9c <uartPrintf>
  }
}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000388 	.word	0x20000388
 80017cc:	0800e344 	.word	0x0800e344
 80017d0:	0800e354 	.word	0x0800e354
 80017d4:	0800e364 	.word	0x0800e364
 80017d8:	0800e374 	.word	0x0800e374
 80017dc:	0800e384 	.word	0x0800e384
 80017e0:	0800e394 	.word	0x0800e394
 80017e4:	0800e3a4 	.word	0x0800e3a4
 80017e8:	0800e3b4 	.word	0x0800e3b4
 80017ec:	0800e3c4 	.word	0x0800e3c4

080017f0 <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	4906      	ldr	r1, [pc, #24]	; (8001818 <cliShowPrompt+0x28>)
 80017fe:	4618      	mov	r0, r3
 8001800:	f001 f94c 	bl	8002a9c <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	4904      	ldr	r1, [pc, #16]	; (800181c <cliShowPrompt+0x2c>)
 800180a:	4618      	mov	r0, r3
 800180c:	f001 f946 	bl	8002a9c <uartPrintf>
}
 8001810:	bf00      	nop
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	0800e3c8 	.word	0x0800e3c8
 800181c:	0800e3cc 	.word	0x0800e3cc

08001820 <cliMain>:

bool cliMain(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 8001824:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <cliMain+0x44>)
 8001826:	7a1b      	ldrb	r3, [r3, #8]
 8001828:	f083 0301 	eor.w	r3, r3, #1
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <cliMain+0x16>
  {
    return false;
 8001832:	2300      	movs	r3, #0
 8001834:	e013      	b.n	800185e <cliMain+0x3e>
  }

  if (uartAvailable(cli_node.ch) > 0)
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <cliMain+0x44>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f001 f8b2 	bl	80029a4 <uartAvailable>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	dd0a      	ble.n	800185c <cliMain+0x3c>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 8001846:	4b07      	ldr	r3, [pc, #28]	; (8001864 <cliMain+0x44>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f001 f8dc 	bl	8002a08 <uartRead>
 8001850:	4603      	mov	r3, r0
 8001852:	b2db      	uxtb	r3, r3
 8001854:	4619      	mov	r1, r3
 8001856:	4803      	ldr	r0, [pc, #12]	; (8001864 <cliMain+0x44>)
 8001858:	f000 f806 	bl	8001868 <cliUpdate>
  }

  return true;
 800185c:	2301      	movs	r3, #1
}
 800185e:	4618      	mov	r0, r3
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000388 	.word	0x20000388

08001868 <cliUpdate>:

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08c      	sub	sp, #48	; 0x30
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8001874:	2300      	movs	r3, #0
 8001876:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001880:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	7c1b      	ldrb	r3, [r3, #16]
 8001886:	2b00      	cmp	r3, #0
 8001888:	f040 816a 	bne.w	8001b60 <cliUpdate+0x2f8>
  {
    switch(rx_data)
 800188c:	78fb      	ldrb	r3, [r7, #3]
 800188e:	2b7f      	cmp	r3, #127	; 0x7f
 8001890:	d02a      	beq.n	80018e8 <cliUpdate+0x80>
 8001892:	2b7f      	cmp	r3, #127	; 0x7f
 8001894:	f300 80da 	bgt.w	8001a4c <cliUpdate+0x1e4>
 8001898:	2b1b      	cmp	r3, #27
 800189a:	d021      	beq.n	80018e0 <cliUpdate+0x78>
 800189c:	2b1b      	cmp	r3, #27
 800189e:	f300 80d5 	bgt.w	8001a4c <cliUpdate+0x1e4>
 80018a2:	2b08      	cmp	r3, #8
 80018a4:	d062      	beq.n	800196c <cliUpdate+0x104>
 80018a6:	2b0d      	cmp	r3, #13
 80018a8:	f040 80d0 	bne.w	8001a4c <cliUpdate+0x1e4>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d005      	beq.n	80018c2 <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 fa60 	bl	8001d7c <cliLineAdd>
          cliRunCmd(p_cli);
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f000 fb4d 	bl	8001f5c <cliRunCmd>
        }

        line->count = 0;
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        line->cursor = 0;
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        line->buf[0] = 0;
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	2200      	movs	r2, #0
 80018d6:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff ff89 	bl	80017f0 <cliShowPrompt>
        break;
 80018de:	e146      	b.n	8001b6e <cliUpdate+0x306>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2201      	movs	r2, #1
 80018e4:	741a      	strb	r2, [r3, #16]
        break;
 80018e6:	e142      	b.n	8001b6e <cliUpdate+0x306>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80018f4:	429a      	cmp	r2, r3
 80018f6:	f080 8135 	bcs.w	8001b64 <cliUpdate+0x2fc>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 800190a:	2301      	movs	r3, #1
 800190c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800190e:	e013      	b.n	8001938 <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001916:	461a      	mov	r2, r3
 8001918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800191a:	441a      	add	r2, r3
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001922:	4619      	mov	r1, r3
 8001924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001926:	440b      	add	r3, r1
 8001928:	3b01      	subs	r3, #1
 800192a:	69f9      	ldr	r1, [r7, #28]
 800192c:	5c89      	ldrb	r1, [r1, r2]
 800192e:	69fa      	ldr	r2, [r7, #28]
 8001930:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 8001932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001934:	3301      	adds	r3, #1
 8001936:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001938:	7efb      	ldrb	r3, [r7, #27]
 800193a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800193c:	429a      	cmp	r2, r3
 800193e:	dbe7      	blt.n	8001910 <cliUpdate+0xa8>
          }

          line->count--;
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001946:	3b01      	subs	r3, #1
 8001948:	b2da      	uxtb	r2, r3
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
          line->buf[line->count] = 0;
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001956:	461a      	mov	r2, r3
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	2100      	movs	r1, #0
 800195c:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	498f      	ldr	r1, [pc, #572]	; (8001ba0 <cliUpdate+0x338>)
 8001964:	4618      	mov	r0, r3
 8001966:	f001 f899 	bl	8002a9c <uartPrintf>
        }
        break;
 800196a:	e0fb      	b.n	8001b64 <cliUpdate+0x2fc>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001972:	2b00      	cmp	r3, #0
 8001974:	d055      	beq.n	8001a22 <cliUpdate+0x1ba>
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800197c:	2b00      	cmp	r3, #0
 800197e:	d050      	beq.n	8001a22 <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800198c:	429a      	cmp	r2, r3
 800198e:	d10e      	bne.n	80019ae <cliUpdate+0x146>
          {
            line->count--;
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001996:	3b01      	subs	r3, #1
 8001998:	b2da      	uxtb	r2, r3
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
            line->buf[line->count] = 0;
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80019a6:	461a      	mov	r2, r3
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	2100      	movs	r1, #0
 80019ac:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d231      	bcs.n	8001a22 <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80019d2:	e013      	b.n	80019fc <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019da:	461a      	mov	r2, r3
 80019dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019de:	441a      	add	r2, r3
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019e6:	4619      	mov	r1, r3
 80019e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ea:	440b      	add	r3, r1
 80019ec:	3b01      	subs	r3, #1
 80019ee:	69f9      	ldr	r1, [r7, #28]
 80019f0:	5c89      	ldrb	r1, [r1, r2]
 80019f2:	69fa      	ldr	r2, [r7, #28]
 80019f4:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 80019f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019f8:	3301      	adds	r3, #1
 80019fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80019fc:	7ebb      	ldrb	r3, [r7, #26]
 80019fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a00:	429a      	cmp	r2, r3
 8001a02:	dbe7      	blt.n	80019d4 <cliUpdate+0x16c>
            }

            line->count--;
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
            line->buf[line->count] = 0;
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	2100      	movs	r1, #0
 8001a20:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	f000 809d 	beq.w	8001b68 <cliUpdate+0x300>
        {
          line->cursor--;
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a34:	3b01      	subs	r3, #1
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	4958      	ldr	r1, [pc, #352]	; (8001ba4 <cliUpdate+0x33c>)
 8001a44:	4618      	mov	r0, r3
 8001a46:	f001 f829 	bl	8002a9c <uartPrintf>
        }
        break;
 8001a4a:	e08d      	b.n	8001b68 <cliUpdate+0x300>


      default:
        if ((line->count + 1) < line->buf_len)
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a52:	3301      	adds	r3, #1
 8001a54:	69fa      	ldr	r2, [r7, #28]
 8001a56:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	f280 8086 	bge.w	8001b6c <cliUpdate+0x304>
        {
          if (line->cursor == line->count)
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d125      	bne.n	8001abc <cliUpdate+0x254>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	1cfb      	adds	r3, r7, #3
 8001a78:	2201      	movs	r2, #1
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f000 ffe4 	bl	8002a48 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a86:	461a      	mov	r2, r3
 8001a88:	78f9      	ldrb	r1, [r7, #3]
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a94:	3301      	adds	r3, #1
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
            line->cursor++;
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            line->buf[line->count] = 0;
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	2100      	movs	r1, #0
 8001aba:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d24f      	bcs.n	8001b6c <cliUpdate+0x304>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 8001adc:	2300      	movs	r3, #0
 8001ade:	627b      	str	r3, [r7, #36]	; 0x24
 8001ae0:	e013      	b.n	8001b0a <cliUpdate+0x2a2>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001ae8:	461a      	mov	r2, r3
 8001aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	1e5a      	subs	r2, r3, #1
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001af6:	4619      	mov	r1, r3
 8001af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afa:	1acb      	subs	r3, r1, r3
 8001afc:	69f9      	ldr	r1, [r7, #28]
 8001afe:	5c89      	ldrb	r1, [r1, r2]
 8001b00:	69fa      	ldr	r2, [r7, #28]
 8001b02:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b06:	3301      	adds	r3, #1
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
 8001b0a:	7e7b      	ldrb	r3, [r7, #25]
 8001b0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	dbe7      	blt.n	8001ae2 <cliUpdate+0x27a>
            }
            line->buf[line->cursor] = rx_data;
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b18:	461a      	mov	r2, r3
 8001b1a:	78f9      	ldrb	r1, [r7, #3]
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001b26:	3301      	adds	r3, #1
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
            line->cursor++;
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b36:	3301      	adds	r3, #1
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            line->buf[line->count] = 0;
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001b46:	461a      	mov	r2, r3
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	4618      	mov	r0, r3
 8001b54:	78fb      	ldrb	r3, [r7, #3]
 8001b56:	461a      	mov	r2, r3
 8001b58:	4913      	ldr	r1, [pc, #76]	; (8001ba8 <cliUpdate+0x340>)
 8001b5a:	f000 ff9f 	bl	8002a9c <uartPrintf>
          }
        }
        break;
 8001b5e:	e005      	b.n	8001b6c <cliUpdate+0x304>
    }
  }
 8001b60:	bf00      	nop
 8001b62:	e004      	b.n	8001b6e <cliUpdate+0x306>
        break;
 8001b64:	bf00      	nop
 8001b66:	e002      	b.n	8001b6e <cliUpdate+0x306>
        break;
 8001b68:	bf00      	nop
 8001b6a:	e000      	b.n	8001b6e <cliUpdate+0x306>
        break;
 8001b6c:	bf00      	nop

  switch(p_cli->state)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	7c1b      	ldrb	r3, [r3, #16]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	2b03      	cmp	r3, #3
 8001b76:	f200 80d9 	bhi.w	8001d2c <cliUpdate+0x4c4>
 8001b7a:	a201      	add	r2, pc, #4	; (adr r2, 8001b80 <cliUpdate+0x318>)
 8001b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b80:	08001b91 	.word	0x08001b91
 8001b84:	08001b99 	.word	0x08001b99
 8001b88:	08001bad 	.word	0x08001bad
 8001b8c:	08001d23 	.word	0x08001d23
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2202      	movs	r2, #2
 8001b94:	741a      	strb	r2, [r3, #16]
      break;
 8001b96:	e0c9      	b.n	8001d2c <cliUpdate+0x4c4>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	741a      	strb	r2, [r3, #16]
      break;
 8001b9e:	e0c5      	b.n	8001d2c <cliUpdate+0x4c4>
 8001ba0:	0800e3d4 	.word	0x0800e3d4
 8001ba4:	0800e3dc 	.word	0x0800e3dc
 8001ba8:	0800e3e4 	.word	0x0800e3e4

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 8001bb2:	78fb      	ldrb	r3, [r7, #3]
 8001bb4:	2b44      	cmp	r3, #68	; 0x44
 8001bb6:	d11b      	bne.n	8001bf0 <cliUpdate+0x388>
      {
        if (line->cursor > 0)
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d016      	beq.n	8001bf0 <cliUpdate+0x388>
        {
          line->cursor--;
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
          tx_buf[0] = 0x1B;
 8001bd2:	231b      	movs	r3, #27
 8001bd4:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001bd6:	235b      	movs	r3, #91	; 0x5b
 8001bd8:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001bda:	78fb      	ldrb	r3, [r7, #3]
 8001bdc:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f107 030c 	add.w	r3, r7, #12
 8001be8:	2203      	movs	r2, #3
 8001bea:	4619      	mov	r1, r3
 8001bec:	f000 ff2c 	bl	8002a48 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 8001bf0:	78fb      	ldrb	r3, [r7, #3]
 8001bf2:	2b43      	cmp	r3, #67	; 0x43
 8001bf4:	d11e      	bne.n	8001c34 <cliUpdate+0x3cc>
      {
        if (line->cursor < line->buf_len)
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d207      	bcs.n	8001c16 <cliUpdate+0x3ae>
        {
          line->cursor++;
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	b2da      	uxtb	r2, r3
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        }
        tx_buf[0] = 0x1B;
 8001c16:	231b      	movs	r3, #27
 8001c18:	733b      	strb	r3, [r7, #12]
        tx_buf[1] = 0x5B;
 8001c1a:	235b      	movs	r3, #91	; 0x5b
 8001c1c:	737b      	strb	r3, [r7, #13]
        tx_buf[2] = rx_data;
 8001c1e:	78fb      	ldrb	r3, [r7, #3]
 8001c20:	73bb      	strb	r3, [r7, #14]
        uartWrite(p_cli->ch, tx_buf, 3);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f107 030c 	add.w	r3, r7, #12
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f000 ff0a 	bl	8002a48 <uartWrite>
      }

      if (rx_data == CLI_KEY_UP)
 8001c34:	78fb      	ldrb	r3, [r7, #3]
 8001c36:	2b41      	cmp	r3, #65	; 0x41
 8001c38:	d10d      	bne.n	8001c56 <cliUpdate+0x3ee>
      {
        cliLineChange(p_cli, true);
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 f8f1 	bl	8001e24 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	461a      	mov	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4610      	mov	r0, r2
 8001c52:	f000 ff23 	bl	8002a9c <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 8001c56:	78fb      	ldrb	r3, [r7, #3]
 8001c58:	2b42      	cmp	r3, #66	; 0x42
 8001c5a:	d10d      	bne.n	8001c78 <cliUpdate+0x410>
      {
        cliLineChange(p_cli, false);
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f8e0 	bl	8001e24 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001c70:	4619      	mov	r1, r3
 8001c72:	4610      	mov	r0, r2
 8001c74:	f000 ff12 	bl	8002a9c <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 8001c78:	78fb      	ldrb	r3, [r7, #3]
 8001c7a:	2b31      	cmp	r3, #49	; 0x31
 8001c7c:	d110      	bne.n	8001ca0 <cliUpdate+0x438>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	492c      	ldr	r1, [pc, #176]	; (8001d40 <cliUpdate+0x4d8>)
 8001c8e:	f000 ff05 	bl	8002a9c <uartPrintf>
        line->cursor = 0;
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        p_cli->state = CLI_RX_SP4;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2204      	movs	r2, #4
 8001c9e:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 8001ca0:	78fb      	ldrb	r3, [r7, #3]
 8001ca2:	2b34      	cmp	r3, #52	; 0x34
 8001ca4:	d141      	bne.n	8001d2a <cliUpdate+0x4c2>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d211      	bcs.n	8001cda <cliUpdate+0x472>
        {
          mov_len = line->count - line->cursor;
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	8afb      	ldrh	r3, [r7, #22]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	491b      	ldr	r1, [pc, #108]	; (8001d44 <cliUpdate+0x4dc>)
 8001cd6:	f000 fee1 	bl	8002a9c <uartPrintf>
        }
        if (line->cursor > line->count)
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d911      	bls.n	8001d0e <cliUpdate+0x4a6>
        {
          mov_len = line->cursor - line->count;
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	8afb      	ldrh	r3, [r7, #22]
 8001d06:	461a      	mov	r2, r3
 8001d08:	490d      	ldr	r1, [pc, #52]	; (8001d40 <cliUpdate+0x4d8>)
 8001d0a:	f000 fec7 	bl	8002a9c <uartPrintf>
        }
        line->cursor = line->count;
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        p_cli->state = CLI_RX_SP4;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2204      	movs	r2, #4
 8001d1e:	741a      	strb	r2, [r3, #16]
      }
      break;
 8001d20:	e003      	b.n	8001d2a <cliUpdate+0x4c2>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	741a      	strb	r2, [r3, #16]
      break;
 8001d28:	e000      	b.n	8001d2c <cliUpdate+0x4c4>
      break;
 8001d2a:	bf00      	nop
  }



  cliShowLog(p_cli);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f7ff fcd5 	bl	80016dc <cliShowLog>

  return ret;
 8001d32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3730      	adds	r7, #48	; 0x30
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	0800e3f0 	.word	0x0800e3f0
 8001d44:	0800e3f8 	.word	0x0800e3f8

08001d48 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
  p_cli->line.cursor  = 0;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 2245 	strb.w	r2, [r3, #581]	; 0x245
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	221f      	movs	r2, #31
 8001d64:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
  p_cli->line.buf[0]  = 0;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8001d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	6879      	ldr	r1, [r7, #4]
 8001d8e:	4613      	mov	r3, r2
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	4413      	add	r3, r2
 8001d94:	00da      	lsls	r2, r3, #3
 8001d96:	1ad2      	subs	r2, r2, r3
 8001d98:	188b      	adds	r3, r1, r2
 8001d9a:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f503 7409 	add.w	r4, r3, #548	; 0x224
 8001da4:	4694      	mov	ip, r2
 8001da6:	f104 0e20 	add.w	lr, r4, #32
 8001daa:	4665      	mov	r5, ip
 8001dac:	4626      	mov	r6, r4
 8001dae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001db0:	6028      	str	r0, [r5, #0]
 8001db2:	6069      	str	r1, [r5, #4]
 8001db4:	60aa      	str	r2, [r5, #8]
 8001db6:	60eb      	str	r3, [r5, #12]
 8001db8:	3410      	adds	r4, #16
 8001dba:	f10c 0c10 	add.w	ip, ip, #16
 8001dbe:	4574      	cmp	r4, lr
 8001dc0:	d1f3      	bne.n	8001daa <cliLineAdd+0x2e>
 8001dc2:	4663      	mov	r3, ip
 8001dc4:	4622      	mov	r2, r4
 8001dc6:	8811      	ldrh	r1, [r2, #0]
 8001dc8:	7892      	ldrb	r2, [r2, #2]
 8001dca:	8019      	strh	r1, [r3, #0]
 8001dcc:	709a      	strb	r2, [r3, #2]

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001dd4:	2b03      	cmp	r3, #3
 8001dd6:	d807      	bhi.n	8001de8 <cliLineAdd+0x6c>
  {
    p_cli->hist_line_count++;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001dde:	3301      	adds	r3, #1
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001dee:	b25a      	sxtb	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	425a      	negs	r2, r3
 8001e00:	f003 0303 	and.w	r3, r3, #3
 8001e04:	f002 0203 	and.w	r2, r2, #3
 8001e08:	bf58      	it	pl
 8001e0a:	4253      	negpl	r3, r2
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  p_cli->hist_line_new  = true;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e24 <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 8001e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 8088 	beq.w	8001f4c <cliLineChange+0x128>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3245 	ldrb.w	r3, [r3, #581]	; 0x245
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d009      	beq.n	8001e5a <cliLineChange+0x36>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f893 3245 	ldrb.w	r3, [r3, #581]	; 0x245
 8001e52:	461a      	mov	r2, r3
 8001e54:	493f      	ldr	r1, [pc, #252]	; (8001f54 <cliLineChange+0x130>)
 8001e56:	f000 fe21 	bl	8002a9c <uartPrintf>
  }
  if (p_cli->line.count > 0)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f893 3246 	ldrb.w	r3, [r3, #582]	; 0x246
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d009      	beq.n	8001e78 <cliLineChange+0x54>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 3246 	ldrb.w	r3, [r3, #582]	; 0x246
 8001e70:	461a      	mov	r2, r3
 8001e72:	4939      	ldr	r1, [pc, #228]	; (8001f58 <cliLineChange+0x134>)
 8001e74:	f000 fe12 	bl	8002a9c <uartPrintf>
  }


  if (key_up == true)
 8001e78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d125      	bne.n	8001ecc <cliLineChange+0xa8>
  {
    if (p_cli->hist_line_new == true)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d006      	beq.n	8001e98 <cliLineChange+0x74>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001e90:	b25a      	sxtb	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001ea6:	4413      	add	r3, r2
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8001eb0:	fb93 f1f2 	sdiv	r1, r3, r2
 8001eb4:	fb01 f202 	mul.w	r2, r1, r2
 8001eb8:	1a9b      	subs	r3, r3, r2
 8001eba:	b25a      	sxtb	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001ec8:	73fb      	strb	r3, [r7, #15]
 8001eca:	e013      	b.n	8001ef4 <cliLineChange+0xd0>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8001eda:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ede:	fb01 f202 	mul.w	r2, r1, r2
 8001ee2:	1a9b      	subs	r3, r3, r2
 8001ee4:	b25a      	sxtb	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001ef2:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 8001ef4:	7bfa      	ldrb	r2, [r7, #15]
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	00da      	lsls	r2, r3, #3
 8001f02:	1ad2      	subs	r2, r2, r3
 8001f04:	1883      	adds	r3, r0, r2
 8001f06:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8001f0a:	461c      	mov	r4, r3
 8001f0c:	f501 7609 	add.w	r6, r1, #548	; 0x224
 8001f10:	f104 0c20 	add.w	ip, r4, #32
 8001f14:	4635      	mov	r5, r6
 8001f16:	4623      	mov	r3, r4
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	6859      	ldr	r1, [r3, #4]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f22:	3410      	adds	r4, #16
 8001f24:	3610      	adds	r6, #16
 8001f26:	4564      	cmp	r4, ip
 8001f28:	d1f4      	bne.n	8001f14 <cliLineChange+0xf0>
 8001f2a:	4633      	mov	r3, r6
 8001f2c:	4622      	mov	r2, r4
 8001f2e:	8811      	ldrh	r1, [r2, #0]
 8001f30:	7892      	ldrb	r2, [r2, #2]
 8001f32:	8019      	strh	r1, [r3, #0]
 8001f34:	709a      	strb	r2, [r3, #2]
  p_cli->line.cursor = p_cli->line.count;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 2246 	ldrb.w	r2, [r3, #582]	; 0x246
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f883 2245 	strb.w	r2, [r3, #581]	; 0x245

  p_cli->hist_line_new = false;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 8001f4a:	e000      	b.n	8001f4e <cliLineChange+0x12a>
    return;
 8001f4c:	bf00      	nop
}
 8001f4e:	3714      	adds	r7, #20
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f54:	0800e3f0 	.word	0x0800e3f0
 8001f58:	0800e400 	.word	0x0800e400

08001f5c <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001f64:	2300      	movs	r3, #0
 8001f66:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true) /*string input confirm     */
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f000 f851 	bl	8002010 <cliParseArgs>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d046      	beq.n	8002002 <cliRunCmd+0xa6>
  {
    cliPrintf("\r\n");
 8001f74:	4825      	ldr	r0, [pc, #148]	; (800200c <cliRunCmd+0xb0>)
 8001f76:	f000 f893 	bl	80020a0 <cliPrintf>

    cliToUpper(p_cli->argv[0]);/* */
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001f80:	4618      	mov	r0, r3
 8001f82:	f000 f8b3 	bl	80020ec <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 8001f86:	2300      	movs	r3, #0
 8001f88:	60fb      	str	r3, [r7, #12]
 8001f8a:	e033      	b.n	8001ff4 <cliRunCmd+0x98>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0) /*   string   */
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	4613      	mov	r3, r2
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	4413      	add	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	f7fe f91a 	bl	80001e0 <strcmp>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d11d      	bne.n	8001fee <cliRunCmd+0x92>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
        p_cli->cmd_args.argv = &p_cli->argv[1]; /*    payload */
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args); /*callback  */
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	440b      	add	r3, r1
 8001fdc:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	f502 7263 	add.w	r2, r2, #908	; 0x38c
 8001fe8:	4610      	mov	r0, r2
 8001fea:	4798      	blx	r3
        break;
 8001fec:	e009      	b.n	8002002 <cliRunCmd+0xa6>
    for (int i=0; i<p_cli->cmd_count; i++)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4293      	cmp	r3, r2
 8002000:	dbc4      	blt.n	8001f8c <cliRunCmd+0x30>
      }// YOUTUBE 15:49      memo_log   
    }
  }

  return ret;
 8002002:	7afb      	ldrb	r3, [r7, #11]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3710      	adds	r7, #16
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	0800e408 	.word	0x0800e408

08002010 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002018:	2300      	movs	r3, #0
 800201a:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 800201c:	2300      	movs	r3, #0
 800201e:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  cmdline = (char *)p_cli->line.buf;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f503 7309 	add.w	r3, r3, #548	; 0x224
 800202e:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8002036:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8002038:	8afb      	ldrh	r3, [r7, #22]
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4413      	add	r3, r2
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8002044:	4b15      	ldr	r3, [pc, #84]	; (800209c <cliParseArgs+0x8c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f107 0208 	add.w	r2, r7, #8
 800204c:	4619      	mov	r1, r3
 800204e:	6938      	ldr	r0, [r7, #16]
 8002050:	f009 fe64 	bl	800bd1c <strtok_r>
 8002054:	61b8      	str	r0, [r7, #24]
 8002056:	e010      	b.n	800207a <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 8002058:	8afb      	ldrh	r3, [r7, #22]
 800205a:	1c5a      	adds	r2, r3, #1
 800205c:	82fa      	strh	r2, [r7, #22]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	4413      	add	r3, r2
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8002068:	4b0c      	ldr	r3, [pc, #48]	; (800209c <cliParseArgs+0x8c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f107 0208 	add.w	r2, r7, #8
 8002070:	4619      	mov	r1, r3
 8002072:	2000      	movs	r0, #0
 8002074:	f009 fe52 	bl	800bd1c <strtok_r>
 8002078:	61b8      	str	r0, [r7, #24]
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d1eb      	bne.n	8002058 <cliParseArgs+0x48>
  }

  p_cli->argc = argc; /*parameter number*/
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	8afa      	ldrh	r2, [r7, #22]
 8002084:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  if (argc > 0)
 8002088:	8afb      	ldrh	r3, [r7, #22]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <cliParseArgs+0x82>
  {
    ret = true;
 800208e:	2301      	movs	r3, #1
 8002090:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 8002092:	7ffb      	ldrb	r3, [r7, #31]
}
 8002094:	4618      	mov	r0, r3
 8002096:	3720      	adds	r7, #32
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000004 	.word	0x20000004

080020a0 <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 80020a0:	b40f      	push	{r0, r1, r2, r3}
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b084      	sub	sp, #16
 80020a6:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 80020a8:	f107 031c 	add.w	r3, r7, #28
 80020ac:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 80020ae:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <cliPrintf+0x48>)
 80020b0:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f103 0011 	add.w	r0, r3, #17
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020c0:	f009 fed8 	bl	800be74 <vsniprintf>
 80020c4:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	3311      	adds	r3, #17
 80020d0:	68ba      	ldr	r2, [r7, #8]
 80020d2:	4619      	mov	r1, r3
 80020d4:	f000 fcb8 	bl	8002a48 <uartWrite>
}
 80020d8:	bf00      	nop
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80020e2:	b004      	add	sp, #16
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	20000388 	.word	0x20000388

080020ec <cliToUpper>:

void cliToUpper(char *str)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80020f4:	2300      	movs	r3, #0
 80020f6:	81fb      	strh	r3, [r7, #14]
 80020f8:	e018      	b.n	800212c <cliToUpper+0x40>
  {
    str_ch = str[i];
 80020fa:	89fb      	ldrh	r3, [r7, #14]
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	4413      	add	r3, r2
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8002104:	7b7b      	ldrb	r3, [r7, #13]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d014      	beq.n	8002134 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 800210a:	7b7b      	ldrb	r3, [r7, #13]
 800210c:	2b60      	cmp	r3, #96	; 0x60
 800210e:	d905      	bls.n	800211c <cliToUpper+0x30>
 8002110:	7b7b      	ldrb	r3, [r7, #13]
 8002112:	2b7a      	cmp	r3, #122	; 0x7a
 8002114:	d802      	bhi.n	800211c <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8002116:	7b7b      	ldrb	r3, [r7, #13]
 8002118:	3b20      	subs	r3, #32
 800211a:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 800211c:	89fb      	ldrh	r3, [r7, #14]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	4413      	add	r3, r2
 8002122:	7b7a      	ldrb	r2, [r7, #13]
 8002124:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8002126:	89fb      	ldrh	r3, [r7, #14]
 8002128:	3301      	adds	r3, #1
 800212a:	81fb      	strh	r3, [r7, #14]
 800212c:	89fb      	ldrh	r3, [r7, #14]
 800212e:	2b0f      	cmp	r3, #15
 8002130:	d9e3      	bls.n	80020fa <cliToUpper+0xe>
 8002132:	e000      	b.n	8002136 <cliToUpper+0x4a>
      break;
 8002134:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8002136:	89fb      	ldrh	r3, [r7, #14]
 8002138:	2b10      	cmp	r3, #16
 800213a:	d105      	bne.n	8002148 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 800213c:	89fb      	ldrh	r3, [r7, #14]
 800213e:	3b01      	subs	r3, #1
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	4413      	add	r3, r2
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
  }
}
 8002148:	bf00      	nop
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8002162:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <cliArgsGetData+0x4c>)
 8002164:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	b29a      	uxth	r2, r3
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
 8002170:	429a      	cmp	r2, r3
 8002172:	d301      	bcc.n	8002178 <cliArgsGetData+0x24>
  {
    return 0;
 8002174:	2300      	movs	r3, #0
 8002176:	e00e      	b.n	8002196 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	f8d3 2390 	ldr.w	r2, [r3, #912]	; 0x390
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4413      	add	r3, r2
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	4618      	mov	r0, r3
 800218c:	f009 fe3c 	bl	800be08 <strtoul>
 8002190:	4603      	mov	r3, r0
 8002192:	60fb      	str	r3, [r7, #12]

  return ret;
 8002194:	68fb      	ldr	r3, [r7, #12]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	20000388 	.word	0x20000388

080021a4 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 80021ae:	f04f 0300 	mov.w	r3, #0
 80021b2:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80021b4:	4b10      	ldr	r3, [pc, #64]	; (80021f8 <cliArgsGetFloat+0x54>)
 80021b6:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80021b8:	79fb      	ldrb	r3, [r7, #7]
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d302      	bcc.n	80021cc <cliArgsGetFloat+0x28>
  {
    return 0;
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	e00d      	b.n	80021e8 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f8d3 2390 	ldr.w	r2, [r3, #912]	; 0x390
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2100      	movs	r1, #0
 80021dc:	4618      	mov	r0, r3
 80021de:	f009 fd19 	bl	800bc14 <strtof>
 80021e2:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 80021e6:	68fb      	ldr	r3, [r7, #12]
}
 80021e8:	ee07 3a90 	vmov	s15, r3
 80021ec:	eeb0 0a67 	vmov.f32	s0, s15
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20000388 	.word	0x20000388

080021fc <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800220a:	4b0d      	ldr	r3, [pc, #52]	; (8002240 <cliArgsGetStr+0x44>)
 800220c:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	b29a      	uxth	r2, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
 8002218:	429a      	cmp	r2, r3
 800221a:	d301      	bcc.n	8002220 <cliArgsGetStr+0x24>
  {
    return 0;
 800221c:	2300      	movs	r3, #0
 800221e:	e008      	b.n	8002232 <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f8d3 2390 	ldr.w	r2, [r3, #912]	; 0x390
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	60fb      	str	r3, [r7, #12]

  return ret;
 8002230:	68fb      	ldr	r3, [r7, #12]
}
 8002232:	4618      	mov	r0, r3
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	20000388 	.word	0x20000388

08002244 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	6039      	str	r1, [r7, #0]
 800224e:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002250:	2300      	movs	r3, #0
 8002252:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <cliArgsIsStr+0x50>)
 8002256:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	b29a      	uxth	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
 8002262:	429a      	cmp	r2, r3
 8002264:	d301      	bcc.n	800226a <cliArgsIsStr+0x26>
  {
    return 0;
 8002266:	2300      	movs	r3, #0
 8002268:	e010      	b.n	800228c <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	f8d3 2390 	ldr.w	r2, [r3, #912]	; 0x390
 8002270:	79fb      	ldrb	r3, [r7, #7]
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4619      	mov	r1, r3
 800227a:	6838      	ldr	r0, [r7, #0]
 800227c:	f7fd ffb0 	bl	80001e0 <strcmp>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <cliArgsIsStr+0x46>
  {
    ret = true;
 8002286:	2301      	movs	r3, #1
 8002288:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000388 	.word	0x20000388

08002298 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 800229e:	4b08      	ldr	r3, [pc, #32]	; (80022c0 <cliKeepLoop+0x28>)
 80022a0:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 fb7c 	bl	80029a4 <uartAvailable>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <cliKeepLoop+0x1e>
  {
    return true;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e000      	b.n	80022b8 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 80022b6:	2300      	movs	r3, #0
  }
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000388 	.word	0x20000388

080022c4 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  bool ret = true;
 80022ce:	2301      	movs	r3, #1
 80022d0:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 80022d2:	4b20      	ldr	r3, [pc, #128]	; (8002354 <cliAdd+0x90>)
 80022d4:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 80022dc:	2b0f      	cmp	r3, #15
 80022de:	d901      	bls.n	80022e4 <cliAdd+0x20>
  {
    return false;
 80022e0:	2300      	movs	r3, #0
 80022e2:	e032      	b.n	800234a <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 80022ea:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 80022ec:	89fa      	ldrh	r2, [r7, #14]
 80022ee:	4613      	mov	r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	4413      	add	r3, r2
 80022fe:	3304      	adds	r3, #4
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	4618      	mov	r0, r3
 8002304:	f008 fe5c 	bl	800afc0 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8002308:	89fa      	ldrh	r2, [r7, #14]
 800230a:	6939      	ldr	r1, [r7, #16]
 800230c:	4613      	mov	r3, r2
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	4413      	add	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	440b      	add	r3, r1
 8002316:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 800231e:	89fa      	ldrh	r2, [r7, #14]
 8002320:	4613      	mov	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4413      	add	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	4413      	add	r3, r2
 8002330:	3304      	adds	r3, #4
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff feda 	bl	80020ec <cliToUpper>

  p_cli->cmd_count++;
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 800233e:	3301      	adds	r3, #1
 8002340:	b29a      	uxth	r2, r3
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	f8a3 2248 	strh.w	r2, [r3, #584]	; 0x248

  return ret;
 8002348:	7dfb      	ldrb	r3, [r7, #23]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000388 	.word	0x20000388

08002358 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /*there is no return*/
  cli_t *p_cli = &cli_node;
 8002360:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <cliShowList+0x60>)
 8002362:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 8002364:	4815      	ldr	r0, [pc, #84]	; (80023bc <cliShowList+0x64>)
 8002366:	f7ff fe9b 	bl	80020a0 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 800236a:	4815      	ldr	r0, [pc, #84]	; (80023c0 <cliShowList+0x68>)
 800236c:	f7ff fe98 	bl	80020a0 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8002370:	2300      	movs	r3, #0
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	e012      	b.n	800239c <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	4613      	mov	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8002384:	68ba      	ldr	r2, [r7, #8]
 8002386:	4413      	add	r3, r2
 8002388:	3304      	adds	r3, #4
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff fe88 	bl	80020a0 <cliPrintf>
    cliPrintf("\r\n");
 8002390:	480a      	ldr	r0, [pc, #40]	; (80023bc <cliShowList+0x64>)
 8002392:	f7ff fe85 	bl	80020a0 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	3301      	adds	r3, #1
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 80023a2:	461a      	mov	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4293      	cmp	r3, r2
 80023a8:	dbe5      	blt.n	8002376 <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 80023aa:	4806      	ldr	r0, [pc, #24]	; (80023c4 <cliShowList+0x6c>)
 80023ac:	f7ff fe78 	bl	80020a0 <cliPrintf>
}
 80023b0:	bf00      	nop
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	20000388 	.word	0x20000388
 80023bc:	0800e408 	.word	0x0800e408
 80023c0:	0800e40c 	.word	0x0800e40c
 80023c4:	0800e42c 	.word	0x0800e42c

080023c8 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08c      	sub	sp, #48	; 0x30
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 80023d0:	2310      	movs	r3, #16
 80023d2:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	881b      	ldrh	r3, [r3, #0]
 80023d8:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	881b      	ldrh	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d103      	bne.n	80023f0 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 80023e8:	4840      	ldr	r0, [pc, #256]	; (80024ec <cliMemoryDump+0x124>)
 80023ea:	f7ff fe59 	bl	80020a0 <cliPrintf>
 80023ee:	e07a      	b.n	80024e6 <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	dd09      	ble.n	800240a <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	3304      	adds	r3, #4
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2200      	movs	r2, #0
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f009 fd01 	bl	800be08 <strtoul>
 8002406:	4603      	mov	r3, r0
 8002408:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2200      	movs	r2, #0
 8002410:	2100      	movs	r1, #0
 8002412:	4618      	mov	r0, r3
 8002414:	f009 fcf8 	bl	800be08 <strtoul>
 8002418:	4603      	mov	r3, r0
 800241a:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 800241c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241e:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 8002420:	4833      	ldr	r0, [pc, #204]	; (80024f0 <cliMemoryDump+0x128>)
 8002422:	f7ff fe3d 	bl	80020a0 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 8002426:	2300      	movs	r3, #0
 8002428:	62fb      	str	r3, [r7, #44]	; 0x2c
 800242a:	e058      	b.n	80024de <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 800242c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800242e:	f003 0303 	and.w	r3, r3, #3
 8002432:	2b00      	cmp	r3, #0
 8002434:	d104      	bne.n	8002440 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	4619      	mov	r1, r3
 800243a:	482e      	ldr	r0, [pc, #184]	; (80024f4 <cliMemoryDump+0x12c>)
 800243c:	f7ff fe30 	bl	80020a0 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 8002440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4619      	mov	r1, r3
 8002446:	482c      	ldr	r0, [pc, #176]	; (80024f8 <cliMemoryDump+0x130>)
 8002448:	f7ff fe2a 	bl	80020a0 <cliPrintf>

    if ((idx%4) == 3)
 800244c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800244e:	425a      	negs	r2, r3
 8002450:	f003 0303 	and.w	r3, r3, #3
 8002454:	f002 0203 	and.w	r2, r2, #3
 8002458:	bf58      	it	pl
 800245a:	4253      	negpl	r3, r2
 800245c:	2b03      	cmp	r3, #3
 800245e:	d138      	bne.n	80024d2 <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 8002460:	4826      	ldr	r0, [pc, #152]	; (80024fc <cliMemoryDump+0x134>)
 8002462:	f7ff fe1d 	bl	80020a0 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 8002466:	2300      	movs	r3, #0
 8002468:	623b      	str	r3, [r7, #32]
 800246a:	e02c      	b.n	80024c6 <cliMemoryDump+0xfe>
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	681b      	ldr	r3, [r3, #0]
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8002470:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
 8002476:	e01d      	b.n	80024b4 <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8002478:	f107 020c 	add.w	r2, r7, #12
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	4413      	add	r3, r2
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	2b1f      	cmp	r3, #31
 8002484:	d910      	bls.n	80024a8 <cliMemoryDump+0xe0>
 8002486:	f107 020c 	add.w	r2, r7, #12
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	4413      	add	r3, r2
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b7e      	cmp	r3, #126	; 0x7e
 8002492:	d809      	bhi.n	80024a8 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 8002494:	f107 020c 	add.w	r2, r7, #12
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	4413      	add	r3, r2
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	4619      	mov	r1, r3
 80024a0:	4817      	ldr	r0, [pc, #92]	; (8002500 <cliMemoryDump+0x138>)
 80024a2:	f7ff fdfd 	bl	80020a0 <cliPrintf>
 80024a6:	e002      	b.n	80024ae <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 80024a8:	4816      	ldr	r0, [pc, #88]	; (8002504 <cliMemoryDump+0x13c>)
 80024aa:	f7ff fdf9 	bl	80020a0 <cliPrintf>
        for (i=0;i<4;i++)
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	3301      	adds	r3, #1
 80024b2:	61fb      	str	r3, [r7, #28]
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	ddde      	ble.n	8002478 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	3304      	adds	r3, #4
 80024be:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 80024c0:	6a3b      	ldr	r3, [r7, #32]
 80024c2:	3301      	adds	r3, #1
 80024c4:	623b      	str	r3, [r7, #32]
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	ddcf      	ble.n	800246c <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 80024cc:	480e      	ldr	r0, [pc, #56]	; (8002508 <cliMemoryDump+0x140>)
 80024ce:	f7ff fde7 	bl	80020a0 <cliPrintf>
    }
    addr++;
 80024d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d4:	3304      	adds	r3, #4
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 80024d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024da:	3301      	adds	r3, #1
 80024dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e2:	429a      	cmp	r2, r3
 80024e4:	dba2      	blt.n	800242c <cliMemoryDump+0x64>
  }
}
 80024e6:	3730      	adds	r7, #48	; 0x30
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	0800e44c 	.word	0x0800e44c
 80024f0:	0800e460 	.word	0x0800e460
 80024f4:	0800e468 	.word	0x0800e468
 80024f8:	0800e474 	.word	0x0800e474
 80024fc:	0800e47c 	.word	0x0800e47c
 8002500:	0800e480 	.word	0x0800e480
 8002504:	0800e484 	.word	0x0800e484
 8002508:	0800e488 	.word	0x0800e488

0800250c <flashInit>:
  {FLASH_SECTOR_6, 0x08040000, 131072},
  {FLASH_SECTOR_7, 0x08060000, 131072}
};

bool flashInit(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return true;
 8002510:	2301      	movs	r3, #1
}
 8002512:	4618      	mov	r0, r3
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <ledInit>:

static void cliLed(cli_args_t *args);
#endif

bool ledInit(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b088      	sub	sp, #32
 8002520:	af00      	add	r7, sp, #0
	bool ret = true;
 8002522:	2301      	movs	r3, #1
 8002524:	76fb      	strb	r3, [r7, #27]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002526:	1d3b      	adds	r3, r7, #4
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002534:	2300      	movs	r3, #0
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	4b1f      	ldr	r3, [pc, #124]	; (80025b8 <ledInit+0x9c>)
 800253a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253c:	4a1e      	ldr	r2, [pc, #120]	; (80025b8 <ledInit+0x9c>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6313      	str	r3, [r2, #48]	; 0x30
 8002544:	4b1c      	ldr	r3, [pc, #112]	; (80025b8 <ledInit+0x9c>)
 8002546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	603b      	str	r3, [r7, #0]
 800254e:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002550:	2301      	movs	r3, #1
 8002552:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002558:	2300      	movs	r3, #0
 800255a:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < LED_MAX_CHANNEL; i++)
 800255c:	2300      	movs	r3, #0
 800255e:	61fb      	str	r3, [r7, #28]
 8002560:	e01e      	b.n	80025a0 <ledInit+0x84>
	{
		ledOff(i);
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	b2db      	uxtb	r3, r3
 8002566:	4618      	mov	r0, r3
 8002568:	f000 f82e 	bl	80025c8 <ledOff>
		GPIO_InitStruct.Pin = led_tbl[i].pin;
 800256c:	4913      	ldr	r1, [pc, #76]	; (80025bc <ledInit+0xa0>)
 800256e:	69fa      	ldr	r2, [r7, #28]
 8002570:	4613      	mov	r3, r2
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	4413      	add	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	440b      	add	r3, r1
 800257a:	3304      	adds	r3, #4
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	607b      	str	r3, [r7, #4]
		HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8002580:	490e      	ldr	r1, [pc, #56]	; (80025bc <ledInit+0xa0>)
 8002582:	69fa      	ldr	r2, [r7, #28]
 8002584:	4613      	mov	r3, r2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	440b      	add	r3, r1
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	1d3a      	adds	r2, r7, #4
 8002592:	4611      	mov	r1, r2
 8002594:	4618      	mov	r0, r3
 8002596:	f001 f9ff 	bl	8003998 <HAL_GPIO_Init>
	for(int i = 0; i < LED_MAX_CHANNEL; i++)
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3301      	adds	r3, #1
 800259e:	61fb      	str	r3, [r7, #28]
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	dddd      	ble.n	8002562 <ledInit+0x46>
	}
#ifdef _USE_HW_CLI
	cliAdd("led", cliLed);
 80025a6:	4906      	ldr	r1, [pc, #24]	; (80025c0 <ledInit+0xa4>)
 80025a8:	4806      	ldr	r0, [pc, #24]	; (80025c4 <ledInit+0xa8>)
 80025aa:	f7ff fe8b 	bl	80022c4 <cliAdd>
#endif
	return ret;
 80025ae:	7efb      	ldrb	r3, [r7, #27]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3720      	adds	r7, #32
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40023800 	.word	0x40023800
 80025bc:	20000008 	.word	0x20000008
 80025c0:	0800265d 	.word	0x0800265d
 80025c4:	0800e498 	.word	0x0800e498

080025c8 <ledOff>:
void ledOn(uint8_t ch)
{
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}
void ledOff(uint8_t ch)
{
 80025c8:	b590      	push	{r4, r7, lr}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 80025d2:	79fa      	ldrb	r2, [r7, #7]
 80025d4:	4910      	ldr	r1, [pc, #64]	; (8002618 <ledOff+0x50>)
 80025d6:	4613      	mov	r3, r2
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	4413      	add	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	6818      	ldr	r0, [r3, #0]
 80025e2:	79fa      	ldrb	r2, [r7, #7]
 80025e4:	490c      	ldr	r1, [pc, #48]	; (8002618 <ledOff+0x50>)
 80025e6:	4613      	mov	r3, r2
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	4413      	add	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	440b      	add	r3, r1
 80025f0:	3304      	adds	r3, #4
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	b299      	uxth	r1, r3
 80025f6:	79fa      	ldrb	r2, [r7, #7]
 80025f8:	4c07      	ldr	r4, [pc, #28]	; (8002618 <ledOff+0x50>)
 80025fa:	4613      	mov	r3, r2
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	4413      	add	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4423      	add	r3, r4
 8002604:	3309      	adds	r3, #9
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	461a      	mov	r2, r3
 800260a:	f001 fc2d 	bl	8003e68 <HAL_GPIO_WritePin>
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	bd90      	pop	{r4, r7, pc}
 8002616:	bf00      	nop
 8002618:	20000008 	.word	0x20000008

0800261c <ledToggle>:
void ledToggle(uint8_t ch)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8002626:	79fa      	ldrb	r2, [r7, #7]
 8002628:	490b      	ldr	r1, [pc, #44]	; (8002658 <ledToggle+0x3c>)
 800262a:	4613      	mov	r3, r2
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4413      	add	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	440b      	add	r3, r1
 8002634:	6818      	ldr	r0, [r3, #0]
 8002636:	79fa      	ldrb	r2, [r7, #7]
 8002638:	4907      	ldr	r1, [pc, #28]	; (8002658 <ledToggle+0x3c>)
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	3304      	adds	r3, #4
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	b29b      	uxth	r3, r3
 800264a:	4619      	mov	r1, r3
 800264c:	f001 fc25 	bl	8003e9a <HAL_GPIO_TogglePin>
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	20000008 	.word	0x20000008

0800265c <cliLed>:
#ifdef _USE_HW_CLI
static void cliLed(cli_args_t *args) /*reason why?? prototype is static but declare is not*/
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002664:	2300      	movs	r3, #0
 8002666:	73fb      	strb	r3, [r7, #15]
  if(args->argc == 3 && args->isStr(0, "toggle") == true)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	881b      	ldrh	r3, [r3, #0]
 800266c:	2b03      	cmp	r3, #3
 800266e:	d131      	bne.n	80026d4 <cliLed+0x78>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	491e      	ldr	r1, [pc, #120]	; (80026f0 <cliLed+0x94>)
 8002676:	2000      	movs	r0, #0
 8002678:	4798      	blx	r3
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d029      	beq.n	80026d4 <cliLed+0x78>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	2001      	movs	r0, #1
 8002686:	4798      	blx	r3
 8002688:	4603      	mov	r3, r0
 800268a:	75fb      	strb	r3, [r7, #23]
    toggle_time = (uint32_t)args->getData(2);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	2002      	movs	r0, #2
 8002692:	4798      	blx	r3
 8002694:	4603      	mov	r3, r0
 8002696:	60bb      	str	r3, [r7, #8]

    if(led_ch > 0)
 8002698:	7dfb      	ldrb	r3, [r7, #23]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <cliLed+0x48>
    {
      led_ch--;
 800269e:	7dfb      	ldrb	r3, [r7, #23]
 80026a0:	3b01      	subs	r3, #1
 80026a2:	75fb      	strb	r3, [r7, #23]
    }

    pre_time = millis();
 80026a4:	f7fe fd1d 	bl	80010e2 <millis>
 80026a8:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 80026aa:	e00e      	b.n	80026ca <cliLed+0x6e>
    {
      if(millis() - pre_time > toggle_time)
 80026ac:	f7fe fd19 	bl	80010e2 <millis>
 80026b0:	4602      	mov	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d206      	bcs.n	80026ca <cliLed+0x6e>
      {
        pre_time = millis();
 80026bc:	f7fe fd11 	bl	80010e2 <millis>
 80026c0:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 80026c2:	7dfb      	ldrb	r3, [r7, #23]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ffa9 	bl	800261c <ledToggle>
    while(cliKeepLoop())
 80026ca:	f7ff fde5 	bl	8002298 <cliKeepLoop>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1eb      	bne.n	80026ac <cliLed+0x50>
      }
    }
  }
  if(ret != true)
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
 80026d6:	f083 0301 	eor.w	r3, r3, #1
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <cliLed+0x8c>
  {
    cliPrintf("Led toggle ch[1~%d] time_ms \n", LED_MAX_CHANNEL);
 80026e0:	2101      	movs	r1, #1
 80026e2:	4804      	ldr	r0, [pc, #16]	; (80026f4 <cliLed+0x98>)
 80026e4:	f7ff fcdc 	bl	80020a0 <cliPrintf>
  }
}
 80026e8:	bf00      	nop
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	0800e49c 	.word	0x0800e49c
 80026f4:	0800e4a4 	.word	0x0800e4a4

080026f8 <resetInit>:
#include "rtc.h"

static uint32_t reset_count = 0;

bool resetInit(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
	bool ret = true;
 80026fe:	2301      	movs	r3, #1
 8002700:	71fb      	strb	r3, [r7, #7]

	if(RCC->CSR & (1<<26))
 8002702:	4b11      	ldr	r3, [pc, #68]	; (8002748 <resetInit+0x50>)
 8002704:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002706:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d013      	beq.n	8002736 <resetInit+0x3e>
	{
		rtcBackupRegWrite(0, rtcBackupRegRead(0) + 1);
 800270e:	2000      	movs	r0, #0
 8002710:	f000 f85a 	bl	80027c8 <rtcBackupRegRead>
 8002714:	4603      	mov	r3, r0
 8002716:	3301      	adds	r3, #1
 8002718:	4619      	mov	r1, r3
 800271a:	2000      	movs	r0, #0
 800271c:	f000 f844 	bl	80027a8 <rtcBackupRegWrite>
		delay(500);
 8002720:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002724:	f7fe fcd2 	bl	80010cc <delay>
		/* due to multiple input */
		reset_count = rtcBackupRegRead(0);
 8002728:	2000      	movs	r0, #0
 800272a:	f000 f84d 	bl	80027c8 <rtcBackupRegRead>
 800272e:	4603      	mov	r3, r0
 8002730:	461a      	mov	r2, r3
 8002732:	4b06      	ldr	r3, [pc, #24]	; (800274c <resetInit+0x54>)
 8002734:	601a      	str	r2, [r3, #0]
		/* one count increase itself */
	}
	rtcBackupRegWrite(0, 0);
 8002736:	2100      	movs	r1, #0
 8002738:	2000      	movs	r0, #0
 800273a:	f000 f835 	bl	80027a8 <rtcBackupRegWrite>
	return ret;
 800273e:	79fb      	ldrb	r3, [r7, #7]
}
 8002740:	4618      	mov	r0, r3
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40023800 	.word	0x40023800
 800274c:	2000072c 	.word	0x2000072c

08002750 <rtcInit>:
#include "rtc.h"

static RTC_HandleTypeDef hrtc;

bool rtcInit(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
	bool ret = true;
 8002756:	2301      	movs	r3, #1
 8002758:	71fb      	strb	r3, [r7, #7]
	// also need to enable GPIOC -> already declared on "bsp.c"
	hrtc.Instance 						= RTC;
 800275a:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <rtcInit+0x50>)
 800275c:	4a11      	ldr	r2, [pc, #68]	; (80027a4 <rtcInit+0x54>)
 800275e:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat 			= RTC_HOURFORMAT_24;
 8002760:	4b0f      	ldr	r3, [pc, #60]	; (80027a0 <rtcInit+0x50>)
 8002762:	2200      	movs	r2, #0
 8002764:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv 		= 127;
 8002766:	4b0e      	ldr	r3, [pc, #56]	; (80027a0 <rtcInit+0x50>)
 8002768:	227f      	movs	r2, #127	; 0x7f
 800276a:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv 		= 255;
 800276c:	4b0c      	ldr	r3, [pc, #48]	; (80027a0 <rtcInit+0x50>)
 800276e:	22ff      	movs	r2, #255	; 0xff
 8002770:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut 					= RTC_OUTPUT_DISABLE;
 8002772:	4b0b      	ldr	r3, [pc, #44]	; (80027a0 <rtcInit+0x50>)
 8002774:	2200      	movs	r2, #0
 8002776:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity 	= RTC_OUTPUT_POLARITY_HIGH;
 8002778:	4b09      	ldr	r3, [pc, #36]	; (80027a0 <rtcInit+0x50>)
 800277a:	2200      	movs	r2, #0
 800277c:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType	    = RTC_OUTPUT_TYPE_OPENDRAIN;
 800277e:	4b08      	ldr	r3, [pc, #32]	; (80027a0 <rtcInit+0x50>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002784:	4806      	ldr	r0, [pc, #24]	; (80027a0 <rtcInit+0x50>)
 8002786:	f003 fa6d 	bl	8005c64 <HAL_RTC_Init>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <rtcInit+0x44>
	{
	Error_Handler();
 8002790:	f7fe fd28 	bl	80011e4 <Error_Handler>
	}
	return ret;
 8002794:	79fb      	ldrb	r3, [r7, #7]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000730 	.word	0x20000730
 80027a4:	40002800 	.word	0x40002800

080027a8 <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
	HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	6879      	ldr	r1, [r7, #4]
 80027b6:	4803      	ldr	r0, [pc, #12]	; (80027c4 <rtcBackupRegWrite+0x1c>)
 80027b8:	f003 fb39 	bl	8005e2e <HAL_RTCEx_BKUPWrite>
}
 80027bc:	bf00      	nop
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20000730 	.word	0x20000730

080027c8 <rtcBackupRegRead>:
uint32_t rtcBackupRegRead(uint32_t index)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	return HAL_RTCEx_BKUPRead(&hrtc, index);
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	4804      	ldr	r0, [pc, #16]	; (80027e4 <rtcBackupRegRead+0x1c>)
 80027d4:	f003 fb45 	bl	8005e62 <HAL_RTCEx_BKUPRead>
 80027d8:	4603      	mov	r3, r0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20000730 	.word	0x20000730

080027e8 <HAL_RTC_MspInit>:


void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027f0:	f107 0308 	add.w	r3, r7, #8
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
 8002800:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a0c      	ldr	r2, [pc, #48]	; (8002838 <HAL_RTC_MspInit+0x50>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d111      	bne.n	8002830 <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800280c:	2302      	movs	r3, #2
 800280e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002810:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002814:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002816:	f107 0308 	add.w	r3, r7, #8
 800281a:	4618      	mov	r0, r3
 800281c:	f003 f932 	bl	8005a84 <HAL_RCCEx_PeriphCLKConfig>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8002826:	f7fe fcdd 	bl	80011e4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800282a:	4b04      	ldr	r3, [pc, #16]	; (800283c <HAL_RTC_MspInit+0x54>)
 800282c:	2201      	movs	r2, #1
 800282e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002830:	bf00      	nop
 8002832:	3720      	adds	r7, #32
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40002800 	.word	0x40002800
 800283c:	42470e3c 	.word	0x42470e3c

08002840 <uartInit>:
static qbuffer_t qbuffer[UART_MAX_CHANNEL];
static uint8_t rx_buf[256];
//static uint8_t rx_data[UART_MAX_CHANNEL];

bool uartInit(void)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
	for(int i = 0; i < UART_MAX_CHANNEL; i++)
 8002846:	2300      	movs	r3, #0
 8002848:	607b      	str	r3, [r7, #4]
 800284a:	e007      	b.n	800285c <uartInit+0x1c>
	{
		is_open[i] = false;
 800284c:	4a08      	ldr	r2, [pc, #32]	; (8002870 <uartInit+0x30>)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4413      	add	r3, r2
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < UART_MAX_CHANNEL; i++)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3301      	adds	r3, #1
 800285a:	607b      	str	r3, [r7, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b01      	cmp	r3, #1
 8002860:	ddf4      	ble.n	800284c <uartInit+0xc>
	}
	return false;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	200007f4 	.word	0x200007f4

08002874 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	6039      	str	r1, [r7, #0]
 800287e:	71fb      	strb	r3, [r7, #7]
	bool ret = false;
 8002880:	2300      	movs	r3, #0
 8002882:	73fb      	strb	r3, [r7, #15]

	switch(ch)
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d002      	beq.n	8002890 <uartOpen+0x1c>
 800288a:	2b01      	cmp	r3, #1
 800288c:	d007      	beq.n	800289e <uartOpen+0x2a>
 800288e:	e076      	b.n	800297e <uartOpen+0x10a>
	{
		case _DEF_UART1:
			is_open[ch] = true;
 8002890:	79fb      	ldrb	r3, [r7, #7]
 8002892:	4a3d      	ldr	r2, [pc, #244]	; (8002988 <uartOpen+0x114>)
 8002894:	2101      	movs	r1, #1
 8002896:	54d1      	strb	r1, [r2, r3]
			ret = true;
 8002898:	2301      	movs	r3, #1
 800289a:	73fb      	strb	r3, [r7, #15]
			break;
 800289c:	e06f      	b.n	800297e <uartOpen+0x10a>

		case _DEF_UART2:
			huart1.Instance 					= USART1;
 800289e:	4b3b      	ldr	r3, [pc, #236]	; (800298c <uartOpen+0x118>)
 80028a0:	4a3b      	ldr	r2, [pc, #236]	; (8002990 <uartOpen+0x11c>)
 80028a2:	601a      	str	r2, [r3, #0]
			huart1.Init.BaudRate 			= baud;
 80028a4:	4a39      	ldr	r2, [pc, #228]	; (800298c <uartOpen+0x118>)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	6053      	str	r3, [r2, #4]
			huart1.Init.WordLength		= UART_WORDLENGTH_8B;
 80028aa:	4b38      	ldr	r3, [pc, #224]	; (800298c <uartOpen+0x118>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	609a      	str	r2, [r3, #8]
			huart1.Init.StopBits 			= UART_STOPBITS_1;
 80028b0:	4b36      	ldr	r3, [pc, #216]	; (800298c <uartOpen+0x118>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	60da      	str	r2, [r3, #12]
			huart1.Init.Parity 				= UART_PARITY_NONE;
 80028b6:	4b35      	ldr	r3, [pc, #212]	; (800298c <uartOpen+0x118>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	611a      	str	r2, [r3, #16]
			huart1.Init.Mode 					= UART_MODE_TX_RX;
 80028bc:	4b33      	ldr	r3, [pc, #204]	; (800298c <uartOpen+0x118>)
 80028be:	220c      	movs	r2, #12
 80028c0:	615a      	str	r2, [r3, #20]
			huart1.Init.HwFlowCtl 		= UART_HWCONTROL_NONE;
 80028c2:	4b32      	ldr	r3, [pc, #200]	; (800298c <uartOpen+0x118>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	619a      	str	r2, [r3, #24]
			huart1.Init.OverSampling 	= UART_OVERSAMPLING_16;
 80028c8:	4b30      	ldr	r3, [pc, #192]	; (800298c <uartOpen+0x118>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	61da      	str	r2, [r3, #28]

			HAL_UART_DeInit(&huart1);
 80028ce:	482f      	ldr	r0, [pc, #188]	; (800298c <uartOpen+0x118>)
 80028d0:	f003 fb2c 	bl	8005f2c <HAL_UART_DeInit>

			qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	011b      	lsls	r3, r3, #4
 80028d8:	4a2e      	ldr	r2, [pc, #184]	; (8002994 <uartOpen+0x120>)
 80028da:	4413      	add	r3, r2
 80028dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028e0:	492d      	ldr	r1, [pc, #180]	; (8002998 <uartOpen+0x124>)
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7fe fdf5 	bl	80014d2 <qbufferCreate>

      __HAL_RCC_DMA2_CLK_ENABLE();
 80028e8:	2300      	movs	r3, #0
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	4b2b      	ldr	r3, [pc, #172]	; (800299c <uartOpen+0x128>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	4a2a      	ldr	r2, [pc, #168]	; (800299c <uartOpen+0x128>)
 80028f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028f6:	6313      	str	r3, [r2, #48]	; 0x30
 80028f8:	4b28      	ldr	r3, [pc, #160]	; (800299c <uartOpen+0x128>)
 80028fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	68bb      	ldr	r3, [r7, #8]
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002904:	2200      	movs	r2, #0
 8002906:	2100      	movs	r1, #0
 8002908:	203a      	movs	r0, #58	; 0x3a
 800290a:	f000 fba0 	bl	800304e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800290e:	203a      	movs	r0, #58	; 0x3a
 8002910:	f000 fbb9 	bl	8003086 <HAL_NVIC_EnableIRQ>

			if (HAL_UART_Init(&huart1) != HAL_OK)
 8002914:	481d      	ldr	r0, [pc, #116]	; (800298c <uartOpen+0x118>)
 8002916:	f003 fabc 	bl	8005e92 <HAL_UART_Init>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d002      	beq.n	8002926 <uartOpen+0xb2>
			{
				ret = false;
 8002920:	2300      	movs	r3, #0
 8002922:	73fb      	strb	r3, [r7, #15]
				}
				/* FLUSH */
				qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
				qbuffer[ch].out = qbuffer[ch].in;
			}
			break;
 8002924:	e02a      	b.n	800297c <uartOpen+0x108>
				ret = true;
 8002926:	2301      	movs	r3, #1
 8002928:	73fb      	strb	r3, [r7, #15]
				is_open[ch] = true;
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	4a16      	ldr	r2, [pc, #88]	; (8002988 <uartOpen+0x114>)
 800292e:	2101      	movs	r1, #1
 8002930:	54d1      	strb	r1, [r2, r3]
				if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8002932:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002936:	4918      	ldr	r1, [pc, #96]	; (8002998 <uartOpen+0x124>)
 8002938:	4814      	ldr	r0, [pc, #80]	; (800298c <uartOpen+0x118>)
 800293a:	f003 fbb8 	bl	80060ae <HAL_UART_Receive_DMA>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <uartOpen+0xd4>
				  ret = false;
 8002944:	2300      	movs	r3, #0
 8002946:	73fb      	strb	r3, [r7, #15]
				qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 8002948:	79fb      	ldrb	r3, [r7, #7]
 800294a:	4a12      	ldr	r2, [pc, #72]	; (8002994 <uartOpen+0x120>)
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	4413      	add	r3, r2
 8002950:	3308      	adds	r3, #8
 8002952:	6819      	ldr	r1, [r3, #0]
 8002954:	4b12      	ldr	r3, [pc, #72]	; (80029a0 <uartOpen+0x12c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685a      	ldr	r2, [r3, #4]
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	1a8a      	subs	r2, r1, r2
 800295e:	490d      	ldr	r1, [pc, #52]	; (8002994 <uartOpen+0x120>)
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	440b      	add	r3, r1
 8002964:	601a      	str	r2, [r3, #0]
				qbuffer[ch].out = qbuffer[ch].in;
 8002966:	79fa      	ldrb	r2, [r7, #7]
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	490a      	ldr	r1, [pc, #40]	; (8002994 <uartOpen+0x120>)
 800296c:	0112      	lsls	r2, r2, #4
 800296e:	440a      	add	r2, r1
 8002970:	6812      	ldr	r2, [r2, #0]
 8002972:	4908      	ldr	r1, [pc, #32]	; (8002994 <uartOpen+0x120>)
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	440b      	add	r3, r1
 8002978:	3304      	adds	r3, #4
 800297a:	601a      	str	r2, [r3, #0]
			break;
 800297c:	bf00      	nop
	}

	return ret;
 800297e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	200007f4 	.word	0x200007f4
 800298c:	20000750 	.word	0x20000750
 8002990:	40011000 	.word	0x40011000
 8002994:	200007f8 	.word	0x200007f8
 8002998:	20000818 	.word	0x20000818
 800299c:	40023800 	.word	0x40023800
 80029a0:	20000794 	.word	0x20000794

080029a4 <uartAvailable>:
uint32_t uartAvailable(uint8_t ch)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	71fb      	strb	r3, [r7, #7]
	uint32_t ret = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]


	switch(ch)
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d002      	beq.n	80029be <uartAvailable+0x1a>
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d004      	beq.n	80029c6 <uartAvailable+0x22>
 80029bc:	e01b      	b.n	80029f6 <uartAvailable+0x52>
	{
		case _DEF_UART1: //   uart -> 1. cdc 
			ret = cdcAvailable();
 80029be:	f007 fcc5 	bl	800a34c <cdcAvailable>
 80029c2:	60f8      	str	r0, [r7, #12]
			break;
 80029c4:	e017      	b.n	80029f6 <uartAvailable+0x52>
		case _DEF_UART2:
		  qbuffer[ch].in = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	4a0d      	ldr	r2, [pc, #52]	; (8002a00 <uartAvailable+0x5c>)
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	4413      	add	r3, r2
 80029ce:	3308      	adds	r3, #8
 80029d0:	6819      	ldr	r1, [r3, #0]
 80029d2:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <uartAvailable+0x60>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	1a8a      	subs	r2, r1, r2
 80029dc:	4908      	ldr	r1, [pc, #32]	; (8002a00 <uartAvailable+0x5c>)
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	440b      	add	r3, r1
 80029e2:	601a      	str	r2, [r3, #0]
		  ret = qbufferAvailable(&qbuffer[ch]);
 80029e4:	79fb      	ldrb	r3, [r7, #7]
 80029e6:	011b      	lsls	r3, r3, #4
 80029e8:	4a05      	ldr	r2, [pc, #20]	; (8002a00 <uartAvailable+0x5c>)
 80029ea:	4413      	add	r3, r2
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fe fdc8 	bl	8001582 <qbufferAvailable>
 80029f2:	60f8      	str	r0, [r7, #12]
		  break;
 80029f4:	bf00      	nop
	}

	return ret;
 80029f6:	68fb      	ldr	r3, [r7, #12]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3710      	adds	r7, #16
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	200007f8 	.word	0x200007f8
 8002a04:	20000794 	.word	0x20000794

08002a08 <uartRead>:
uint8_t uartRead(uint8_t ch)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;

	switch(ch)
 8002a12:	79fb      	ldrb	r3, [r7, #7]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d002      	beq.n	8002a1e <uartRead+0x16>
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d005      	beq.n	8002a28 <uartRead+0x20>
 8002a1c:	e00c      	b.n	8002a38 <uartRead+0x30>
	{
		case _DEF_UART1:
			ret = cdcRead();
 8002a1e:	f007 fcb3 	bl	800a388 <cdcRead>
 8002a22:	4603      	mov	r3, r0
 8002a24:	73fb      	strb	r3, [r7, #15]
			break;
 8002a26:	e007      	b.n	8002a38 <uartRead+0x30>
		case _DEF_UART2:
		  qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 8002a28:	f107 030f 	add.w	r3, r7, #15
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4804      	ldr	r0, [pc, #16]	; (8002a44 <uartRead+0x3c>)
 8002a32:	f7fe fd69 	bl	8001508 <qbufferRead>
		  break;
 8002a36:	bf00      	nop
	}

	return ret;
 8002a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000808 	.word	0x20000808

08002a48 <uartWrite>:
uint32_t uartWrite(uint8_t ch, uint8_t *pData, uint32_t length)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
 8002a54:	73fb      	strb	r3, [r7, #15]
	uint32_t ret;
	HAL_StatusTypeDef status;

	switch(ch)
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d002      	beq.n	8002a62 <uartWrite+0x1a>
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d006      	beq.n	8002a6e <uartWrite+0x26>
 8002a60:	e014      	b.n	8002a8c <uartWrite+0x44>
		{
			case _DEF_UART1:
				ret = cdcWrite(pData, length);
 8002a62:	6879      	ldr	r1, [r7, #4]
 8002a64:	68b8      	ldr	r0, [r7, #8]
 8002a66:	f007 fce5 	bl	800a434 <cdcWrite>
 8002a6a:	6178      	str	r0, [r7, #20]
				break;
 8002a6c:	e00e      	b.n	8002a8c <uartWrite+0x44>

			case _DEF_UART2:
				status = HAL_UART_Transmit(&huart1, pData, length, 100);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	b29a      	uxth	r2, r3
 8002a72:	2364      	movs	r3, #100	; 0x64
 8002a74:	68b9      	ldr	r1, [r7, #8]
 8002a76:	4808      	ldr	r0, [pc, #32]	; (8002a98 <uartWrite+0x50>)
 8002a78:	f003 fa87 	bl	8005f8a <HAL_UART_Transmit>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	74fb      	strb	r3, [r7, #19]
				if(status == HAL_OK)
 8002a80:	7cfb      	ldrb	r3, [r7, #19]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <uartWrite+0x42>
				{
					ret = length;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	617b      	str	r3, [r7, #20]
				}
				break;
 8002a8a:	bf00      	nop
		}

	return ret;
 8002a8c:	697b      	ldr	r3, [r7, #20]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20000750 	.word	0x20000750

08002a9c <uartPrintf>:
/*
 *   ...*/
uint32_t uartPrintf(uint8_t ch, char* fmt, ...)
{
 8002a9c:	b40e      	push	{r1, r2, r3}
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b0c7      	sub	sp, #284	; 0x11c
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002aaa:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8002aae:	701a      	strb	r2, [r3, #0]
	va_list args;
	int len;
	uint32_t ret;


	va_start(args, fmt); 									//   
 8002ab0:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8002ab4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002ab8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002abc:	601a      	str	r2, [r3, #0]
	len = vsnprintf(buf, 256, fmt, args); //->    write
 8002abe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002ac2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ac6:	f107 0010 	add.w	r0, r7, #16
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8002ad0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ad4:	f009 f9ce 	bl	800be74 <vsniprintf>
 8002ad8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

	ret = uartWrite(ch, (uint8_t *)buf, len);
 8002adc:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002ae0:	f107 0110 	add.w	r1, r7, #16
 8002ae4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002ae8:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff ffaa 	bl	8002a48 <uartWrite>
 8002af4:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

	va_end(args);

	return ret;
 8002af8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8002b02:	46bd      	mov	sp, r7
 8002b04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002b08:	b003      	add	sp, #12
 8002b0a:	4770      	bx	lr

08002b0c <HAL_UART_ErrorCallback>:




void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  if(huart1.Instance == USART1)
  {

  }
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
    /* received 1 byte data will be sent to our buffer
     * and to receive 1byte again, recall HAL_UART_Receive_IT*/
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
#endif
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <HAL_UART_MspInit>:




void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b08a      	sub	sp, #40	; 0x28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b3c:	f107 0314 	add.w	r3, r7, #20
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	605a      	str	r2, [r3, #4]
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	60da      	str	r2, [r3, #12]
 8002b4a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a35      	ldr	r2, [pc, #212]	; (8002c28 <HAL_UART_MspInit+0xf4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d163      	bne.n	8002c1e <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	4b34      	ldr	r3, [pc, #208]	; (8002c2c <HAL_UART_MspInit+0xf8>)
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5e:	4a33      	ldr	r2, [pc, #204]	; (8002c2c <HAL_UART_MspInit+0xf8>)
 8002b60:	f043 0310 	orr.w	r3, r3, #16
 8002b64:	6453      	str	r3, [r2, #68]	; 0x44
 8002b66:	4b31      	ldr	r3, [pc, #196]	; (8002c2c <HAL_UART_MspInit+0xf8>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6a:	f003 0310 	and.w	r3, r3, #16
 8002b6e:	613b      	str	r3, [r7, #16]
 8002b70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	4b2d      	ldr	r3, [pc, #180]	; (8002c2c <HAL_UART_MspInit+0xf8>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7a:	4a2c      	ldr	r2, [pc, #176]	; (8002c2c <HAL_UART_MspInit+0xf8>)
 8002b7c:	f043 0301 	orr.w	r3, r3, #1
 8002b80:	6313      	str	r3, [r2, #48]	; 0x30
 8002b82:	4b2a      	ldr	r3, [pc, #168]	; (8002c2c <HAL_UART_MspInit+0xf8>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002b8e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b94:	2302      	movs	r3, #2
 8002b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ba0:	2307      	movs	r3, #7
 8002ba2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba4:	f107 0314 	add.w	r3, r7, #20
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4821      	ldr	r0, [pc, #132]	; (8002c30 <HAL_UART_MspInit+0xfc>)
 8002bac:	f000 fef4 	bl	8003998 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002bb0:	4b20      	ldr	r3, [pc, #128]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bb2:	4a21      	ldr	r2, [pc, #132]	; (8002c38 <HAL_UART_MspInit+0x104>)
 8002bb4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002bb6:	4b1f      	ldr	r3, [pc, #124]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bb8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002bbc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bc4:	4b1b      	ldr	r3, [pc, #108]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002bca:	4b1a      	ldr	r3, [pc, #104]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bd0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bd2:	4b18      	ldr	r3, [pc, #96]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bd8:	4b16      	ldr	r3, [pc, #88]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002bde:	4b15      	ldr	r3, [pc, #84]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002be0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002be4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002be6:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bec:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002bf2:	4810      	ldr	r0, [pc, #64]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002bf4:	f000 fa70 	bl	80030d8 <HAL_DMA_Init>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002bfe:	f7fe faf1 	bl	80011e4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a0b      	ldr	r2, [pc, #44]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002c06:	639a      	str	r2, [r3, #56]	; 0x38
 8002c08:	4a0a      	ldr	r2, [pc, #40]	; (8002c34 <HAL_UART_MspInit+0x100>)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2100      	movs	r1, #0
 8002c12:	2025      	movs	r0, #37	; 0x25
 8002c14:	f000 fa1b 	bl	800304e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c18:	2025      	movs	r0, #37	; 0x25
 8002c1a:	f000 fa34 	bl	8003086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002c1e:	bf00      	nop
 8002c20:	3728      	adds	r7, #40	; 0x28
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40011000 	.word	0x40011000
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40020000 	.word	0x40020000
 8002c34:	20000794 	.word	0x20000794
 8002c38:	40026440 	.word	0x40026440

08002c3c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a0c      	ldr	r2, [pc, #48]	; (8002c7c <HAL_UART_MspDeInit+0x40>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d112      	bne.n	8002c74 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002c4e:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <HAL_UART_MspDeInit+0x44>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	4a0b      	ldr	r2, [pc, #44]	; (8002c80 <HAL_UART_MspDeInit+0x44>)
 8002c54:	f023 0310 	bic.w	r3, r3, #16
 8002c58:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002c5a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002c5e:	4809      	ldr	r0, [pc, #36]	; (8002c84 <HAL_UART_MspDeInit+0x48>)
 8002c60:	f001 f81e 	bl	8003ca0 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f000 fae3 	bl	8003234 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002c6e:	2025      	movs	r0, #37	; 0x25
 8002c70:	f000 fa17 	bl	80030a2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8002c74:	bf00      	nop
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40011000 	.word	0x40011000
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40020000 	.word	0x40020000

08002c88 <usbInit>:


#include "usb.h"

bool usbInit(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
	bool ret = true;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	75fb      	strb	r3, [r7, #23]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c92:	463b      	mov	r3, r7
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	605a      	str	r2, [r3, #4]
 8002c9a:	609a      	str	r2, [r3, #8]
 8002c9c:	60da      	str	r2, [r3, #12]
 8002c9e:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ca0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ca4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002ca6:	2311      	movs	r3, #17
 8002ca8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb2:	463b      	mov	r3, r7
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4810      	ldr	r0, [pc, #64]	; (8002cf8 <usbInit+0x70>)
 8002cb8:	f000 fe6e 	bl	8003998 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cc2:	480d      	ldr	r0, [pc, #52]	; (8002cf8 <usbInit+0x70>)
 8002cc4:	f001 f8d0 	bl	8003e68 <HAL_GPIO_WritePin>
	delay(200);
 8002cc8:	20c8      	movs	r0, #200	; 0xc8
 8002cca:	f7fe f9ff 	bl	80010cc <delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cd4:	4808      	ldr	r0, [pc, #32]	; (8002cf8 <usbInit+0x70>)
 8002cd6:	f001 f8c7 	bl	8003e68 <HAL_GPIO_WritePin>

	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cde:	463b      	mov	r3, r7
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	4805      	ldr	r0, [pc, #20]	; (8002cf8 <usbInit+0x70>)
 8002ce4:	f000 fe58 	bl	8003998 <HAL_GPIO_Init>

	MX_USB_DEVICE_Init();
 8002ce8:	f007 fb00 	bl	800a2ec <MX_USB_DEVICE_Init>
	return ret;
 8002cec:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40020000 	.word	0x40020000

08002cfc <hwInit>:
 */

#include "hw.h"

void hwInit()
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  bspInit();
 8002d00:	f7fe f9ac 	bl	800105c <bspInit>
  cliInit();
 8002d04:	f7fe fc58 	bl	80015b8 <cliInit>

  rtcInit();
 8002d08:	f7ff fd22 	bl	8002750 <rtcInit>
  resetInit();
 8002d0c:	f7ff fcf4 	bl	80026f8 <resetInit>
  ledInit();
 8002d10:	f7ff fc04 	bl	800251c <ledInit>
  usbInit();
 8002d14:	f7ff ffb8 	bl	8002c88 <usbInit>
  uartInit();
 8002d18:	f7ff fd92 	bl	8002840 <uartInit>
  flashInit();
 8002d1c:	f7ff fbf6 	bl	800250c <flashInit>

}
 8002d20:	bf00      	nop
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d28:	4b0e      	ldr	r3, [pc, #56]	; (8002d64 <HAL_Init+0x40>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0d      	ldr	r2, [pc, #52]	; (8002d64 <HAL_Init+0x40>)
 8002d2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d34:	4b0b      	ldr	r3, [pc, #44]	; (8002d64 <HAL_Init+0x40>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a0a      	ldr	r2, [pc, #40]	; (8002d64 <HAL_Init+0x40>)
 8002d3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d40:	4b08      	ldr	r3, [pc, #32]	; (8002d64 <HAL_Init+0x40>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a07      	ldr	r2, [pc, #28]	; (8002d64 <HAL_Init+0x40>)
 8002d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d4c:	2003      	movs	r0, #3
 8002d4e:	f000 f973 	bl	8003038 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d52:	200f      	movs	r0, #15
 8002d54:	f000 f808 	bl	8002d68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d58:	f7fe fa4a 	bl	80011f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	40023c00 	.word	0x40023c00

08002d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d70:	4b12      	ldr	r3, [pc, #72]	; (8002dbc <HAL_InitTick+0x54>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	4b12      	ldr	r3, [pc, #72]	; (8002dc0 <HAL_InitTick+0x58>)
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	4619      	mov	r1, r3
 8002d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d86:	4618      	mov	r0, r3
 8002d88:	f000 f999 	bl	80030be <HAL_SYSTICK_Config>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e00e      	b.n	8002db4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b0f      	cmp	r3, #15
 8002d9a:	d80a      	bhi.n	8002db2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	6879      	ldr	r1, [r7, #4]
 8002da0:	f04f 30ff 	mov.w	r0, #4294967295
 8002da4:	f000 f953 	bl	800304e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002da8:	4a06      	ldr	r2, [pc, #24]	; (8002dc4 <HAL_InitTick+0x5c>)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dae:	2300      	movs	r3, #0
 8002db0:	e000      	b.n	8002db4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	20000000 	.word	0x20000000
 8002dc0:	20000018 	.word	0x20000018
 8002dc4:	20000014 	.word	0x20000014

08002dc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dcc:	4b06      	ldr	r3, [pc, #24]	; (8002de8 <HAL_IncTick+0x20>)
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4b06      	ldr	r3, [pc, #24]	; (8002dec <HAL_IncTick+0x24>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	4a04      	ldr	r2, [pc, #16]	; (8002dec <HAL_IncTick+0x24>)
 8002dda:	6013      	str	r3, [r2, #0]
}
 8002ddc:	bf00      	nop
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	20000018 	.word	0x20000018
 8002dec:	20000918 	.word	0x20000918

08002df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  return uwTick;
 8002df4:	4b03      	ldr	r3, [pc, #12]	; (8002e04 <HAL_GetTick+0x14>)
 8002df6:	681b      	ldr	r3, [r3, #0]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	20000918 	.word	0x20000918

08002e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e10:	f7ff ffee 	bl	8002df0 <HAL_GetTick>
 8002e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e20:	d005      	beq.n	8002e2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e22:	4b0a      	ldr	r3, [pc, #40]	; (8002e4c <HAL_Delay+0x44>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	461a      	mov	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e2e:	bf00      	nop
 8002e30:	f7ff ffde 	bl	8002df0 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d8f7      	bhi.n	8002e30 <HAL_Delay+0x28>
  {
  }
}
 8002e40:	bf00      	nop
 8002e42:	bf00      	nop
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000018 	.word	0x20000018

08002e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e60:	4b0c      	ldr	r3, [pc, #48]	; (8002e94 <__NVIC_SetPriorityGrouping+0x44>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e82:	4a04      	ldr	r2, [pc, #16]	; (8002e94 <__NVIC_SetPriorityGrouping+0x44>)
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	60d3      	str	r3, [r2, #12]
}
 8002e88:	bf00      	nop
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e9c:	4b04      	ldr	r3, [pc, #16]	; (8002eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	0a1b      	lsrs	r3, r3, #8
 8002ea2:	f003 0307 	and.w	r3, r3, #7
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	db0b      	blt.n	8002ede <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	f003 021f 	and.w	r2, r3, #31
 8002ecc:	4907      	ldr	r1, [pc, #28]	; (8002eec <__NVIC_EnableIRQ+0x38>)
 8002ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed2:	095b      	lsrs	r3, r3, #5
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	e000e100 	.word	0xe000e100

08002ef0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	db12      	blt.n	8002f28 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f02:	79fb      	ldrb	r3, [r7, #7]
 8002f04:	f003 021f 	and.w	r2, r3, #31
 8002f08:	490a      	ldr	r1, [pc, #40]	; (8002f34 <__NVIC_DisableIRQ+0x44>)
 8002f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0e:	095b      	lsrs	r3, r3, #5
 8002f10:	2001      	movs	r0, #1
 8002f12:	fa00 f202 	lsl.w	r2, r0, r2
 8002f16:	3320      	adds	r3, #32
 8002f18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002f1c:	f3bf 8f4f 	dsb	sy
}
 8002f20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f22:	f3bf 8f6f 	isb	sy
}
 8002f26:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	e000e100 	.word	0xe000e100

08002f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	6039      	str	r1, [r7, #0]
 8002f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	db0a      	blt.n	8002f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	490c      	ldr	r1, [pc, #48]	; (8002f84 <__NVIC_SetPriority+0x4c>)
 8002f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f56:	0112      	lsls	r2, r2, #4
 8002f58:	b2d2      	uxtb	r2, r2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f60:	e00a      	b.n	8002f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	4908      	ldr	r1, [pc, #32]	; (8002f88 <__NVIC_SetPriority+0x50>)
 8002f68:	79fb      	ldrb	r3, [r7, #7]
 8002f6a:	f003 030f 	and.w	r3, r3, #15
 8002f6e:	3b04      	subs	r3, #4
 8002f70:	0112      	lsls	r2, r2, #4
 8002f72:	b2d2      	uxtb	r2, r2
 8002f74:	440b      	add	r3, r1
 8002f76:	761a      	strb	r2, [r3, #24]
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000e100 	.word	0xe000e100
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b089      	sub	sp, #36	; 0x24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f003 0307 	and.w	r3, r3, #7
 8002f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f1c3 0307 	rsb	r3, r3, #7
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	bf28      	it	cs
 8002faa:	2304      	movcs	r3, #4
 8002fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	2b06      	cmp	r3, #6
 8002fb4:	d902      	bls.n	8002fbc <NVIC_EncodePriority+0x30>
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	3b03      	subs	r3, #3
 8002fba:	e000      	b.n	8002fbe <NVIC_EncodePriority+0x32>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	43da      	mvns	r2, r3
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	401a      	ands	r2, r3
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	fa01 f303 	lsl.w	r3, r1, r3
 8002fde:	43d9      	mvns	r1, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fe4:	4313      	orrs	r3, r2
         );
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3724      	adds	r7, #36	; 0x24
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
	...

08002ff4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003004:	d301      	bcc.n	800300a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003006:	2301      	movs	r3, #1
 8003008:	e00f      	b.n	800302a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800300a:	4a0a      	ldr	r2, [pc, #40]	; (8003034 <SysTick_Config+0x40>)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3b01      	subs	r3, #1
 8003010:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003012:	210f      	movs	r1, #15
 8003014:	f04f 30ff 	mov.w	r0, #4294967295
 8003018:	f7ff ff8e 	bl	8002f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800301c:	4b05      	ldr	r3, [pc, #20]	; (8003034 <SysTick_Config+0x40>)
 800301e:	2200      	movs	r2, #0
 8003020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003022:	4b04      	ldr	r3, [pc, #16]	; (8003034 <SysTick_Config+0x40>)
 8003024:	2207      	movs	r2, #7
 8003026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	e000e010 	.word	0xe000e010

08003038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff ff05 	bl	8002e50 <__NVIC_SetPriorityGrouping>
}
 8003046:	bf00      	nop
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}

0800304e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800304e:	b580      	push	{r7, lr}
 8003050:	b086      	sub	sp, #24
 8003052:	af00      	add	r7, sp, #0
 8003054:	4603      	mov	r3, r0
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
 800305a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800305c:	2300      	movs	r3, #0
 800305e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003060:	f7ff ff1a 	bl	8002e98 <__NVIC_GetPriorityGrouping>
 8003064:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	68b9      	ldr	r1, [r7, #8]
 800306a:	6978      	ldr	r0, [r7, #20]
 800306c:	f7ff ff8e 	bl	8002f8c <NVIC_EncodePriority>
 8003070:	4602      	mov	r2, r0
 8003072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003076:	4611      	mov	r1, r2
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff ff5d 	bl	8002f38 <__NVIC_SetPriority>
}
 800307e:	bf00      	nop
 8003080:	3718      	adds	r7, #24
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b082      	sub	sp, #8
 800308a:	af00      	add	r7, sp, #0
 800308c:	4603      	mov	r3, r0
 800308e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff0d 	bl	8002eb4 <__NVIC_EnableIRQ>
}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b082      	sub	sp, #8
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	4603      	mov	r3, r0
 80030aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80030ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff ff1d 	bl	8002ef0 <__NVIC_DisableIRQ>
}
 80030b6:	bf00      	nop
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff ff94 	bl	8002ff4 <SysTick_Config>
 80030cc:	4603      	mov	r3, r0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030e4:	f7ff fe84 	bl	8002df0 <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e099      	b.n	8003228 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2202      	movs	r2, #2
 80030f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0201 	bic.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003114:	e00f      	b.n	8003136 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003116:	f7ff fe6b 	bl	8002df0 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b05      	cmp	r3, #5
 8003122:	d908      	bls.n	8003136 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2220      	movs	r2, #32
 8003128:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2203      	movs	r2, #3
 800312e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e078      	b.n	8003228 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1e8      	bne.n	8003116 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	4b38      	ldr	r3, [pc, #224]	; (8003230 <HAL_DMA_Init+0x158>)
 8003150:	4013      	ands	r3, r2
 8003152:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003162:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800316e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800317a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a1b      	ldr	r3, [r3, #32]
 8003180:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	4313      	orrs	r3, r2
 8003186:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318c:	2b04      	cmp	r3, #4
 800318e:	d107      	bne.n	80031a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003198:	4313      	orrs	r3, r2
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f023 0307 	bic.w	r3, r3, #7
 80031b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	4313      	orrs	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d117      	bne.n	80031fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00e      	beq.n	80031fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 fb5f 	bl	80038a0 <DMA_CheckFifoParam>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d008      	beq.n	80031fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2240      	movs	r2, #64	; 0x40
 80031ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80031f6:	2301      	movs	r3, #1
 80031f8:	e016      	b.n	8003228 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 fb16 	bl	8003834 <DMA_CalcBaseAndBitshift>
 8003208:	4603      	mov	r3, r0
 800320a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003210:	223f      	movs	r2, #63	; 0x3f
 8003212:	409a      	lsls	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3718      	adds	r7, #24
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	f010803f 	.word	0xf010803f

08003234 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e050      	b.n	80032e8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d101      	bne.n	8003256 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003252:	2302      	movs	r3, #2
 8003254:	e048      	b.n	80032e8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0201 	bic.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2200      	movs	r2, #0
 800326c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2200      	movs	r2, #0
 8003274:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2200      	movs	r2, #0
 800327c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2200      	movs	r2, #0
 8003284:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2200      	movs	r2, #0
 800328c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2221      	movs	r2, #33	; 0x21
 8003294:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 facc 	bl	8003834 <DMA_CalcBaseAndBitshift>
 800329c:	4603      	mov	r3, r0
 800329e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c8:	223f      	movs	r2, #63	; 0x3f
 80032ca:	409a      	lsls	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
 80032fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032fe:	2300      	movs	r3, #0
 8003300:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003306:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800330e:	2b01      	cmp	r3, #1
 8003310:	d101      	bne.n	8003316 <HAL_DMA_Start_IT+0x26>
 8003312:	2302      	movs	r3, #2
 8003314:	e040      	b.n	8003398 <HAL_DMA_Start_IT+0xa8>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b01      	cmp	r3, #1
 8003328:	d12f      	bne.n	800338a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2202      	movs	r2, #2
 800332e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	68b9      	ldr	r1, [r7, #8]
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 fa4a 	bl	80037d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003348:	223f      	movs	r2, #63	; 0x3f
 800334a:	409a      	lsls	r2, r3
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0216 	orr.w	r2, r2, #22
 800335e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	2b00      	cmp	r3, #0
 8003366:	d007      	beq.n	8003378 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0208 	orr.w	r2, r2, #8
 8003376:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 0201 	orr.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	e005      	b.n	8003396 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003392:	2302      	movs	r3, #2
 8003394:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003396:	7dfb      	ldrb	r3, [r7, #23]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033ae:	f7ff fd1f 	bl	8002df0 <HAL_GetTick>
 80033b2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d008      	beq.n	80033d2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2280      	movs	r2, #128	; 0x80
 80033c4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e052      	b.n	8003478 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 0216 	bic.w	r2, r2, #22
 80033e0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	695a      	ldr	r2, [r3, #20]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033f0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d103      	bne.n	8003402 <HAL_DMA_Abort+0x62>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d007      	beq.n	8003412 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 0208 	bic.w	r2, r2, #8
 8003410:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0201 	bic.w	r2, r2, #1
 8003420:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003422:	e013      	b.n	800344c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003424:	f7ff fce4 	bl	8002df0 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b05      	cmp	r3, #5
 8003430:	d90c      	bls.n	800344c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2220      	movs	r2, #32
 8003436:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2203      	movs	r2, #3
 800343c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e015      	b.n	8003478 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1e4      	bne.n	8003424 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345e:	223f      	movs	r2, #63	; 0x3f
 8003460:	409a      	lsls	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d004      	beq.n	800349e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2280      	movs	r2, #128	; 0x80
 8003498:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e00c      	b.n	80034b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2205      	movs	r2, #5
 80034a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 0201 	bic.w	r2, r2, #1
 80034b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034cc:	2300      	movs	r3, #0
 80034ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034d0:	4b8e      	ldr	r3, [pc, #568]	; (800370c <HAL_DMA_IRQHandler+0x248>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a8e      	ldr	r2, [pc, #568]	; (8003710 <HAL_DMA_IRQHandler+0x24c>)
 80034d6:	fba2 2303 	umull	r2, r3, r2, r3
 80034da:	0a9b      	lsrs	r3, r3, #10
 80034dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ee:	2208      	movs	r2, #8
 80034f0:	409a      	lsls	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	4013      	ands	r3, r2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d01a      	beq.n	8003530 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0204 	bic.w	r2, r2, #4
 8003516:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351c:	2208      	movs	r2, #8
 800351e:	409a      	lsls	r2, r3
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003528:	f043 0201 	orr.w	r2, r3, #1
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003534:	2201      	movs	r2, #1
 8003536:	409a      	lsls	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4013      	ands	r3, r2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d012      	beq.n	8003566 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00b      	beq.n	8003566 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003552:	2201      	movs	r2, #1
 8003554:	409a      	lsls	r2, r3
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800355e:	f043 0202 	orr.w	r2, r3, #2
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356a:	2204      	movs	r2, #4
 800356c:	409a      	lsls	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4013      	ands	r3, r2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d012      	beq.n	800359c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00b      	beq.n	800359c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003588:	2204      	movs	r2, #4
 800358a:	409a      	lsls	r2, r3
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003594:	f043 0204 	orr.w	r2, r3, #4
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a0:	2210      	movs	r2, #16
 80035a2:	409a      	lsls	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4013      	ands	r3, r2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d043      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0308 	and.w	r3, r3, #8
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d03c      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035be:	2210      	movs	r2, #16
 80035c0:	409a      	lsls	r2, r3
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d018      	beq.n	8003606 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d108      	bne.n	80035f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d024      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	4798      	blx	r3
 80035f2:	e01f      	b.n	8003634 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d01b      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	4798      	blx	r3
 8003604:	e016      	b.n	8003634 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003610:	2b00      	cmp	r3, #0
 8003612:	d107      	bne.n	8003624 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0208 	bic.w	r2, r2, #8
 8003622:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003628:	2b00      	cmp	r3, #0
 800362a:	d003      	beq.n	8003634 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003638:	2220      	movs	r2, #32
 800363a:	409a      	lsls	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4013      	ands	r3, r2
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 808f 	beq.w	8003764 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0310 	and.w	r3, r3, #16
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 8087 	beq.w	8003764 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800365a:	2220      	movs	r2, #32
 800365c:	409a      	lsls	r2, r3
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b05      	cmp	r3, #5
 800366c:	d136      	bne.n	80036dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0216 	bic.w	r2, r2, #22
 800367c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695a      	ldr	r2, [r3, #20]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800368c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	2b00      	cmp	r3, #0
 8003694:	d103      	bne.n	800369e <HAL_DMA_IRQHandler+0x1da>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800369a:	2b00      	cmp	r3, #0
 800369c:	d007      	beq.n	80036ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0208 	bic.w	r2, r2, #8
 80036ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b2:	223f      	movs	r2, #63	; 0x3f
 80036b4:	409a      	lsls	r2, r3
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d07e      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	4798      	blx	r3
        }
        return;
 80036da:	e079      	b.n	80037d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d01d      	beq.n	8003726 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10d      	bne.n	8003714 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d031      	beq.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	4798      	blx	r3
 8003708:	e02c      	b.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
 800370a:	bf00      	nop
 800370c:	20000000 	.word	0x20000000
 8003710:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003718:	2b00      	cmp	r3, #0
 800371a:	d023      	beq.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	4798      	blx	r3
 8003724:	e01e      	b.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10f      	bne.n	8003754 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0210 	bic.w	r2, r2, #16
 8003742:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003768:	2b00      	cmp	r3, #0
 800376a:	d032      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d022      	beq.n	80037be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2205      	movs	r2, #5
 800377c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 0201 	bic.w	r2, r2, #1
 800378e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	3301      	adds	r3, #1
 8003794:	60bb      	str	r3, [r7, #8]
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	429a      	cmp	r2, r3
 800379a:	d307      	bcc.n	80037ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1f2      	bne.n	8003790 <HAL_DMA_IRQHandler+0x2cc>
 80037aa:	e000      	b.n	80037ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d005      	beq.n	80037d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	4798      	blx	r3
 80037ce:	e000      	b.n	80037d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80037d0:	bf00      	nop
    }
  }
}
 80037d2:	3718      	adds	r7, #24
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]
 80037e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	683a      	ldr	r2, [r7, #0]
 80037fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	2b40      	cmp	r3, #64	; 0x40
 8003804:	d108      	bne.n	8003818 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003816:	e007      	b.n	8003828 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	60da      	str	r2, [r3, #12]
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	3b10      	subs	r3, #16
 8003844:	4a14      	ldr	r2, [pc, #80]	; (8003898 <DMA_CalcBaseAndBitshift+0x64>)
 8003846:	fba2 2303 	umull	r2, r3, r2, r3
 800384a:	091b      	lsrs	r3, r3, #4
 800384c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800384e:	4a13      	ldr	r2, [pc, #76]	; (800389c <DMA_CalcBaseAndBitshift+0x68>)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4413      	add	r3, r2
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2b03      	cmp	r3, #3
 8003860:	d909      	bls.n	8003876 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800386a:	f023 0303 	bic.w	r3, r3, #3
 800386e:	1d1a      	adds	r2, r3, #4
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	659a      	str	r2, [r3, #88]	; 0x58
 8003874:	e007      	b.n	8003886 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800387e:	f023 0303 	bic.w	r3, r3, #3
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800388a:	4618      	mov	r0, r3
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	aaaaaaab 	.word	0xaaaaaaab
 800389c:	0800e524 	.word	0x0800e524

080038a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a8:	2300      	movs	r3, #0
 80038aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d11f      	bne.n	80038fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d856      	bhi.n	800396e <DMA_CheckFifoParam+0xce>
 80038c0:	a201      	add	r2, pc, #4	; (adr r2, 80038c8 <DMA_CheckFifoParam+0x28>)
 80038c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c6:	bf00      	nop
 80038c8:	080038d9 	.word	0x080038d9
 80038cc:	080038eb 	.word	0x080038eb
 80038d0:	080038d9 	.word	0x080038d9
 80038d4:	0800396f 	.word	0x0800396f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d046      	beq.n	8003972 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e8:	e043      	b.n	8003972 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80038f2:	d140      	bne.n	8003976 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f8:	e03d      	b.n	8003976 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003902:	d121      	bne.n	8003948 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2b03      	cmp	r3, #3
 8003908:	d837      	bhi.n	800397a <DMA_CheckFifoParam+0xda>
 800390a:	a201      	add	r2, pc, #4	; (adr r2, 8003910 <DMA_CheckFifoParam+0x70>)
 800390c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003910:	08003921 	.word	0x08003921
 8003914:	08003927 	.word	0x08003927
 8003918:	08003921 	.word	0x08003921
 800391c:	08003939 	.word	0x08003939
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	73fb      	strb	r3, [r7, #15]
      break;
 8003924:	e030      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d025      	beq.n	800397e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003936:	e022      	b.n	800397e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800393c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003940:	d11f      	bne.n	8003982 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003946:	e01c      	b.n	8003982 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	2b02      	cmp	r3, #2
 800394c:	d903      	bls.n	8003956 <DMA_CheckFifoParam+0xb6>
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	2b03      	cmp	r3, #3
 8003952:	d003      	beq.n	800395c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003954:	e018      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	73fb      	strb	r3, [r7, #15]
      break;
 800395a:	e015      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003960:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00e      	beq.n	8003986 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	73fb      	strb	r3, [r7, #15]
      break;
 800396c:	e00b      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      break;
 800396e:	bf00      	nop
 8003970:	e00a      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
      break;
 8003972:	bf00      	nop
 8003974:	e008      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
      break;
 8003976:	bf00      	nop
 8003978:	e006      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
      break;
 800397a:	bf00      	nop
 800397c:	e004      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
      break;
 800397e:	bf00      	nop
 8003980:	e002      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
      break;   
 8003982:	bf00      	nop
 8003984:	e000      	b.n	8003988 <DMA_CheckFifoParam+0xe8>
      break;
 8003986:	bf00      	nop
    }
  } 
  
  return status; 
 8003988:	7bfb      	ldrb	r3, [r7, #15]
}
 800398a:	4618      	mov	r0, r3
 800398c:	3714      	adds	r7, #20
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop

08003998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003998:	b480      	push	{r7}
 800399a:	b089      	sub	sp, #36	; 0x24
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039a2:	2300      	movs	r3, #0
 80039a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039a6:	2300      	movs	r3, #0
 80039a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039aa:	2300      	movs	r3, #0
 80039ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
 80039b2:	e159      	b.n	8003c68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039b4:	2201      	movs	r2, #1
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	4013      	ands	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	f040 8148 	bne.w	8003c62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d005      	beq.n	80039ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d130      	bne.n	8003a4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	2203      	movs	r2, #3
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	69ba      	ldr	r2, [r7, #24]
 80039fe:	4013      	ands	r3, r2
 8003a00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	68da      	ldr	r2, [r3, #12]
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	005b      	lsls	r3, r3, #1
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a20:	2201      	movs	r2, #1
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	091b      	lsrs	r3, r3, #4
 8003a36:	f003 0201 	and.w	r2, r3, #1
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	2b03      	cmp	r3, #3
 8003a56:	d017      	beq.n	8003a88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	2203      	movs	r2, #3
 8003a64:	fa02 f303 	lsl.w	r3, r2, r3
 8003a68:	43db      	mvns	r3, r3
 8003a6a:	69ba      	ldr	r2, [r7, #24]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	689a      	ldr	r2, [r3, #8]
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 0303 	and.w	r3, r3, #3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d123      	bne.n	8003adc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	08da      	lsrs	r2, r3, #3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3208      	adds	r2, #8
 8003a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	f003 0307 	and.w	r3, r3, #7
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	220f      	movs	r2, #15
 8003aac:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab0:	43db      	mvns	r3, r3
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	691a      	ldr	r2, [r3, #16]
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	08da      	lsrs	r2, r3, #3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	3208      	adds	r2, #8
 8003ad6:	69b9      	ldr	r1, [r7, #24]
 8003ad8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	43db      	mvns	r3, r3
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	4013      	ands	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f003 0203 	and.w	r2, r3, #3
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f000 80a2 	beq.w	8003c62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60fb      	str	r3, [r7, #12]
 8003b22:	4b57      	ldr	r3, [pc, #348]	; (8003c80 <HAL_GPIO_Init+0x2e8>)
 8003b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b26:	4a56      	ldr	r2, [pc, #344]	; (8003c80 <HAL_GPIO_Init+0x2e8>)
 8003b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003b2e:	4b54      	ldr	r3, [pc, #336]	; (8003c80 <HAL_GPIO_Init+0x2e8>)
 8003b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b36:	60fb      	str	r3, [r7, #12]
 8003b38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b3a:	4a52      	ldr	r2, [pc, #328]	; (8003c84 <HAL_GPIO_Init+0x2ec>)
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	089b      	lsrs	r3, r3, #2
 8003b40:	3302      	adds	r3, #2
 8003b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	220f      	movs	r2, #15
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	43db      	mvns	r3, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a49      	ldr	r2, [pc, #292]	; (8003c88 <HAL_GPIO_Init+0x2f0>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d019      	beq.n	8003b9a <HAL_GPIO_Init+0x202>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a48      	ldr	r2, [pc, #288]	; (8003c8c <HAL_GPIO_Init+0x2f4>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d013      	beq.n	8003b96 <HAL_GPIO_Init+0x1fe>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a47      	ldr	r2, [pc, #284]	; (8003c90 <HAL_GPIO_Init+0x2f8>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d00d      	beq.n	8003b92 <HAL_GPIO_Init+0x1fa>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a46      	ldr	r2, [pc, #280]	; (8003c94 <HAL_GPIO_Init+0x2fc>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d007      	beq.n	8003b8e <HAL_GPIO_Init+0x1f6>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a45      	ldr	r2, [pc, #276]	; (8003c98 <HAL_GPIO_Init+0x300>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d101      	bne.n	8003b8a <HAL_GPIO_Init+0x1f2>
 8003b86:	2304      	movs	r3, #4
 8003b88:	e008      	b.n	8003b9c <HAL_GPIO_Init+0x204>
 8003b8a:	2307      	movs	r3, #7
 8003b8c:	e006      	b.n	8003b9c <HAL_GPIO_Init+0x204>
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e004      	b.n	8003b9c <HAL_GPIO_Init+0x204>
 8003b92:	2302      	movs	r3, #2
 8003b94:	e002      	b.n	8003b9c <HAL_GPIO_Init+0x204>
 8003b96:	2301      	movs	r3, #1
 8003b98:	e000      	b.n	8003b9c <HAL_GPIO_Init+0x204>
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	69fa      	ldr	r2, [r7, #28]
 8003b9e:	f002 0203 	and.w	r2, r2, #3
 8003ba2:	0092      	lsls	r2, r2, #2
 8003ba4:	4093      	lsls	r3, r2
 8003ba6:	69ba      	ldr	r2, [r7, #24]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bac:	4935      	ldr	r1, [pc, #212]	; (8003c84 <HAL_GPIO_Init+0x2ec>)
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	089b      	lsrs	r3, r3, #2
 8003bb2:	3302      	adds	r3, #2
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bba:	4b38      	ldr	r3, [pc, #224]	; (8003c9c <HAL_GPIO_Init+0x304>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d003      	beq.n	8003bde <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bde:	4a2f      	ldr	r2, [pc, #188]	; (8003c9c <HAL_GPIO_Init+0x304>)
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003be4:	4b2d      	ldr	r3, [pc, #180]	; (8003c9c <HAL_GPIO_Init+0x304>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	43db      	mvns	r3, r3
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c08:	4a24      	ldr	r2, [pc, #144]	; (8003c9c <HAL_GPIO_Init+0x304>)
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c0e:	4b23      	ldr	r3, [pc, #140]	; (8003c9c <HAL_GPIO_Init+0x304>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	43db      	mvns	r3, r3
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c32:	4a1a      	ldr	r2, [pc, #104]	; (8003c9c <HAL_GPIO_Init+0x304>)
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c38:	4b18      	ldr	r3, [pc, #96]	; (8003c9c <HAL_GPIO_Init+0x304>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	43db      	mvns	r3, r3
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	4013      	ands	r3, r2
 8003c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c5c:	4a0f      	ldr	r2, [pc, #60]	; (8003c9c <HAL_GPIO_Init+0x304>)
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	3301      	adds	r3, #1
 8003c66:	61fb      	str	r3, [r7, #28]
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	2b0f      	cmp	r3, #15
 8003c6c:	f67f aea2 	bls.w	80039b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c70:	bf00      	nop
 8003c72:	bf00      	nop
 8003c74:	3724      	adds	r7, #36	; 0x24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40023800 	.word	0x40023800
 8003c84:	40013800 	.word	0x40013800
 8003c88:	40020000 	.word	0x40020000
 8003c8c:	40020400 	.word	0x40020400
 8003c90:	40020800 	.word	0x40020800
 8003c94:	40020c00 	.word	0x40020c00
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	40013c00 	.word	0x40013c00

08003ca0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b087      	sub	sp, #28
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003caa:	2300      	movs	r3, #0
 8003cac:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	e0bb      	b.n	8003e34 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	f040 80ab 	bne.w	8003e2e <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003cd8:	4a5c      	ldr	r2, [pc, #368]	; (8003e4c <HAL_GPIO_DeInit+0x1ac>)
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	089b      	lsrs	r3, r3, #2
 8003cde:	3302      	adds	r3, #2
 8003ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ce4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	220f      	movs	r2, #15
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a54      	ldr	r2, [pc, #336]	; (8003e50 <HAL_GPIO_DeInit+0x1b0>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d019      	beq.n	8003d36 <HAL_GPIO_DeInit+0x96>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a53      	ldr	r2, [pc, #332]	; (8003e54 <HAL_GPIO_DeInit+0x1b4>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d013      	beq.n	8003d32 <HAL_GPIO_DeInit+0x92>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a52      	ldr	r2, [pc, #328]	; (8003e58 <HAL_GPIO_DeInit+0x1b8>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d00d      	beq.n	8003d2e <HAL_GPIO_DeInit+0x8e>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a51      	ldr	r2, [pc, #324]	; (8003e5c <HAL_GPIO_DeInit+0x1bc>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d007      	beq.n	8003d2a <HAL_GPIO_DeInit+0x8a>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a50      	ldr	r2, [pc, #320]	; (8003e60 <HAL_GPIO_DeInit+0x1c0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d101      	bne.n	8003d26 <HAL_GPIO_DeInit+0x86>
 8003d22:	2304      	movs	r3, #4
 8003d24:	e008      	b.n	8003d38 <HAL_GPIO_DeInit+0x98>
 8003d26:	2307      	movs	r3, #7
 8003d28:	e006      	b.n	8003d38 <HAL_GPIO_DeInit+0x98>
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e004      	b.n	8003d38 <HAL_GPIO_DeInit+0x98>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	e002      	b.n	8003d38 <HAL_GPIO_DeInit+0x98>
 8003d32:	2301      	movs	r3, #1
 8003d34:	e000      	b.n	8003d38 <HAL_GPIO_DeInit+0x98>
 8003d36:	2300      	movs	r3, #0
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	f002 0203 	and.w	r2, r2, #3
 8003d3e:	0092      	lsls	r2, r2, #2
 8003d40:	4093      	lsls	r3, r2
 8003d42:	68ba      	ldr	r2, [r7, #8]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d132      	bne.n	8003dae <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003d48:	4b46      	ldr	r3, [pc, #280]	; (8003e64 <HAL_GPIO_DeInit+0x1c4>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	4944      	ldr	r1, [pc, #272]	; (8003e64 <HAL_GPIO_DeInit+0x1c4>)
 8003d52:	4013      	ands	r3, r2
 8003d54:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003d56:	4b43      	ldr	r3, [pc, #268]	; (8003e64 <HAL_GPIO_DeInit+0x1c4>)
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	4941      	ldr	r1, [pc, #260]	; (8003e64 <HAL_GPIO_DeInit+0x1c4>)
 8003d60:	4013      	ands	r3, r2
 8003d62:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003d64:	4b3f      	ldr	r3, [pc, #252]	; (8003e64 <HAL_GPIO_DeInit+0x1c4>)
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	43db      	mvns	r3, r3
 8003d6c:	493d      	ldr	r1, [pc, #244]	; (8003e64 <HAL_GPIO_DeInit+0x1c4>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003d72:	4b3c      	ldr	r3, [pc, #240]	; (8003e64 <HAL_GPIO_DeInit+0x1c4>)
 8003d74:	68da      	ldr	r2, [r3, #12]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	493a      	ldr	r1, [pc, #232]	; (8003e64 <HAL_GPIO_DeInit+0x1c4>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	f003 0303 	and.w	r3, r3, #3
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	220f      	movs	r2, #15
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003d90:	4a2e      	ldr	r2, [pc, #184]	; (8003e4c <HAL_GPIO_DeInit+0x1ac>)
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	089b      	lsrs	r3, r3, #2
 8003d96:	3302      	adds	r3, #2
 8003d98:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	43da      	mvns	r2, r3
 8003da0:	482a      	ldr	r0, [pc, #168]	; (8003e4c <HAL_GPIO_DeInit+0x1ac>)
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	089b      	lsrs	r3, r3, #2
 8003da6:	400a      	ands	r2, r1
 8003da8:	3302      	adds	r3, #2
 8003daa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	2103      	movs	r1, #3
 8003db8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	401a      	ands	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	08da      	lsrs	r2, r3, #3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3208      	adds	r2, #8
 8003dcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	220f      	movs	r2, #15
 8003dda:	fa02 f303 	lsl.w	r3, r2, r3
 8003dde:	43db      	mvns	r3, r3
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	08d2      	lsrs	r2, r2, #3
 8003de4:	4019      	ands	r1, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	3208      	adds	r2, #8
 8003dea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	2103      	movs	r1, #3
 8003df8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	401a      	ands	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	2101      	movs	r1, #1
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e10:	43db      	mvns	r3, r3
 8003e12:	401a      	ands	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	2103      	movs	r1, #3
 8003e22:	fa01 f303 	lsl.w	r3, r1, r3
 8003e26:	43db      	mvns	r3, r3
 8003e28:	401a      	ands	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	3301      	adds	r3, #1
 8003e32:	617b      	str	r3, [r7, #20]
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	2b0f      	cmp	r3, #15
 8003e38:	f67f af40 	bls.w	8003cbc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003e3c:	bf00      	nop
 8003e3e:	bf00      	nop
 8003e40:	371c      	adds	r7, #28
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	40013800 	.word	0x40013800
 8003e50:	40020000 	.word	0x40020000
 8003e54:	40020400 	.word	0x40020400
 8003e58:	40020800 	.word	0x40020800
 8003e5c:	40020c00 	.word	0x40020c00
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40013c00 	.word	0x40013c00

08003e68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	807b      	strh	r3, [r7, #2]
 8003e74:	4613      	mov	r3, r2
 8003e76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e78:	787b      	ldrb	r3, [r7, #1]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e7e:	887a      	ldrh	r2, [r7, #2]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e84:	e003      	b.n	8003e8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e86:	887b      	ldrh	r3, [r7, #2]
 8003e88:	041a      	lsls	r2, r3, #16
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	619a      	str	r2, [r3, #24]
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e9a:	b480      	push	{r7}
 8003e9c:	b085      	sub	sp, #20
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	695b      	ldr	r3, [r3, #20]
 8003eaa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003eac:	887a      	ldrh	r2, [r7, #2]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	041a      	lsls	r2, r3, #16
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	43d9      	mvns	r1, r3
 8003eb8:	887b      	ldrh	r3, [r7, #2]
 8003eba:	400b      	ands	r3, r1
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	619a      	str	r2, [r3, #24]
}
 8003ec2:	bf00      	nop
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr

08003ece <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ece:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ed0:	b08f      	sub	sp, #60	; 0x3c
 8003ed2:	af0a      	add	r7, sp, #40	; 0x28
 8003ed4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d101      	bne.n	8003ee0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e10f      	b.n	8004100 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d106      	bne.n	8003f00 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f006 fd18 	bl	800a930 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2203      	movs	r2, #3
 8003f04:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d102      	bne.n	8003f1a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f003 faef 	bl	8007502 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	603b      	str	r3, [r7, #0]
 8003f2a:	687e      	ldr	r6, [r7, #4]
 8003f2c:	466d      	mov	r5, sp
 8003f2e:	f106 0410 	add.w	r4, r6, #16
 8003f32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f3a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f3e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003f42:	1d33      	adds	r3, r6, #4
 8003f44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f46:	6838      	ldr	r0, [r7, #0]
 8003f48:	f003 f9c6 	bl	80072d8 <USB_CoreInit>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d005      	beq.n	8003f5e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2202      	movs	r2, #2
 8003f56:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e0d0      	b.n	8004100 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2100      	movs	r1, #0
 8003f64:	4618      	mov	r0, r3
 8003f66:	f003 fadd 	bl	8007524 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	73fb      	strb	r3, [r7, #15]
 8003f6e:	e04a      	b.n	8004006 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f70:	7bfa      	ldrb	r2, [r7, #15]
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	4613      	mov	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	1a9b      	subs	r3, r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	333d      	adds	r3, #61	; 0x3d
 8003f80:	2201      	movs	r2, #1
 8003f82:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f84:	7bfa      	ldrb	r2, [r7, #15]
 8003f86:	6879      	ldr	r1, [r7, #4]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	1a9b      	subs	r3, r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	333c      	adds	r3, #60	; 0x3c
 8003f94:	7bfa      	ldrb	r2, [r7, #15]
 8003f96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f98:	7bfa      	ldrb	r2, [r7, #15]
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	b298      	uxth	r0, r3
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	1a9b      	subs	r3, r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	3342      	adds	r3, #66	; 0x42
 8003fac:	4602      	mov	r2, r0
 8003fae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003fb0:	7bfa      	ldrb	r2, [r7, #15]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	333f      	adds	r3, #63	; 0x3f
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003fc4:	7bfa      	ldrb	r2, [r7, #15]
 8003fc6:	6879      	ldr	r1, [r7, #4]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	1a9b      	subs	r3, r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	440b      	add	r3, r1
 8003fd2:	3344      	adds	r3, #68	; 0x44
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003fd8:	7bfa      	ldrb	r2, [r7, #15]
 8003fda:	6879      	ldr	r1, [r7, #4]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	1a9b      	subs	r3, r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	440b      	add	r3, r1
 8003fe6:	3348      	adds	r3, #72	; 0x48
 8003fe8:	2200      	movs	r2, #0
 8003fea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003fec:	7bfa      	ldrb	r2, [r7, #15]
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	1a9b      	subs	r3, r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	3350      	adds	r3, #80	; 0x50
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004000:	7bfb      	ldrb	r3, [r7, #15]
 8004002:	3301      	adds	r3, #1
 8004004:	73fb      	strb	r3, [r7, #15]
 8004006:	7bfa      	ldrb	r2, [r7, #15]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	429a      	cmp	r2, r3
 800400e:	d3af      	bcc.n	8003f70 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004010:	2300      	movs	r3, #0
 8004012:	73fb      	strb	r3, [r7, #15]
 8004014:	e044      	b.n	80040a0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004016:	7bfa      	ldrb	r2, [r7, #15]
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	1a9b      	subs	r3, r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	440b      	add	r3, r1
 8004024:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004028:	2200      	movs	r2, #0
 800402a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800402c:	7bfa      	ldrb	r2, [r7, #15]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4613      	mov	r3, r2
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	1a9b      	subs	r3, r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800403e:	7bfa      	ldrb	r2, [r7, #15]
 8004040:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004042:	7bfa      	ldrb	r2, [r7, #15]
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	4613      	mov	r3, r2
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	1a9b      	subs	r3, r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004054:	2200      	movs	r2, #0
 8004056:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004058:	7bfa      	ldrb	r2, [r7, #15]
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800406e:	7bfa      	ldrb	r2, [r7, #15]
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	4613      	mov	r3, r2
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004084:	7bfa      	ldrb	r2, [r7, #15]
 8004086:	6879      	ldr	r1, [r7, #4]
 8004088:	4613      	mov	r3, r2
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	1a9b      	subs	r3, r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	440b      	add	r3, r1
 8004092:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004096:	2200      	movs	r2, #0
 8004098:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800409a:	7bfb      	ldrb	r3, [r7, #15]
 800409c:	3301      	adds	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]
 80040a0:	7bfa      	ldrb	r2, [r7, #15]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d3b5      	bcc.n	8004016 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	603b      	str	r3, [r7, #0]
 80040b0:	687e      	ldr	r6, [r7, #4]
 80040b2:	466d      	mov	r5, sp
 80040b4:	f106 0410 	add.w	r4, r6, #16
 80040b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80040c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80040c8:	1d33      	adds	r3, r6, #4
 80040ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040cc:	6838      	ldr	r0, [r7, #0]
 80040ce:	f003 fa75 	bl	80075bc <USB_DevInit>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d005      	beq.n	80040e4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e00d      	b.n	8004100 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f004 faf1 	bl	80086e0 <USB_DevDisconnect>

  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3714      	adds	r7, #20
 8004104:	46bd      	mov	sp, r7
 8004106:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004108 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800411c:	2b01      	cmp	r3, #1
 800411e:	d101      	bne.n	8004124 <HAL_PCD_Start+0x1c>
 8004120:	2302      	movs	r3, #2
 8004122:	e020      	b.n	8004166 <HAL_PCD_Start+0x5e>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004130:	2b01      	cmp	r3, #1
 8004132:	d109      	bne.n	8004148 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004138:	2b01      	cmp	r3, #1
 800413a:	d005      	beq.n	8004148 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004140:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4618      	mov	r0, r3
 800414e:	f003 f9c7 	bl	80074e0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4618      	mov	r0, r3
 8004158:	f004 faa1 	bl	800869e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800416e:	b590      	push	{r4, r7, lr}
 8004170:	b08d      	sub	sp, #52	; 0x34
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800417c:	6a3b      	ldr	r3, [r7, #32]
 800417e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4618      	mov	r0, r3
 8004186:	f004 fb5f 	bl	8008848 <USB_GetMode>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	f040 839d 	bne.w	80048cc <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4618      	mov	r0, r3
 8004198:	f004 fac3 	bl	8008722 <USB_ReadInterrupts>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 8393 	beq.w	80048ca <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4618      	mov	r0, r3
 80041aa:	f004 faba 	bl	8008722 <USB_ReadInterrupts>
 80041ae:	4603      	mov	r3, r0
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d107      	bne.n	80041c8 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695a      	ldr	r2, [r3, #20]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f002 0202 	and.w	r2, r2, #2
 80041c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f004 faa8 	bl	8008722 <USB_ReadInterrupts>
 80041d2:	4603      	mov	r3, r0
 80041d4:	f003 0310 	and.w	r3, r3, #16
 80041d8:	2b10      	cmp	r3, #16
 80041da:	d161      	bne.n	80042a0 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	699a      	ldr	r2, [r3, #24]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0210 	bic.w	r2, r2, #16
 80041ea:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80041ec:	6a3b      	ldr	r3, [r7, #32]
 80041ee:	6a1b      	ldr	r3, [r3, #32]
 80041f0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	f003 020f 	and.w	r2, r3, #15
 80041f8:	4613      	mov	r3, r2
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	1a9b      	subs	r3, r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	4413      	add	r3, r2
 8004208:	3304      	adds	r3, #4
 800420a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	0c5b      	lsrs	r3, r3, #17
 8004210:	f003 030f 	and.w	r3, r3, #15
 8004214:	2b02      	cmp	r3, #2
 8004216:	d124      	bne.n	8004262 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800421e:	4013      	ands	r3, r2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d035      	beq.n	8004290 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	091b      	lsrs	r3, r3, #4
 800422c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800422e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004232:	b29b      	uxth	r3, r3
 8004234:	461a      	mov	r2, r3
 8004236:	6a38      	ldr	r0, [r7, #32]
 8004238:	f004 f8df 	bl	80083fa <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	091b      	lsrs	r3, r3, #4
 8004244:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004248:	441a      	add	r2, r3
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	699a      	ldr	r2, [r3, #24]
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	091b      	lsrs	r3, r3, #4
 8004256:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800425a:	441a      	add	r2, r3
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	619a      	str	r2, [r3, #24]
 8004260:	e016      	b.n	8004290 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	0c5b      	lsrs	r3, r3, #17
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	2b06      	cmp	r3, #6
 800426c:	d110      	bne.n	8004290 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004274:	2208      	movs	r2, #8
 8004276:	4619      	mov	r1, r3
 8004278:	6a38      	ldr	r0, [r7, #32]
 800427a:	f004 f8be 	bl	80083fa <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	699a      	ldr	r2, [r3, #24]
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	091b      	lsrs	r3, r3, #4
 8004286:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800428a:	441a      	add	r2, r3
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	699a      	ldr	r2, [r3, #24]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0210 	orr.w	r2, r2, #16
 800429e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f004 fa3c 	bl	8008722 <USB_ReadInterrupts>
 80042aa:	4603      	mov	r3, r0
 80042ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042b0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80042b4:	d16e      	bne.n	8004394 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4618      	mov	r0, r3
 80042c0:	f004 fa42 	bl	8008748 <USB_ReadDevAllOutEpInterrupt>
 80042c4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80042c6:	e062      	b.n	800438e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80042c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d057      	beq.n	8004382 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d8:	b2d2      	uxtb	r2, r2
 80042da:	4611      	mov	r1, r2
 80042dc:	4618      	mov	r0, r3
 80042de:	f004 fa67 	bl	80087b0 <USB_ReadDevOutEPInterrupt>
 80042e2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00c      	beq.n	8004308 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f0:	015a      	lsls	r2, r3, #5
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	4413      	add	r3, r2
 80042f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042fa:	461a      	mov	r2, r3
 80042fc:	2301      	movs	r3, #1
 80042fe:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004300:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 fdb0 	bl	8004e68 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00c      	beq.n	800432c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004314:	015a      	lsls	r2, r3, #5
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	4413      	add	r3, r2
 800431a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800431e:	461a      	mov	r2, r3
 8004320:	2308      	movs	r3, #8
 8004322:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004324:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 feaa 	bl	8005080 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f003 0310 	and.w	r3, r3, #16
 8004332:	2b00      	cmp	r3, #0
 8004334:	d008      	beq.n	8004348 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004338:	015a      	lsls	r2, r3, #5
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	4413      	add	r3, r2
 800433e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004342:	461a      	mov	r2, r3
 8004344:	2310      	movs	r3, #16
 8004346:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b00      	cmp	r3, #0
 8004350:	d008      	beq.n	8004364 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	015a      	lsls	r2, r3, #5
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	4413      	add	r3, r2
 800435a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800435e:	461a      	mov	r2, r3
 8004360:	2320      	movs	r3, #32
 8004362:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d009      	beq.n	8004382 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800436e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004370:	015a      	lsls	r2, r3, #5
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	4413      	add	r3, r2
 8004376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800437a:	461a      	mov	r2, r3
 800437c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004380:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004384:	3301      	adds	r3, #1
 8004386:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800438a:	085b      	lsrs	r3, r3, #1
 800438c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800438e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004390:	2b00      	cmp	r3, #0
 8004392:	d199      	bne.n	80042c8 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4618      	mov	r0, r3
 800439a:	f004 f9c2 	bl	8008722 <USB_ReadInterrupts>
 800439e:	4603      	mov	r3, r0
 80043a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80043a8:	f040 80c0 	bne.w	800452c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f004 f9e3 	bl	800877c <USB_ReadDevAllInEpInterrupt>
 80043b6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80043bc:	e0b2      	b.n	8004524 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80043be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 80a7 	beq.w	8004518 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043d0:	b2d2      	uxtb	r2, r2
 80043d2:	4611      	mov	r1, r2
 80043d4:	4618      	mov	r0, r3
 80043d6:	f004 fa09 	bl	80087ec <USB_ReadDevInEPInterrupt>
 80043da:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d057      	beq.n	8004496 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80043e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e8:	f003 030f 	and.w	r3, r3, #15
 80043ec:	2201      	movs	r2, #1
 80043ee:	fa02 f303 	lsl.w	r3, r2, r3
 80043f2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	43db      	mvns	r3, r3
 8004400:	69f9      	ldr	r1, [r7, #28]
 8004402:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004406:	4013      	ands	r3, r2
 8004408:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	015a      	lsls	r2, r3, #5
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	4413      	add	r3, r2
 8004412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004416:	461a      	mov	r2, r3
 8004418:	2301      	movs	r3, #1
 800441a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d132      	bne.n	800448a <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004424:	6879      	ldr	r1, [r7, #4]
 8004426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004428:	4613      	mov	r3, r2
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	1a9b      	subs	r3, r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	440b      	add	r3, r1
 8004432:	3348      	adds	r3, #72	; 0x48
 8004434:	6819      	ldr	r1, [r3, #0]
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800443a:	4613      	mov	r3, r2
 800443c:	00db      	lsls	r3, r3, #3
 800443e:	1a9b      	subs	r3, r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	4403      	add	r3, r0
 8004444:	3344      	adds	r3, #68	; 0x44
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4419      	add	r1, r3
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800444e:	4613      	mov	r3, r2
 8004450:	00db      	lsls	r3, r3, #3
 8004452:	1a9b      	subs	r3, r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4403      	add	r3, r0
 8004458:	3348      	adds	r3, #72	; 0x48
 800445a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	2b00      	cmp	r3, #0
 8004460:	d113      	bne.n	800448a <HAL_PCD_IRQHandler+0x31c>
 8004462:	6879      	ldr	r1, [r7, #4]
 8004464:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004466:	4613      	mov	r3, r2
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	1a9b      	subs	r3, r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	3350      	adds	r3, #80	; 0x50
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d108      	bne.n	800448a <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6818      	ldr	r0, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004482:	461a      	mov	r2, r3
 8004484:	2101      	movs	r1, #1
 8004486:	f004 fa11 	bl	80088ac <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800448a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448c:	b2db      	uxtb	r3, r3
 800448e:	4619      	mov	r1, r3
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f006 face 	bl	800aa32 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	2b00      	cmp	r3, #0
 800449e:	d008      	beq.n	80044b2 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80044a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a2:	015a      	lsls	r2, r3, #5
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	4413      	add	r3, r2
 80044a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044ac:	461a      	mov	r2, r3
 80044ae:	2308      	movs	r3, #8
 80044b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	f003 0310 	and.w	r3, r3, #16
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d008      	beq.n	80044ce <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	015a      	lsls	r2, r3, #5
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	4413      	add	r3, r2
 80044c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044c8:	461a      	mov	r2, r3
 80044ca:	2310      	movs	r3, #16
 80044cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d008      	beq.n	80044ea <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80044d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044e4:	461a      	mov	r2, r3
 80044e6:	2340      	movs	r3, #64	; 0x40
 80044e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	f003 0302 	and.w	r3, r3, #2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d008      	beq.n	8004506 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f6:	015a      	lsls	r2, r3, #5
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	4413      	add	r3, r2
 80044fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004500:	461a      	mov	r2, r3
 8004502:	2302      	movs	r3, #2
 8004504:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004510:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 fc1b 	bl	8004d4e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451a:	3301      	adds	r3, #1
 800451c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800451e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004520:	085b      	lsrs	r3, r3, #1
 8004522:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004526:	2b00      	cmp	r3, #0
 8004528:	f47f af49 	bne.w	80043be <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4618      	mov	r0, r3
 8004532:	f004 f8f6 	bl	8008722 <USB_ReadInterrupts>
 8004536:	4603      	mov	r3, r0
 8004538:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800453c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004540:	d122      	bne.n	8004588 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	69fa      	ldr	r2, [r7, #28]
 800454c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004550:	f023 0301 	bic.w	r3, r3, #1
 8004554:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800455c:	2b01      	cmp	r3, #1
 800455e:	d108      	bne.n	8004572 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004568:	2100      	movs	r1, #0
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 fe26 	bl	80051bc <HAL_PCDEx_LPM_Callback>
 8004570:	e002      	b.n	8004578 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f006 faca 	bl	800ab0c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	695a      	ldr	r2, [r3, #20]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004586:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	f004 f8c8 	bl	8008722 <USB_ReadInterrupts>
 8004592:	4603      	mov	r3, r0
 8004594:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004598:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800459c:	d112      	bne.n	80045c4 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d102      	bne.n	80045b4 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f006 fa86 	bl	800aac0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	695a      	ldr	r2, [r3, #20]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80045c2:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f004 f8aa 	bl	8008722 <USB_ReadInterrupts>
 80045ce:	4603      	mov	r3, r0
 80045d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d8:	f040 80c7 	bne.w	800476a <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	69fa      	ldr	r2, [r7, #28]
 80045e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045ea:	f023 0301 	bic.w	r3, r3, #1
 80045ee:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2110      	movs	r1, #16
 80045f6:	4618      	mov	r0, r3
 80045f8:	f003 f944 	bl	8007884 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045fc:	2300      	movs	r3, #0
 80045fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004600:	e056      	b.n	80046b0 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004604:	015a      	lsls	r2, r3, #5
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	4413      	add	r3, r2
 800460a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800460e:	461a      	mov	r2, r3
 8004610:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004614:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004618:	015a      	lsls	r2, r3, #5
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	4413      	add	r3, r2
 800461e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004626:	0151      	lsls	r1, r2, #5
 8004628:	69fa      	ldr	r2, [r7, #28]
 800462a:	440a      	add	r2, r1
 800462c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004630:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004634:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004638:	015a      	lsls	r2, r3, #5
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	4413      	add	r3, r2
 800463e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004646:	0151      	lsls	r1, r2, #5
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	440a      	add	r2, r1
 800464c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004650:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004654:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004658:	015a      	lsls	r2, r3, #5
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	4413      	add	r3, r2
 800465e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004662:	461a      	mov	r2, r3
 8004664:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004668:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800466a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800466c:	015a      	lsls	r2, r3, #5
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	4413      	add	r3, r2
 8004672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800467a:	0151      	lsls	r1, r2, #5
 800467c:	69fa      	ldr	r2, [r7, #28]
 800467e:	440a      	add	r2, r1
 8004680:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004684:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004688:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800468a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800468c:	015a      	lsls	r2, r3, #5
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	4413      	add	r3, r2
 8004692:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800469a:	0151      	lsls	r1, r2, #5
 800469c:	69fa      	ldr	r2, [r7, #28]
 800469e:	440a      	add	r2, r1
 80046a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80046a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80046a8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ac:	3301      	adds	r3, #1
 80046ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d3a3      	bcc.n	8004602 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	69fa      	ldr	r2, [r7, #28]
 80046c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046c8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80046cc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d016      	beq.n	8004704 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046e6:	f043 030b 	orr.w	r3, r3, #11
 80046ea:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f6:	69fa      	ldr	r2, [r7, #28]
 80046f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046fc:	f043 030b 	orr.w	r3, r3, #11
 8004700:	6453      	str	r3, [r2, #68]	; 0x44
 8004702:	e015      	b.n	8004730 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	69fa      	ldr	r2, [r7, #28]
 800470e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004712:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004716:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800471a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	69fa      	ldr	r2, [r7, #28]
 8004726:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800472a:	f043 030b 	orr.w	r3, r3, #11
 800472e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800473e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004742:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6818      	ldr	r0, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004754:	461a      	mov	r2, r3
 8004756:	f004 f8a9 	bl	80088ac <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695a      	ldr	r2, [r3, #20]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004768:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f003 ffd7 	bl	8008722 <USB_ReadInterrupts>
 8004774:	4603      	mov	r3, r0
 8004776:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800477a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800477e:	d124      	bne.n	80047ca <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4618      	mov	r0, r3
 8004786:	f004 f86d 	bl	8008864 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4618      	mov	r0, r3
 8004790:	f003 f8d5 	bl	800793e <USB_GetDevSpeed>
 8004794:	4603      	mov	r3, r0
 8004796:	461a      	mov	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681c      	ldr	r4, [r3, #0]
 80047a0:	f001 f93c 	bl	8005a1c <HAL_RCC_GetHCLKFreq>
 80047a4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	461a      	mov	r2, r3
 80047ae:	4620      	mov	r0, r4
 80047b0:	f002 fdf4 	bl	800739c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f006 f964 	bl	800aa82 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695a      	ldr	r2, [r3, #20]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80047c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f003 ffa7 	bl	8008722 <USB_ReadInterrupts>
 80047d4:	4603      	mov	r3, r0
 80047d6:	f003 0308 	and.w	r3, r3, #8
 80047da:	2b08      	cmp	r3, #8
 80047dc:	d10a      	bne.n	80047f4 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f006 f941 	bl	800aa66 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695a      	ldr	r2, [r3, #20]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f002 0208 	and.w	r2, r2, #8
 80047f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f003 ff92 	bl	8008722 <USB_ReadInterrupts>
 80047fe:	4603      	mov	r3, r0
 8004800:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004804:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004808:	d10f      	bne.n	800482a <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800480a:	2300      	movs	r3, #0
 800480c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800480e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004810:	b2db      	uxtb	r3, r3
 8004812:	4619      	mov	r1, r3
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f006 f999 	bl	800ab4c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	695a      	ldr	r2, [r3, #20]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004828:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4618      	mov	r0, r3
 8004830:	f003 ff77 	bl	8008722 <USB_ReadInterrupts>
 8004834:	4603      	mov	r3, r0
 8004836:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800483a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800483e:	d10f      	bne.n	8004860 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	b2db      	uxtb	r3, r3
 8004848:	4619      	mov	r1, r3
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f006 f96c 	bl	800ab28 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695a      	ldr	r2, [r3, #20]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800485e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4618      	mov	r0, r3
 8004866:	f003 ff5c 	bl	8008722 <USB_ReadInterrupts>
 800486a:	4603      	mov	r3, r0
 800486c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004874:	d10a      	bne.n	800488c <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f006 f97a 	bl	800ab70 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695a      	ldr	r2, [r3, #20]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800488a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4618      	mov	r0, r3
 8004892:	f003 ff46 	bl	8008722 <USB_ReadInterrupts>
 8004896:	4603      	mov	r3, r0
 8004898:	f003 0304 	and.w	r3, r3, #4
 800489c:	2b04      	cmp	r3, #4
 800489e:	d115      	bne.n	80048cc <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	f003 0304 	and.w	r3, r3, #4
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d002      	beq.n	80048b8 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f006 f96a 	bl	800ab8c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6859      	ldr	r1, [r3, #4]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	605a      	str	r2, [r3, #4]
 80048c8:	e000      	b.n	80048cc <HAL_PCD_IRQHandler+0x75e>
      return;
 80048ca:	bf00      	nop
    }
  }
}
 80048cc:	3734      	adds	r7, #52	; 0x34
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd90      	pop	{r4, r7, pc}

080048d2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b082      	sub	sp, #8
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
 80048da:	460b      	mov	r3, r1
 80048dc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_PCD_SetAddress+0x1a>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e013      	b.n	8004914 <HAL_PCD_SetAddress+0x42>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	78fa      	ldrb	r2, [r7, #3]
 8004902:	4611      	mov	r1, r2
 8004904:	4618      	mov	r0, r3
 8004906:	f003 fea4 	bl	8008652 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3708      	adds	r7, #8
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	4608      	mov	r0, r1
 8004926:	4611      	mov	r1, r2
 8004928:	461a      	mov	r2, r3
 800492a:	4603      	mov	r3, r0
 800492c:	70fb      	strb	r3, [r7, #3]
 800492e:	460b      	mov	r3, r1
 8004930:	803b      	strh	r3, [r7, #0]
 8004932:	4613      	mov	r3, r2
 8004934:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800493a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800493e:	2b00      	cmp	r3, #0
 8004940:	da0f      	bge.n	8004962 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004942:	78fb      	ldrb	r3, [r7, #3]
 8004944:	f003 020f 	and.w	r2, r3, #15
 8004948:	4613      	mov	r3, r2
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	1a9b      	subs	r3, r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	3338      	adds	r3, #56	; 0x38
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	4413      	add	r3, r2
 8004956:	3304      	adds	r3, #4
 8004958:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2201      	movs	r2, #1
 800495e:	705a      	strb	r2, [r3, #1]
 8004960:	e00f      	b.n	8004982 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004962:	78fb      	ldrb	r3, [r7, #3]
 8004964:	f003 020f 	and.w	r2, r3, #15
 8004968:	4613      	mov	r3, r2
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	1a9b      	subs	r3, r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	4413      	add	r3, r2
 8004978:	3304      	adds	r3, #4
 800497a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004982:	78fb      	ldrb	r3, [r7, #3]
 8004984:	f003 030f 	and.w	r3, r3, #15
 8004988:	b2da      	uxtb	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800498e:	883a      	ldrh	r2, [r7, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	78ba      	ldrb	r2, [r7, #2]
 8004998:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	785b      	ldrb	r3, [r3, #1]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d004      	beq.n	80049ac <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80049ac:	78bb      	ldrb	r3, [r7, #2]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d102      	bne.n	80049b8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d101      	bne.n	80049c6 <HAL_PCD_EP_Open+0xaa>
 80049c2:	2302      	movs	r3, #2
 80049c4:	e00e      	b.n	80049e4 <HAL_PCD_EP_Open+0xc8>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68f9      	ldr	r1, [r7, #12]
 80049d4:	4618      	mov	r0, r3
 80049d6:	f002 ffd7 	bl	8007988 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80049e2:	7afb      	ldrb	r3, [r7, #11]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	460b      	mov	r3, r1
 80049f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80049f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	da0f      	bge.n	8004a20 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a00:	78fb      	ldrb	r3, [r7, #3]
 8004a02:	f003 020f 	and.w	r2, r3, #15
 8004a06:	4613      	mov	r3, r2
 8004a08:	00db      	lsls	r3, r3, #3
 8004a0a:	1a9b      	subs	r3, r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	3338      	adds	r3, #56	; 0x38
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	4413      	add	r3, r2
 8004a14:	3304      	adds	r3, #4
 8004a16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	705a      	strb	r2, [r3, #1]
 8004a1e:	e00f      	b.n	8004a40 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a20:	78fb      	ldrb	r3, [r7, #3]
 8004a22:	f003 020f 	and.w	r2, r3, #15
 8004a26:	4613      	mov	r3, r2
 8004a28:	00db      	lsls	r3, r3, #3
 8004a2a:	1a9b      	subs	r3, r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	4413      	add	r3, r2
 8004a36:	3304      	adds	r3, #4
 8004a38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004a40:	78fb      	ldrb	r3, [r7, #3]
 8004a42:	f003 030f 	and.w	r3, r3, #15
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d101      	bne.n	8004a5a <HAL_PCD_EP_Close+0x6e>
 8004a56:	2302      	movs	r3, #2
 8004a58:	e00e      	b.n	8004a78 <HAL_PCD_EP_Close+0x8c>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68f9      	ldr	r1, [r7, #12]
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f003 f815 	bl	8007a98 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b086      	sub	sp, #24
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	607a      	str	r2, [r7, #4]
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a90:	7afb      	ldrb	r3, [r7, #11]
 8004a92:	f003 020f 	and.w	r2, r3, #15
 8004a96:	4613      	mov	r3, r2
 8004a98:	00db      	lsls	r3, r3, #3
 8004a9a:	1a9b      	subs	r3, r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	3304      	adds	r3, #4
 8004aa8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	683a      	ldr	r2, [r7, #0]
 8004ab4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ac2:	7afb      	ldrb	r3, [r7, #11]
 8004ac4:	f003 030f 	and.w	r3, r3, #15
 8004ac8:	b2da      	uxtb	r2, r3
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d102      	bne.n	8004adc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004adc:	7afb      	ldrb	r3, [r7, #11]
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d109      	bne.n	8004afa <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6818      	ldr	r0, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	461a      	mov	r2, r3
 8004af2:	6979      	ldr	r1, [r7, #20]
 8004af4:	f003 faf0 	bl	80080d8 <USB_EP0StartXfer>
 8004af8:	e008      	b.n	8004b0c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6818      	ldr	r0, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	461a      	mov	r2, r3
 8004b06:	6979      	ldr	r1, [r7, #20]
 8004b08:	f003 f8a2 	bl	8007c50 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3718      	adds	r7, #24
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b16:	b480      	push	{r7}
 8004b18:	b083      	sub	sp, #12
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
 8004b1e:	460b      	mov	r3, r1
 8004b20:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004b22:	78fb      	ldrb	r3, [r7, #3]
 8004b24:	f003 020f 	and.w	r2, r3, #15
 8004b28:	6879      	ldr	r1, [r7, #4]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	00db      	lsls	r3, r3, #3
 8004b2e:	1a9b      	subs	r3, r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	440b      	add	r3, r1
 8004b34:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004b38:	681b      	ldr	r3, [r3, #0]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	370c      	adds	r7, #12
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004b46:	b580      	push	{r7, lr}
 8004b48:	b086      	sub	sp, #24
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	60f8      	str	r0, [r7, #12]
 8004b4e:	607a      	str	r2, [r7, #4]
 8004b50:	603b      	str	r3, [r7, #0]
 8004b52:	460b      	mov	r3, r1
 8004b54:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b56:	7afb      	ldrb	r3, [r7, #11]
 8004b58:	f003 020f 	and.w	r2, r3, #15
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	1a9b      	subs	r3, r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	3338      	adds	r3, #56	; 0x38
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	4413      	add	r3, r2
 8004b6a:	3304      	adds	r3, #4
 8004b6c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	2201      	movs	r2, #1
 8004b84:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b86:	7afb      	ldrb	r3, [r7, #11]
 8004b88:	f003 030f 	and.w	r3, r3, #15
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d102      	bne.n	8004ba0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ba0:	7afb      	ldrb	r3, [r7, #11]
 8004ba2:	f003 030f 	and.w	r3, r3, #15
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d109      	bne.n	8004bbe <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6818      	ldr	r0, [r3, #0]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	6979      	ldr	r1, [r7, #20]
 8004bb8:	f003 fa8e 	bl	80080d8 <USB_EP0StartXfer>
 8004bbc:	e008      	b.n	8004bd0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6818      	ldr	r0, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	461a      	mov	r2, r3
 8004bca:	6979      	ldr	r1, [r7, #20]
 8004bcc:	f003 f840 	bl	8007c50 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3718      	adds	r7, #24
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b084      	sub	sp, #16
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
 8004be2:	460b      	mov	r3, r1
 8004be4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004be6:	78fb      	ldrb	r3, [r7, #3]
 8004be8:	f003 020f 	and.w	r2, r3, #15
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d901      	bls.n	8004bf8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e050      	b.n	8004c9a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004bf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	da0f      	bge.n	8004c20 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c00:	78fb      	ldrb	r3, [r7, #3]
 8004c02:	f003 020f 	and.w	r2, r3, #15
 8004c06:	4613      	mov	r3, r2
 8004c08:	00db      	lsls	r3, r3, #3
 8004c0a:	1a9b      	subs	r3, r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	3338      	adds	r3, #56	; 0x38
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	4413      	add	r3, r2
 8004c14:	3304      	adds	r3, #4
 8004c16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	705a      	strb	r2, [r3, #1]
 8004c1e:	e00d      	b.n	8004c3c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004c20:	78fa      	ldrb	r2, [r7, #3]
 8004c22:	4613      	mov	r3, r2
 8004c24:	00db      	lsls	r3, r3, #3
 8004c26:	1a9b      	subs	r3, r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	4413      	add	r3, r2
 8004c32:	3304      	adds	r3, #4
 8004c34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c42:	78fb      	ldrb	r3, [r7, #3]
 8004c44:	f003 030f 	and.w	r3, r3, #15
 8004c48:	b2da      	uxtb	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d101      	bne.n	8004c5c <HAL_PCD_EP_SetStall+0x82>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	e01e      	b.n	8004c9a <HAL_PCD_EP_SetStall+0xc0>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68f9      	ldr	r1, [r7, #12]
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f003 fc1d 	bl	80084aa <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c70:	78fb      	ldrb	r3, [r7, #3]
 8004c72:	f003 030f 	and.w	r3, r3, #15
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10a      	bne.n	8004c90 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6818      	ldr	r0, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	b2d9      	uxtb	r1, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	f003 fe0e 	bl	80088ac <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b084      	sub	sp, #16
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
 8004caa:	460b      	mov	r3, r1
 8004cac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004cae:	78fb      	ldrb	r3, [r7, #3]
 8004cb0:	f003 020f 	and.w	r2, r3, #15
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d901      	bls.n	8004cc0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e042      	b.n	8004d46 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004cc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	da0f      	bge.n	8004ce8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cc8:	78fb      	ldrb	r3, [r7, #3]
 8004cca:	f003 020f 	and.w	r2, r3, #15
 8004cce:	4613      	mov	r3, r2
 8004cd0:	00db      	lsls	r3, r3, #3
 8004cd2:	1a9b      	subs	r3, r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	3338      	adds	r3, #56	; 0x38
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	4413      	add	r3, r2
 8004cdc:	3304      	adds	r3, #4
 8004cde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	705a      	strb	r2, [r3, #1]
 8004ce6:	e00f      	b.n	8004d08 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ce8:	78fb      	ldrb	r3, [r7, #3]
 8004cea:	f003 020f 	and.w	r2, r3, #15
 8004cee:	4613      	mov	r3, r2
 8004cf0:	00db      	lsls	r3, r3, #3
 8004cf2:	1a9b      	subs	r3, r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	3304      	adds	r3, #4
 8004d00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d0e:	78fb      	ldrb	r3, [r7, #3]
 8004d10:	f003 030f 	and.w	r3, r3, #15
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d101      	bne.n	8004d28 <HAL_PCD_EP_ClrStall+0x86>
 8004d24:	2302      	movs	r3, #2
 8004d26:	e00e      	b.n	8004d46 <HAL_PCD_EP_ClrStall+0xa4>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68f9      	ldr	r1, [r7, #12]
 8004d36:	4618      	mov	r0, r3
 8004d38:	f003 fc25 	bl	8008586 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b08a      	sub	sp, #40	; 0x28
 8004d52:	af02      	add	r7, sp, #8
 8004d54:	6078      	str	r0, [r7, #4]
 8004d56:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004d62:	683a      	ldr	r2, [r7, #0]
 8004d64:	4613      	mov	r3, r2
 8004d66:	00db      	lsls	r3, r3, #3
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	3338      	adds	r3, #56	; 0x38
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	4413      	add	r3, r2
 8004d72:	3304      	adds	r3, #4
 8004d74:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	699a      	ldr	r2, [r3, #24]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d901      	bls.n	8004d86 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e06c      	b.n	8004e60 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	695a      	ldr	r2, [r3, #20]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	69fa      	ldr	r2, [r7, #28]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d902      	bls.n	8004da2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	3303      	adds	r3, #3
 8004da6:	089b      	lsrs	r3, r3, #2
 8004da8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004daa:	e02b      	b.n	8004e04 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	695a      	ldr	r2, [r3, #20]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	69fa      	ldr	r2, [r7, #28]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d902      	bls.n	8004dc8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	3303      	adds	r3, #3
 8004dcc:	089b      	lsrs	r3, r3, #2
 8004dce:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	68d9      	ldr	r1, [r3, #12]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	4603      	mov	r3, r0
 8004de6:	6978      	ldr	r0, [r7, #20]
 8004de8:	f003 fac9 	bl	800837e <USB_WritePacket>

    ep->xfer_buff  += len;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	68da      	ldr	r2, [r3, #12]
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	441a      	add	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	699a      	ldr	r2, [r3, #24]
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	441a      	add	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	015a      	lsls	r2, r3, #5
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d809      	bhi.n	8004e2e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	699a      	ldr	r2, [r3, #24]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d203      	bcs.n	8004e2e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1be      	bne.n	8004dac <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	695a      	ldr	r2, [r3, #20]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d811      	bhi.n	8004e5e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	f003 030f 	and.w	r3, r3, #15
 8004e40:	2201      	movs	r2, #1
 8004e42:	fa02 f303 	lsl.w	r3, r2, r3
 8004e46:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	43db      	mvns	r3, r3
 8004e54:	6939      	ldr	r1, [r7, #16]
 8004e56:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3720      	adds	r7, #32
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	333c      	adds	r3, #60	; 0x3c
 8004e80:	3304      	adds	r3, #4
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	015a      	lsls	r2, r3, #5
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	f040 80a0 	bne.w	8004fe0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d015      	beq.n	8004ed6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	4a72      	ldr	r2, [pc, #456]	; (8005078 <PCD_EP_OutXfrComplete_int+0x210>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	f240 80dd 	bls.w	800506e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f000 80d7 	beq.w	800506e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	015a      	lsls	r2, r3, #5
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ecc:	461a      	mov	r2, r3
 8004ece:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ed2:	6093      	str	r3, [r2, #8]
 8004ed4:	e0cb      	b.n	800506e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	f003 0320 	and.w	r3, r3, #32
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d009      	beq.n	8004ef4 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	015a      	lsls	r2, r3, #5
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	4413      	add	r3, r2
 8004ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eec:	461a      	mov	r2, r3
 8004eee:	2320      	movs	r3, #32
 8004ef0:	6093      	str	r3, [r2, #8]
 8004ef2:	e0bc      	b.n	800506e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f040 80b7 	bne.w	800506e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	4a5d      	ldr	r2, [pc, #372]	; (8005078 <PCD_EP_OutXfrComplete_int+0x210>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d90f      	bls.n	8004f28 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00a      	beq.n	8004f28 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	015a      	lsls	r2, r3, #5
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f1e:	461a      	mov	r2, r3
 8004f20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f24:	6093      	str	r3, [r2, #8]
 8004f26:	e0a2      	b.n	800506e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	00db      	lsls	r3, r3, #3
 8004f30:	1a9b      	subs	r3, r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	440b      	add	r3, r1
 8004f36:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004f3a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	0159      	lsls	r1, r3, #5
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	440b      	add	r3, r1
 8004f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004f4e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	683a      	ldr	r2, [r7, #0]
 8004f54:	4613      	mov	r3, r2
 8004f56:	00db      	lsls	r3, r3, #3
 8004f58:	1a9b      	subs	r3, r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4403      	add	r3, r0
 8004f5e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004f62:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004f64:	6879      	ldr	r1, [r7, #4]
 8004f66:	683a      	ldr	r2, [r7, #0]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	1a9b      	subs	r3, r3, r2
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	440b      	add	r3, r1
 8004f72:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004f76:	6819      	ldr	r1, [r3, #0]
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	00db      	lsls	r3, r3, #3
 8004f80:	1a9b      	subs	r3, r3, r2
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	4403      	add	r3, r0
 8004f86:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4419      	add	r1, r3
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	683a      	ldr	r2, [r7, #0]
 8004f92:	4613      	mov	r3, r2
 8004f94:	00db      	lsls	r3, r3, #3
 8004f96:	1a9b      	subs	r3, r3, r2
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	4403      	add	r3, r0
 8004f9c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004fa0:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d114      	bne.n	8004fd2 <PCD_EP_OutXfrComplete_int+0x16a>
 8004fa8:	6879      	ldr	r1, [r7, #4]
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	4613      	mov	r3, r2
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	1a9b      	subs	r3, r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	440b      	add	r3, r1
 8004fb6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d108      	bne.n	8004fd2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6818      	ldr	r0, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004fca:	461a      	mov	r2, r3
 8004fcc:	2101      	movs	r1, #1
 8004fce:	f003 fc6d 	bl	80088ac <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f005 fd0f 	bl	800a9fc <HAL_PCD_DataOutStageCallback>
 8004fde:	e046      	b.n	800506e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4a26      	ldr	r2, [pc, #152]	; (800507c <PCD_EP_OutXfrComplete_int+0x214>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d124      	bne.n	8005032 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00a      	beq.n	8005008 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	015a      	lsls	r2, r3, #5
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ffe:	461a      	mov	r2, r3
 8005000:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005004:	6093      	str	r3, [r2, #8]
 8005006:	e032      	b.n	800506e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	f003 0320 	and.w	r3, r3, #32
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	015a      	lsls	r2, r3, #5
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	4413      	add	r3, r2
 800501a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800501e:	461a      	mov	r2, r3
 8005020:	2320      	movs	r3, #32
 8005022:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	b2db      	uxtb	r3, r3
 8005028:	4619      	mov	r1, r3
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f005 fce6 	bl	800a9fc <HAL_PCD_DataOutStageCallback>
 8005030:	e01d      	b.n	800506e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d114      	bne.n	8005062 <PCD_EP_OutXfrComplete_int+0x1fa>
 8005038:	6879      	ldr	r1, [r7, #4]
 800503a:	683a      	ldr	r2, [r7, #0]
 800503c:	4613      	mov	r3, r2
 800503e:	00db      	lsls	r3, r3, #3
 8005040:	1a9b      	subs	r3, r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	440b      	add	r3, r1
 8005046:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d108      	bne.n	8005062 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800505a:	461a      	mov	r2, r3
 800505c:	2100      	movs	r1, #0
 800505e:	f003 fc25 	bl	80088ac <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	b2db      	uxtb	r3, r3
 8005066:	4619      	mov	r1, r3
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f005 fcc7 	bl	800a9fc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3718      	adds	r7, #24
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	4f54300a 	.word	0x4f54300a
 800507c:	4f54310a 	.word	0x4f54310a

08005080 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b086      	sub	sp, #24
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	333c      	adds	r3, #60	; 0x3c
 8005098:	3304      	adds	r3, #4
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	015a      	lsls	r2, r3, #5
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	4413      	add	r3, r2
 80050a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	4a15      	ldr	r2, [pc, #84]	; (8005108 <PCD_EP_OutSetupPacket_int+0x88>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d90e      	bls.n	80050d4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d009      	beq.n	80050d4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	015a      	lsls	r2, r3, #5
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4413      	add	r3, r2
 80050c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050cc:	461a      	mov	r2, r3
 80050ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050d2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f005 fc7f 	bl	800a9d8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	4a0a      	ldr	r2, [pc, #40]	; (8005108 <PCD_EP_OutSetupPacket_int+0x88>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d90c      	bls.n	80050fc <PCD_EP_OutSetupPacket_int+0x7c>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d108      	bne.n	80050fc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6818      	ldr	r0, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80050f4:	461a      	mov	r2, r3
 80050f6:	2101      	movs	r1, #1
 80050f8:	f003 fbd8 	bl	80088ac <USB_EP0_OutStart>
  }

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	4f54300a 	.word	0x4f54300a

0800510c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	460b      	mov	r3, r1
 8005116:	70fb      	strb	r3, [r7, #3]
 8005118:	4613      	mov	r3, r2
 800511a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005122:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005124:	78fb      	ldrb	r3, [r7, #3]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d107      	bne.n	800513a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800512a:	883b      	ldrh	r3, [r7, #0]
 800512c:	0419      	lsls	r1, r3, #16
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	430a      	orrs	r2, r1
 8005136:	629a      	str	r2, [r3, #40]	; 0x28
 8005138:	e028      	b.n	800518c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005140:	0c1b      	lsrs	r3, r3, #16
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	4413      	add	r3, r2
 8005146:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005148:	2300      	movs	r3, #0
 800514a:	73fb      	strb	r3, [r7, #15]
 800514c:	e00d      	b.n	800516a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	7bfb      	ldrb	r3, [r7, #15]
 8005154:	3340      	adds	r3, #64	; 0x40
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	0c1b      	lsrs	r3, r3, #16
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	4413      	add	r3, r2
 8005162:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005164:	7bfb      	ldrb	r3, [r7, #15]
 8005166:	3301      	adds	r3, #1
 8005168:	73fb      	strb	r3, [r7, #15]
 800516a:	7bfa      	ldrb	r2, [r7, #15]
 800516c:	78fb      	ldrb	r3, [r7, #3]
 800516e:	3b01      	subs	r3, #1
 8005170:	429a      	cmp	r2, r3
 8005172:	d3ec      	bcc.n	800514e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005174:	883b      	ldrh	r3, [r7, #0]
 8005176:	0418      	lsls	r0, r3, #16
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6819      	ldr	r1, [r3, #0]
 800517c:	78fb      	ldrb	r3, [r7, #3]
 800517e:	3b01      	subs	r3, #1
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	4302      	orrs	r2, r0
 8005184:	3340      	adds	r3, #64	; 0x40
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	440b      	add	r3, r1
 800518a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3714      	adds	r7, #20
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr

0800519a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800519a:	b480      	push	{r7}
 800519c:	b083      	sub	sp, #12
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
 80051a2:	460b      	mov	r3, r1
 80051a4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	887a      	ldrh	r2, [r7, #2]
 80051ac:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	460b      	mov	r3, r1
 80051c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b086      	sub	sp, #24
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d101      	bne.n	80051e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e267      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d075      	beq.n	80052de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051f2:	4b88      	ldr	r3, [pc, #544]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 030c 	and.w	r3, r3, #12
 80051fa:	2b04      	cmp	r3, #4
 80051fc:	d00c      	beq.n	8005218 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051fe:	4b85      	ldr	r3, [pc, #532]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005206:	2b08      	cmp	r3, #8
 8005208:	d112      	bne.n	8005230 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800520a:	4b82      	ldr	r3, [pc, #520]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005212:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005216:	d10b      	bne.n	8005230 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005218:	4b7e      	ldr	r3, [pc, #504]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d05b      	beq.n	80052dc <HAL_RCC_OscConfig+0x108>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d157      	bne.n	80052dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e242      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005238:	d106      	bne.n	8005248 <HAL_RCC_OscConfig+0x74>
 800523a:	4b76      	ldr	r3, [pc, #472]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a75      	ldr	r2, [pc, #468]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	e01d      	b.n	8005284 <HAL_RCC_OscConfig+0xb0>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005250:	d10c      	bne.n	800526c <HAL_RCC_OscConfig+0x98>
 8005252:	4b70      	ldr	r3, [pc, #448]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a6f      	ldr	r2, [pc, #444]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005258:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800525c:	6013      	str	r3, [r2, #0]
 800525e:	4b6d      	ldr	r3, [pc, #436]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a6c      	ldr	r2, [pc, #432]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005268:	6013      	str	r3, [r2, #0]
 800526a:	e00b      	b.n	8005284 <HAL_RCC_OscConfig+0xb0>
 800526c:	4b69      	ldr	r3, [pc, #420]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a68      	ldr	r2, [pc, #416]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005272:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005276:	6013      	str	r3, [r2, #0]
 8005278:	4b66      	ldr	r3, [pc, #408]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a65      	ldr	r2, [pc, #404]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 800527e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005282:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d013      	beq.n	80052b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800528c:	f7fd fdb0 	bl	8002df0 <HAL_GetTick>
 8005290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005292:	e008      	b.n	80052a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005294:	f7fd fdac 	bl	8002df0 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b64      	cmp	r3, #100	; 0x64
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e207      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052a6:	4b5b      	ldr	r3, [pc, #364]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d0f0      	beq.n	8005294 <HAL_RCC_OscConfig+0xc0>
 80052b2:	e014      	b.n	80052de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052b4:	f7fd fd9c 	bl	8002df0 <HAL_GetTick>
 80052b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052bc:	f7fd fd98 	bl	8002df0 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b64      	cmp	r3, #100	; 0x64
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e1f3      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ce:	4b51      	ldr	r3, [pc, #324]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1f0      	bne.n	80052bc <HAL_RCC_OscConfig+0xe8>
 80052da:	e000      	b.n	80052de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d063      	beq.n	80053b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052ea:	4b4a      	ldr	r3, [pc, #296]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f003 030c 	and.w	r3, r3, #12
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00b      	beq.n	800530e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052f6:	4b47      	ldr	r3, [pc, #284]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052fe:	2b08      	cmp	r3, #8
 8005300:	d11c      	bne.n	800533c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005302:	4b44      	ldr	r3, [pc, #272]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d116      	bne.n	800533c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800530e:	4b41      	ldr	r3, [pc, #260]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0302 	and.w	r3, r3, #2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d005      	beq.n	8005326 <HAL_RCC_OscConfig+0x152>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d001      	beq.n	8005326 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e1c7      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005326:	4b3b      	ldr	r3, [pc, #236]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	4937      	ldr	r1, [pc, #220]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005336:	4313      	orrs	r3, r2
 8005338:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800533a:	e03a      	b.n	80053b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d020      	beq.n	8005386 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005344:	4b34      	ldr	r3, [pc, #208]	; (8005418 <HAL_RCC_OscConfig+0x244>)
 8005346:	2201      	movs	r2, #1
 8005348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800534a:	f7fd fd51 	bl	8002df0 <HAL_GetTick>
 800534e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005350:	e008      	b.n	8005364 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005352:	f7fd fd4d 	bl	8002df0 <HAL_GetTick>
 8005356:	4602      	mov	r2, r0
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	2b02      	cmp	r3, #2
 800535e:	d901      	bls.n	8005364 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e1a8      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005364:	4b2b      	ldr	r3, [pc, #172]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0302 	and.w	r3, r3, #2
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0f0      	beq.n	8005352 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005370:	4b28      	ldr	r3, [pc, #160]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	00db      	lsls	r3, r3, #3
 800537e:	4925      	ldr	r1, [pc, #148]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 8005380:	4313      	orrs	r3, r2
 8005382:	600b      	str	r3, [r1, #0]
 8005384:	e015      	b.n	80053b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005386:	4b24      	ldr	r3, [pc, #144]	; (8005418 <HAL_RCC_OscConfig+0x244>)
 8005388:	2200      	movs	r2, #0
 800538a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800538c:	f7fd fd30 	bl	8002df0 <HAL_GetTick>
 8005390:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005392:	e008      	b.n	80053a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005394:	f7fd fd2c 	bl	8002df0 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d901      	bls.n	80053a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e187      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053a6:	4b1b      	ldr	r3, [pc, #108]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1f0      	bne.n	8005394 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0308 	and.w	r3, r3, #8
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d036      	beq.n	800542c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d016      	beq.n	80053f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053c6:	4b15      	ldr	r3, [pc, #84]	; (800541c <HAL_RCC_OscConfig+0x248>)
 80053c8:	2201      	movs	r2, #1
 80053ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053cc:	f7fd fd10 	bl	8002df0 <HAL_GetTick>
 80053d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053d2:	e008      	b.n	80053e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053d4:	f7fd fd0c 	bl	8002df0 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d901      	bls.n	80053e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053e2:	2303      	movs	r3, #3
 80053e4:	e167      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053e6:	4b0b      	ldr	r3, [pc, #44]	; (8005414 <HAL_RCC_OscConfig+0x240>)
 80053e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ea:	f003 0302 	and.w	r3, r3, #2
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d0f0      	beq.n	80053d4 <HAL_RCC_OscConfig+0x200>
 80053f2:	e01b      	b.n	800542c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053f4:	4b09      	ldr	r3, [pc, #36]	; (800541c <HAL_RCC_OscConfig+0x248>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053fa:	f7fd fcf9 	bl	8002df0 <HAL_GetTick>
 80053fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005400:	e00e      	b.n	8005420 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005402:	f7fd fcf5 	bl	8002df0 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	2b02      	cmp	r3, #2
 800540e:	d907      	bls.n	8005420 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e150      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
 8005414:	40023800 	.word	0x40023800
 8005418:	42470000 	.word	0x42470000
 800541c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005420:	4b88      	ldr	r3, [pc, #544]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 8005422:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1ea      	bne.n	8005402 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0304 	and.w	r3, r3, #4
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 8097 	beq.w	8005568 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800543a:	2300      	movs	r3, #0
 800543c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800543e:	4b81      	ldr	r3, [pc, #516]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10f      	bne.n	800546a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800544a:	2300      	movs	r3, #0
 800544c:	60bb      	str	r3, [r7, #8]
 800544e:	4b7d      	ldr	r3, [pc, #500]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	4a7c      	ldr	r2, [pc, #496]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 8005454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005458:	6413      	str	r3, [r2, #64]	; 0x40
 800545a:	4b7a      	ldr	r3, [pc, #488]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005462:	60bb      	str	r3, [r7, #8]
 8005464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005466:	2301      	movs	r3, #1
 8005468:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800546a:	4b77      	ldr	r3, [pc, #476]	; (8005648 <HAL_RCC_OscConfig+0x474>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005472:	2b00      	cmp	r3, #0
 8005474:	d118      	bne.n	80054a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005476:	4b74      	ldr	r3, [pc, #464]	; (8005648 <HAL_RCC_OscConfig+0x474>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a73      	ldr	r2, [pc, #460]	; (8005648 <HAL_RCC_OscConfig+0x474>)
 800547c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005482:	f7fd fcb5 	bl	8002df0 <HAL_GetTick>
 8005486:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005488:	e008      	b.n	800549c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800548a:	f7fd fcb1 	bl	8002df0 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	2b02      	cmp	r3, #2
 8005496:	d901      	bls.n	800549c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e10c      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800549c:	4b6a      	ldr	r3, [pc, #424]	; (8005648 <HAL_RCC_OscConfig+0x474>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d0f0      	beq.n	800548a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d106      	bne.n	80054be <HAL_RCC_OscConfig+0x2ea>
 80054b0:	4b64      	ldr	r3, [pc, #400]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b4:	4a63      	ldr	r2, [pc, #396]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054b6:	f043 0301 	orr.w	r3, r3, #1
 80054ba:	6713      	str	r3, [r2, #112]	; 0x70
 80054bc:	e01c      	b.n	80054f8 <HAL_RCC_OscConfig+0x324>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	2b05      	cmp	r3, #5
 80054c4:	d10c      	bne.n	80054e0 <HAL_RCC_OscConfig+0x30c>
 80054c6:	4b5f      	ldr	r3, [pc, #380]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ca:	4a5e      	ldr	r2, [pc, #376]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054cc:	f043 0304 	orr.w	r3, r3, #4
 80054d0:	6713      	str	r3, [r2, #112]	; 0x70
 80054d2:	4b5c      	ldr	r3, [pc, #368]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d6:	4a5b      	ldr	r2, [pc, #364]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054d8:	f043 0301 	orr.w	r3, r3, #1
 80054dc:	6713      	str	r3, [r2, #112]	; 0x70
 80054de:	e00b      	b.n	80054f8 <HAL_RCC_OscConfig+0x324>
 80054e0:	4b58      	ldr	r3, [pc, #352]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e4:	4a57      	ldr	r2, [pc, #348]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054e6:	f023 0301 	bic.w	r3, r3, #1
 80054ea:	6713      	str	r3, [r2, #112]	; 0x70
 80054ec:	4b55      	ldr	r3, [pc, #340]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f0:	4a54      	ldr	r2, [pc, #336]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80054f2:	f023 0304 	bic.w	r3, r3, #4
 80054f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d015      	beq.n	800552c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005500:	f7fd fc76 	bl	8002df0 <HAL_GetTick>
 8005504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005506:	e00a      	b.n	800551e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005508:	f7fd fc72 	bl	8002df0 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	f241 3288 	movw	r2, #5000	; 0x1388
 8005516:	4293      	cmp	r3, r2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e0cb      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800551e:	4b49      	ldr	r3, [pc, #292]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 8005520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b00      	cmp	r3, #0
 8005528:	d0ee      	beq.n	8005508 <HAL_RCC_OscConfig+0x334>
 800552a:	e014      	b.n	8005556 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800552c:	f7fd fc60 	bl	8002df0 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005532:	e00a      	b.n	800554a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005534:	f7fd fc5c 	bl	8002df0 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005542:	4293      	cmp	r3, r2
 8005544:	d901      	bls.n	800554a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e0b5      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800554a:	4b3e      	ldr	r3, [pc, #248]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 800554c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1ee      	bne.n	8005534 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005556:	7dfb      	ldrb	r3, [r7, #23]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d105      	bne.n	8005568 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800555c:	4b39      	ldr	r3, [pc, #228]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 800555e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005560:	4a38      	ldr	r2, [pc, #224]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 8005562:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005566:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 80a1 	beq.w	80056b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005572:	4b34      	ldr	r3, [pc, #208]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f003 030c 	and.w	r3, r3, #12
 800557a:	2b08      	cmp	r3, #8
 800557c:	d05c      	beq.n	8005638 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	2b02      	cmp	r3, #2
 8005584:	d141      	bne.n	800560a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005586:	4b31      	ldr	r3, [pc, #196]	; (800564c <HAL_RCC_OscConfig+0x478>)
 8005588:	2200      	movs	r2, #0
 800558a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800558c:	f7fd fc30 	bl	8002df0 <HAL_GetTick>
 8005590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005592:	e008      	b.n	80055a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005594:	f7fd fc2c 	bl	8002df0 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d901      	bls.n	80055a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e087      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055a6:	4b27      	ldr	r3, [pc, #156]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1f0      	bne.n	8005594 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	69da      	ldr	r2, [r3, #28]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	431a      	orrs	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c0:	019b      	lsls	r3, r3, #6
 80055c2:	431a      	orrs	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c8:	085b      	lsrs	r3, r3, #1
 80055ca:	3b01      	subs	r3, #1
 80055cc:	041b      	lsls	r3, r3, #16
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d4:	061b      	lsls	r3, r3, #24
 80055d6:	491b      	ldr	r1, [pc, #108]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055dc:	4b1b      	ldr	r3, [pc, #108]	; (800564c <HAL_RCC_OscConfig+0x478>)
 80055de:	2201      	movs	r2, #1
 80055e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e2:	f7fd fc05 	bl	8002df0 <HAL_GetTick>
 80055e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055e8:	e008      	b.n	80055fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ea:	f7fd fc01 	bl	8002df0 <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d901      	bls.n	80055fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e05c      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055fc:	4b11      	ldr	r3, [pc, #68]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d0f0      	beq.n	80055ea <HAL_RCC_OscConfig+0x416>
 8005608:	e054      	b.n	80056b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800560a:	4b10      	ldr	r3, [pc, #64]	; (800564c <HAL_RCC_OscConfig+0x478>)
 800560c:	2200      	movs	r2, #0
 800560e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005610:	f7fd fbee 	bl	8002df0 <HAL_GetTick>
 8005614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005616:	e008      	b.n	800562a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005618:	f7fd fbea 	bl	8002df0 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	2b02      	cmp	r3, #2
 8005624:	d901      	bls.n	800562a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e045      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800562a:	4b06      	ldr	r3, [pc, #24]	; (8005644 <HAL_RCC_OscConfig+0x470>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1f0      	bne.n	8005618 <HAL_RCC_OscConfig+0x444>
 8005636:	e03d      	b.n	80056b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d107      	bne.n	8005650 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e038      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
 8005644:	40023800 	.word	0x40023800
 8005648:	40007000 	.word	0x40007000
 800564c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005650:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <HAL_RCC_OscConfig+0x4ec>)
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	2b01      	cmp	r3, #1
 800565c:	d028      	beq.n	80056b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005668:	429a      	cmp	r2, r3
 800566a:	d121      	bne.n	80056b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005676:	429a      	cmp	r2, r3
 8005678:	d11a      	bne.n	80056b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005680:	4013      	ands	r3, r2
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005686:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005688:	4293      	cmp	r3, r2
 800568a:	d111      	bne.n	80056b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005696:	085b      	lsrs	r3, r3, #1
 8005698:	3b01      	subs	r3, #1
 800569a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800569c:	429a      	cmp	r2, r3
 800569e:	d107      	bne.n	80056b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d001      	beq.n	80056b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e000      	b.n	80056b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3718      	adds	r7, #24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	40023800 	.word	0x40023800

080056c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d101      	bne.n	80056d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e0cc      	b.n	8005872 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056d8:	4b68      	ldr	r3, [pc, #416]	; (800587c <HAL_RCC_ClockConfig+0x1b8>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0307 	and.w	r3, r3, #7
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d90c      	bls.n	8005700 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056e6:	4b65      	ldr	r3, [pc, #404]	; (800587c <HAL_RCC_ClockConfig+0x1b8>)
 80056e8:	683a      	ldr	r2, [r7, #0]
 80056ea:	b2d2      	uxtb	r2, r2
 80056ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ee:	4b63      	ldr	r3, [pc, #396]	; (800587c <HAL_RCC_ClockConfig+0x1b8>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0307 	and.w	r3, r3, #7
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d001      	beq.n	8005700 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e0b8      	b.n	8005872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	2b00      	cmp	r3, #0
 800570a:	d020      	beq.n	800574e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0304 	and.w	r3, r3, #4
 8005714:	2b00      	cmp	r3, #0
 8005716:	d005      	beq.n	8005724 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005718:	4b59      	ldr	r3, [pc, #356]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	4a58      	ldr	r2, [pc, #352]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 800571e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005722:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0308 	and.w	r3, r3, #8
 800572c:	2b00      	cmp	r3, #0
 800572e:	d005      	beq.n	800573c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005730:	4b53      	ldr	r3, [pc, #332]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	4a52      	ldr	r2, [pc, #328]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005736:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800573a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800573c:	4b50      	ldr	r3, [pc, #320]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	494d      	ldr	r1, [pc, #308]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 800574a:	4313      	orrs	r3, r2
 800574c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b00      	cmp	r3, #0
 8005758:	d044      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d107      	bne.n	8005772 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005762:	4b47      	ldr	r3, [pc, #284]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d119      	bne.n	80057a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e07f      	b.n	8005872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	2b02      	cmp	r3, #2
 8005778:	d003      	beq.n	8005782 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800577e:	2b03      	cmp	r3, #3
 8005780:	d107      	bne.n	8005792 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005782:	4b3f      	ldr	r3, [pc, #252]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d109      	bne.n	80057a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e06f      	b.n	8005872 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005792:	4b3b      	ldr	r3, [pc, #236]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e067      	b.n	8005872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057a2:	4b37      	ldr	r3, [pc, #220]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f023 0203 	bic.w	r2, r3, #3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	4934      	ldr	r1, [pc, #208]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057b4:	f7fd fb1c 	bl	8002df0 <HAL_GetTick>
 80057b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ba:	e00a      	b.n	80057d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057bc:	f7fd fb18 	bl	8002df0 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e04f      	b.n	8005872 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057d2:	4b2b      	ldr	r3, [pc, #172]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 020c 	and.w	r2, r3, #12
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d1eb      	bne.n	80057bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057e4:	4b25      	ldr	r3, [pc, #148]	; (800587c <HAL_RCC_ClockConfig+0x1b8>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0307 	and.w	r3, r3, #7
 80057ec:	683a      	ldr	r2, [r7, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d20c      	bcs.n	800580c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057f2:	4b22      	ldr	r3, [pc, #136]	; (800587c <HAL_RCC_ClockConfig+0x1b8>)
 80057f4:	683a      	ldr	r2, [r7, #0]
 80057f6:	b2d2      	uxtb	r2, r2
 80057f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057fa:	4b20      	ldr	r3, [pc, #128]	; (800587c <HAL_RCC_ClockConfig+0x1b8>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0307 	and.w	r3, r3, #7
 8005802:	683a      	ldr	r2, [r7, #0]
 8005804:	429a      	cmp	r2, r3
 8005806:	d001      	beq.n	800580c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e032      	b.n	8005872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0304 	and.w	r3, r3, #4
 8005814:	2b00      	cmp	r3, #0
 8005816:	d008      	beq.n	800582a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005818:	4b19      	ldr	r3, [pc, #100]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	4916      	ldr	r1, [pc, #88]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005826:	4313      	orrs	r3, r2
 8005828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0308 	and.w	r3, r3, #8
 8005832:	2b00      	cmp	r3, #0
 8005834:	d009      	beq.n	800584a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005836:	4b12      	ldr	r3, [pc, #72]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	00db      	lsls	r3, r3, #3
 8005844:	490e      	ldr	r1, [pc, #56]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005846:	4313      	orrs	r3, r2
 8005848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800584a:	f000 f821 	bl	8005890 <HAL_RCC_GetSysClockFreq>
 800584e:	4602      	mov	r2, r0
 8005850:	4b0b      	ldr	r3, [pc, #44]	; (8005880 <HAL_RCC_ClockConfig+0x1bc>)
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	091b      	lsrs	r3, r3, #4
 8005856:	f003 030f 	and.w	r3, r3, #15
 800585a:	490a      	ldr	r1, [pc, #40]	; (8005884 <HAL_RCC_ClockConfig+0x1c0>)
 800585c:	5ccb      	ldrb	r3, [r1, r3]
 800585e:	fa22 f303 	lsr.w	r3, r2, r3
 8005862:	4a09      	ldr	r2, [pc, #36]	; (8005888 <HAL_RCC_ClockConfig+0x1c4>)
 8005864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005866:	4b09      	ldr	r3, [pc, #36]	; (800588c <HAL_RCC_ClockConfig+0x1c8>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4618      	mov	r0, r3
 800586c:	f7fd fa7c 	bl	8002d68 <HAL_InitTick>

  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	40023c00 	.word	0x40023c00
 8005880:	40023800 	.word	0x40023800
 8005884:	0800e50c 	.word	0x0800e50c
 8005888:	20000000 	.word	0x20000000
 800588c:	20000014 	.word	0x20000014

08005890 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005894:	b090      	sub	sp, #64	; 0x40
 8005896:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005898:	2300      	movs	r3, #0
 800589a:	637b      	str	r3, [r7, #52]	; 0x34
 800589c:	2300      	movs	r3, #0
 800589e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058a0:	2300      	movs	r3, #0
 80058a2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80058a4:	2300      	movs	r3, #0
 80058a6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058a8:	4b59      	ldr	r3, [pc, #356]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f003 030c 	and.w	r3, r3, #12
 80058b0:	2b08      	cmp	r3, #8
 80058b2:	d00d      	beq.n	80058d0 <HAL_RCC_GetSysClockFreq+0x40>
 80058b4:	2b08      	cmp	r3, #8
 80058b6:	f200 80a1 	bhi.w	80059fc <HAL_RCC_GetSysClockFreq+0x16c>
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <HAL_RCC_GetSysClockFreq+0x34>
 80058be:	2b04      	cmp	r3, #4
 80058c0:	d003      	beq.n	80058ca <HAL_RCC_GetSysClockFreq+0x3a>
 80058c2:	e09b      	b.n	80059fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058c4:	4b53      	ldr	r3, [pc, #332]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x184>)
 80058c6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80058c8:	e09b      	b.n	8005a02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058ca:	4b53      	ldr	r3, [pc, #332]	; (8005a18 <HAL_RCC_GetSysClockFreq+0x188>)
 80058cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80058ce:	e098      	b.n	8005a02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058d0:	4b4f      	ldr	r3, [pc, #316]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058d8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058da:	4b4d      	ldr	r3, [pc, #308]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d028      	beq.n	8005938 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058e6:	4b4a      	ldr	r3, [pc, #296]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	099b      	lsrs	r3, r3, #6
 80058ec:	2200      	movs	r2, #0
 80058ee:	623b      	str	r3, [r7, #32]
 80058f0:	627a      	str	r2, [r7, #36]	; 0x24
 80058f2:	6a3b      	ldr	r3, [r7, #32]
 80058f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80058f8:	2100      	movs	r1, #0
 80058fa:	4b47      	ldr	r3, [pc, #284]	; (8005a18 <HAL_RCC_GetSysClockFreq+0x188>)
 80058fc:	fb03 f201 	mul.w	r2, r3, r1
 8005900:	2300      	movs	r3, #0
 8005902:	fb00 f303 	mul.w	r3, r0, r3
 8005906:	4413      	add	r3, r2
 8005908:	4a43      	ldr	r2, [pc, #268]	; (8005a18 <HAL_RCC_GetSysClockFreq+0x188>)
 800590a:	fba0 1202 	umull	r1, r2, r0, r2
 800590e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005910:	460a      	mov	r2, r1
 8005912:	62ba      	str	r2, [r7, #40]	; 0x28
 8005914:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005916:	4413      	add	r3, r2
 8005918:	62fb      	str	r3, [r7, #44]	; 0x2c
 800591a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800591c:	2200      	movs	r2, #0
 800591e:	61bb      	str	r3, [r7, #24]
 8005920:	61fa      	str	r2, [r7, #28]
 8005922:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005926:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800592a:	f7fb f99d 	bl	8000c68 <__aeabi_uldivmod>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4613      	mov	r3, r2
 8005934:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005936:	e053      	b.n	80059e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005938:	4b35      	ldr	r3, [pc, #212]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x180>)
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	099b      	lsrs	r3, r3, #6
 800593e:	2200      	movs	r2, #0
 8005940:	613b      	str	r3, [r7, #16]
 8005942:	617a      	str	r2, [r7, #20]
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800594a:	f04f 0b00 	mov.w	fp, #0
 800594e:	4652      	mov	r2, sl
 8005950:	465b      	mov	r3, fp
 8005952:	f04f 0000 	mov.w	r0, #0
 8005956:	f04f 0100 	mov.w	r1, #0
 800595a:	0159      	lsls	r1, r3, #5
 800595c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005960:	0150      	lsls	r0, r2, #5
 8005962:	4602      	mov	r2, r0
 8005964:	460b      	mov	r3, r1
 8005966:	ebb2 080a 	subs.w	r8, r2, sl
 800596a:	eb63 090b 	sbc.w	r9, r3, fp
 800596e:	f04f 0200 	mov.w	r2, #0
 8005972:	f04f 0300 	mov.w	r3, #0
 8005976:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800597a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800597e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005982:	ebb2 0408 	subs.w	r4, r2, r8
 8005986:	eb63 0509 	sbc.w	r5, r3, r9
 800598a:	f04f 0200 	mov.w	r2, #0
 800598e:	f04f 0300 	mov.w	r3, #0
 8005992:	00eb      	lsls	r3, r5, #3
 8005994:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005998:	00e2      	lsls	r2, r4, #3
 800599a:	4614      	mov	r4, r2
 800599c:	461d      	mov	r5, r3
 800599e:	eb14 030a 	adds.w	r3, r4, sl
 80059a2:	603b      	str	r3, [r7, #0]
 80059a4:	eb45 030b 	adc.w	r3, r5, fp
 80059a8:	607b      	str	r3, [r7, #4]
 80059aa:	f04f 0200 	mov.w	r2, #0
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80059b6:	4629      	mov	r1, r5
 80059b8:	028b      	lsls	r3, r1, #10
 80059ba:	4621      	mov	r1, r4
 80059bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80059c0:	4621      	mov	r1, r4
 80059c2:	028a      	lsls	r2, r1, #10
 80059c4:	4610      	mov	r0, r2
 80059c6:	4619      	mov	r1, r3
 80059c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ca:	2200      	movs	r2, #0
 80059cc:	60bb      	str	r3, [r7, #8]
 80059ce:	60fa      	str	r2, [r7, #12]
 80059d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059d4:	f7fb f948 	bl	8000c68 <__aeabi_uldivmod>
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	4613      	mov	r3, r2
 80059de:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059e0:	4b0b      	ldr	r3, [pc, #44]	; (8005a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	0c1b      	lsrs	r3, r3, #16
 80059e6:	f003 0303 	and.w	r3, r3, #3
 80059ea:	3301      	adds	r3, #1
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80059f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80059fa:	e002      	b.n	8005a02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059fc:	4b05      	ldr	r3, [pc, #20]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x184>)
 80059fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3740      	adds	r7, #64	; 0x40
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a0e:	bf00      	nop
 8005a10:	40023800 	.word	0x40023800
 8005a14:	00f42400 	.word	0x00f42400
 8005a18:	017d7840 	.word	0x017d7840

08005a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a20:	4b03      	ldr	r3, [pc, #12]	; (8005a30 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a22:	681b      	ldr	r3, [r3, #0]
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	20000000 	.word	0x20000000

08005a34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a38:	f7ff fff0 	bl	8005a1c <HAL_RCC_GetHCLKFreq>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	4b05      	ldr	r3, [pc, #20]	; (8005a54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	0a9b      	lsrs	r3, r3, #10
 8005a44:	f003 0307 	and.w	r3, r3, #7
 8005a48:	4903      	ldr	r1, [pc, #12]	; (8005a58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a4a:	5ccb      	ldrb	r3, [r1, r3]
 8005a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	40023800 	.word	0x40023800
 8005a58:	0800e51c 	.word	0x0800e51c

08005a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a60:	f7ff ffdc 	bl	8005a1c <HAL_RCC_GetHCLKFreq>
 8005a64:	4602      	mov	r2, r0
 8005a66:	4b05      	ldr	r3, [pc, #20]	; (8005a7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	0b5b      	lsrs	r3, r3, #13
 8005a6c:	f003 0307 	and.w	r3, r3, #7
 8005a70:	4903      	ldr	r1, [pc, #12]	; (8005a80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a72:	5ccb      	ldrb	r3, [r1, r3]
 8005a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	40023800 	.word	0x40023800
 8005a80:	0800e51c 	.word	0x0800e51c

08005a84 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005a90:	2300      	movs	r3, #0
 8005a92:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0301 	and.w	r3, r3, #1
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d105      	bne.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d038      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005aac:	4b68      	ldr	r3, [pc, #416]	; (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ab2:	f7fd f99d 	bl	8002df0 <HAL_GetTick>
 8005ab6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ab8:	e008      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005aba:	f7fd f999 	bl	8002df0 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d901      	bls.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e0bd      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005acc:	4b61      	ldr	r3, [pc, #388]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1f0      	bne.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	019b      	lsls	r3, r3, #6
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	071b      	lsls	r3, r3, #28
 8005aea:	495a      	ldr	r1, [pc, #360]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005af2:	4b57      	ldr	r3, [pc, #348]	; (8005c50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005af4:	2201      	movs	r2, #1
 8005af6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005af8:	f7fd f97a 	bl	8002df0 <HAL_GetTick>
 8005afc:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005afe:	e008      	b.n	8005b12 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b00:	f7fd f976 	bl	8002df0 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d901      	bls.n	8005b12 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b0e:	2303      	movs	r3, #3
 8005b10:	e09a      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b12:	4b50      	ldr	r3, [pc, #320]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d0f0      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f000 8083 	beq.w	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	60fb      	str	r3, [r7, #12]
 8005b30:	4b48      	ldr	r3, [pc, #288]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b34:	4a47      	ldr	r2, [pc, #284]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b3a:	6413      	str	r3, [r2, #64]	; 0x40
 8005b3c:	4b45      	ldr	r3, [pc, #276]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b44:	60fb      	str	r3, [r7, #12]
 8005b46:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005b48:	4b43      	ldr	r3, [pc, #268]	; (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a42      	ldr	r2, [pc, #264]	; (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b52:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b54:	f7fd f94c 	bl	8002df0 <HAL_GetTick>
 8005b58:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005b5c:	f7fd f948 	bl	8002df0 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d901      	bls.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e06c      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005b6e:	4b3a      	ldr	r3, [pc, #232]	; (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0f0      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b7a:	4b36      	ldr	r3, [pc, #216]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b82:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d02f      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d028      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b98:	4b2e      	ldr	r3, [pc, #184]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ba0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ba2:	4b2e      	ldr	r3, [pc, #184]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ba8:	4b2c      	ldr	r3, [pc, #176]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005bae:	4a29      	ldr	r2, [pc, #164]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005bb4:	4b27      	ldr	r3, [pc, #156]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d114      	bne.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005bc0:	f7fd f916 	bl	8002df0 <HAL_GetTick>
 8005bc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bc6:	e00a      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bc8:	f7fd f912 	bl	8002df0 <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d901      	bls.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e034      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bde:	4b1d      	ldr	r3, [pc, #116]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d0ee      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005bf6:	d10d      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005bf8:	4b16      	ldr	r3, [pc, #88]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005c08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c0c:	4911      	ldr	r1, [pc, #68]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	608b      	str	r3, [r1, #8]
 8005c12:	e005      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005c14:	4b0f      	ldr	r3, [pc, #60]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	4a0e      	ldr	r2, [pc, #56]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c1a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005c1e:	6093      	str	r3, [r2, #8]
 8005c20:	4b0c      	ldr	r3, [pc, #48]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c2c:	4909      	ldr	r1, [pc, #36]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	7d1a      	ldrb	r2, [r3, #20]
 8005c42:	4b07      	ldr	r3, [pc, #28]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005c44:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3718      	adds	r7, #24
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	42470068 	.word	0x42470068
 8005c54:	40023800 	.word	0x40023800
 8005c58:	40007000 	.word	0x40007000
 8005c5c:	42470e40 	.word	0x42470e40
 8005c60:	424711e0 	.word	0x424711e0

08005c64 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e083      	b.n	8005d7e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	7f5b      	ldrb	r3, [r3, #29]
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d105      	bne.n	8005c8c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f7fc fdae 	bl	80027e8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2202      	movs	r2, #2
 8005c90:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	22ca      	movs	r2, #202	; 0xca
 8005c98:	625a      	str	r2, [r3, #36]	; 0x24
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2253      	movs	r2, #83	; 0x53
 8005ca0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f897 	bl	8005dd6 <RTC_EnterInitMode>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d008      	beq.n	8005cc0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	22ff      	movs	r2, #255	; 0xff
 8005cb4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2204      	movs	r2, #4
 8005cba:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e05e      	b.n	8005d7e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	6812      	ldr	r2, [r2, #0]
 8005cca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005cce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cd2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6899      	ldr	r1, [r3, #8]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	431a      	orrs	r2, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	431a      	orrs	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	68d2      	ldr	r2, [r2, #12]
 8005cfa:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6919      	ldr	r1, [r3, #16]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	041a      	lsls	r2, r3, #16
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d1e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f003 0320 	and.w	r3, r3, #32
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10e      	bne.n	8005d4c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f829 	bl	8005d86 <HAL_RTC_WaitForSynchro>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d008      	beq.n	8005d4c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	22ff      	movs	r2, #255	; 0xff
 8005d40:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2204      	movs	r2, #4
 8005d46:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e018      	b.n	8005d7e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d5a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	699a      	ldr	r2, [r3, #24]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	22ff      	movs	r2, #255	; 0xff
 8005d74:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
  }
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3708      	adds	r7, #8
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b084      	sub	sp, #16
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68da      	ldr	r2, [r3, #12]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005da0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005da2:	f7fd f825 	bl	8002df0 <HAL_GetTick>
 8005da6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005da8:	e009      	b.n	8005dbe <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005daa:	f7fd f821 	bl	8002df0 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005db8:	d901      	bls.n	8005dbe <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e007      	b.n	8005dce <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	f003 0320 	and.w	r3, r3, #32
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d0ee      	beq.n	8005daa <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b084      	sub	sp, #16
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d119      	bne.n	8005e24 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f04f 32ff 	mov.w	r2, #4294967295
 8005df8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005dfa:	f7fc fff9 	bl	8002df0 <HAL_GetTick>
 8005dfe:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005e00:	e009      	b.n	8005e16 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005e02:	f7fc fff5 	bl	8002df0 <HAL_GetTick>
 8005e06:	4602      	mov	r2, r0
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	1ad3      	subs	r3, r2, r3
 8005e0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e10:	d901      	bls.n	8005e16 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e007      	b.n	8005e26 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d0ee      	beq.n	8005e02 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005e2e:	b480      	push	{r7}
 8005e30:	b087      	sub	sp, #28
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	60f8      	str	r0, [r7, #12]
 8005e36:	60b9      	str	r1, [r7, #8]
 8005e38:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3350      	adds	r3, #80	; 0x50
 8005e44:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	601a      	str	r2, [r3, #0]
}
 8005e56:	bf00      	nop
 8005e58:	371c      	adds	r7, #28
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr

08005e62 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005e62:	b480      	push	{r7}
 8005e64:	b085      	sub	sp, #20
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
 8005e6a:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	3350      	adds	r3, #80	; 0x50
 8005e76:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	4413      	add	r3, r2
 8005e80:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3714      	adds	r7, #20
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr

08005e92 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e92:	b580      	push	{r7, lr}
 8005e94:	b082      	sub	sp, #8
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e03f      	b.n	8005f24 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d106      	bne.n	8005ebe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f7fc fe3b 	bl	8002b34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2224      	movs	r2, #36	; 0x24
 8005ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ed4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 ff8a 	bl	8006df0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	691a      	ldr	r2, [r3, #16]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005eea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	695a      	ldr	r2, [r3, #20]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005efa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68da      	ldr	r2, [r3, #12]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f0a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2220      	movs	r2, #32
 8005f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2220      	movs	r2, #32
 8005f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f22:	2300      	movs	r3, #0
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3708      	adds	r7, #8
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d101      	bne.n	8005f3e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e021      	b.n	8005f82 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2224      	movs	r2, #36	; 0x24
 8005f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68da      	ldr	r2, [r3, #12]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f54:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fc fe70 	bl	8002c3c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b08a      	sub	sp, #40	; 0x28
 8005f8e:	af02      	add	r7, sp, #8
 8005f90:	60f8      	str	r0, [r7, #12]
 8005f92:	60b9      	str	r1, [r7, #8]
 8005f94:	603b      	str	r3, [r7, #0]
 8005f96:	4613      	mov	r3, r2
 8005f98:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	d17c      	bne.n	80060a4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d002      	beq.n	8005fb6 <HAL_UART_Transmit+0x2c>
 8005fb0:	88fb      	ldrh	r3, [r7, #6]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e075      	b.n	80060a6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d101      	bne.n	8005fc8 <HAL_UART_Transmit+0x3e>
 8005fc4:	2302      	movs	r3, #2
 8005fc6:	e06e      	b.n	80060a6 <HAL_UART_Transmit+0x11c>
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2221      	movs	r2, #33	; 0x21
 8005fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fde:	f7fc ff07 	bl	8002df0 <HAL_GetTick>
 8005fe2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	88fa      	ldrh	r2, [r7, #6]
 8005fe8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	88fa      	ldrh	r2, [r7, #6]
 8005fee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ff8:	d108      	bne.n	800600c <HAL_UART_Transmit+0x82>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d104      	bne.n	800600c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006002:	2300      	movs	r3, #0
 8006004:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	61bb      	str	r3, [r7, #24]
 800600a:	e003      	b.n	8006014 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006010:	2300      	movs	r3, #0
 8006012:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800601c:	e02a      	b.n	8006074 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	9300      	str	r3, [sp, #0]
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	2200      	movs	r2, #0
 8006026:	2180      	movs	r1, #128	; 0x80
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 fc17 	bl	800685c <UART_WaitOnFlagUntilTimeout>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	e036      	b.n	80060a6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d10b      	bne.n	8006056 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	881b      	ldrh	r3, [r3, #0]
 8006042:	461a      	mov	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800604c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	3302      	adds	r3, #2
 8006052:	61bb      	str	r3, [r7, #24]
 8006054:	e007      	b.n	8006066 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	781a      	ldrb	r2, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	3301      	adds	r3, #1
 8006064:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800606a:	b29b      	uxth	r3, r3
 800606c:	3b01      	subs	r3, #1
 800606e:	b29a      	uxth	r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006078:	b29b      	uxth	r3, r3
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1cf      	bne.n	800601e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	2200      	movs	r2, #0
 8006086:	2140      	movs	r1, #64	; 0x40
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 fbe7 	bl	800685c <UART_WaitOnFlagUntilTimeout>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d001      	beq.n	8006098 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e006      	b.n	80060a6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2220      	movs	r2, #32
 800609c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80060a0:	2300      	movs	r3, #0
 80060a2:	e000      	b.n	80060a6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80060a4:	2302      	movs	r3, #2
  }
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3720      	adds	r7, #32
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b084      	sub	sp, #16
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	4613      	mov	r3, r2
 80060ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b20      	cmp	r3, #32
 80060c6:	d11d      	bne.n	8006104 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <HAL_UART_Receive_DMA+0x26>
 80060ce:	88fb      	ldrh	r3, [r7, #6]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d101      	bne.n	80060d8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e016      	b.n	8006106 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d101      	bne.n	80060e6 <HAL_UART_Receive_DMA+0x38>
 80060e2:	2302      	movs	r3, #2
 80060e4:	e00f      	b.n	8006106 <HAL_UART_Receive_DMA+0x58>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80060f4:	88fb      	ldrh	r3, [r7, #6]
 80060f6:	461a      	mov	r2, r3
 80060f8:	68b9      	ldr	r1, [r7, #8]
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f000 fc1c 	bl	8006938 <UART_Start_Receive_DMA>
 8006100:	4603      	mov	r3, r0
 8006102:	e000      	b.n	8006106 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006104:	2302      	movs	r3, #2
  }
}
 8006106:	4618      	mov	r0, r3
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
	...

08006110 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b0ba      	sub	sp, #232	; 0xe8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006136:	2300      	movs	r3, #0
 8006138:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800613c:	2300      	movs	r3, #0
 800613e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006146:	f003 030f 	and.w	r3, r3, #15
 800614a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800614e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10f      	bne.n	8006176 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800615a:	f003 0320 	and.w	r3, r3, #32
 800615e:	2b00      	cmp	r3, #0
 8006160:	d009      	beq.n	8006176 <HAL_UART_IRQHandler+0x66>
 8006162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 fd83 	bl	8006c7a <UART_Receive_IT>
      return;
 8006174:	e256      	b.n	8006624 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006176:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800617a:	2b00      	cmp	r3, #0
 800617c:	f000 80de 	beq.w	800633c <HAL_UART_IRQHandler+0x22c>
 8006180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b00      	cmp	r3, #0
 800618a:	d106      	bne.n	800619a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800618c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006190:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006194:	2b00      	cmp	r3, #0
 8006196:	f000 80d1 	beq.w	800633c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800619a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800619e:	f003 0301 	and.w	r3, r3, #1
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00b      	beq.n	80061be <HAL_UART_IRQHandler+0xae>
 80061a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d005      	beq.n	80061be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b6:	f043 0201 	orr.w	r2, r3, #1
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061c2:	f003 0304 	and.w	r3, r3, #4
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00b      	beq.n	80061e2 <HAL_UART_IRQHandler+0xd2>
 80061ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d005      	beq.n	80061e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061da:	f043 0202 	orr.w	r2, r3, #2
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061e6:	f003 0302 	and.w	r3, r3, #2
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00b      	beq.n	8006206 <HAL_UART_IRQHandler+0xf6>
 80061ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d005      	beq.n	8006206 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fe:	f043 0204 	orr.w	r2, r3, #4
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800620a:	f003 0308 	and.w	r3, r3, #8
 800620e:	2b00      	cmp	r3, #0
 8006210:	d011      	beq.n	8006236 <HAL_UART_IRQHandler+0x126>
 8006212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006216:	f003 0320 	and.w	r3, r3, #32
 800621a:	2b00      	cmp	r3, #0
 800621c:	d105      	bne.n	800622a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800621e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006222:	f003 0301 	and.w	r3, r3, #1
 8006226:	2b00      	cmp	r3, #0
 8006228:	d005      	beq.n	8006236 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622e:	f043 0208 	orr.w	r2, r3, #8
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623a:	2b00      	cmp	r3, #0
 800623c:	f000 81ed 	beq.w	800661a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006244:	f003 0320 	and.w	r3, r3, #32
 8006248:	2b00      	cmp	r3, #0
 800624a:	d008      	beq.n	800625e <HAL_UART_IRQHandler+0x14e>
 800624c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006250:	f003 0320 	and.w	r3, r3, #32
 8006254:	2b00      	cmp	r3, #0
 8006256:	d002      	beq.n	800625e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 fd0e 	bl	8006c7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006268:	2b40      	cmp	r3, #64	; 0x40
 800626a:	bf0c      	ite	eq
 800626c:	2301      	moveq	r3, #1
 800626e:	2300      	movne	r3, #0
 8006270:	b2db      	uxtb	r3, r3
 8006272:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627a:	f003 0308 	and.w	r3, r3, #8
 800627e:	2b00      	cmp	r3, #0
 8006280:	d103      	bne.n	800628a <HAL_UART_IRQHandler+0x17a>
 8006282:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006286:	2b00      	cmp	r3, #0
 8006288:	d04f      	beq.n	800632a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 fc16 	bl	8006abc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800629a:	2b40      	cmp	r3, #64	; 0x40
 800629c:	d141      	bne.n	8006322 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	3314      	adds	r3, #20
 80062a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80062ac:	e853 3f00 	ldrex	r3, [r3]
 80062b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80062b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80062b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	3314      	adds	r3, #20
 80062c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80062ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80062ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80062d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80062da:	e841 2300 	strex	r3, r2, [r1]
 80062de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80062e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1d9      	bne.n	800629e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d013      	beq.n	800631a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f6:	4a7d      	ldr	r2, [pc, #500]	; (80064ec <HAL_UART_IRQHandler+0x3dc>)
 80062f8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fe:	4618      	mov	r0, r3
 8006300:	f7fd f8be 	bl	8003480 <HAL_DMA_Abort_IT>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d016      	beq.n	8006338 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800630e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006314:	4610      	mov	r0, r2
 8006316:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006318:	e00e      	b.n	8006338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f7fc fbf6 	bl	8002b0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006320:	e00a      	b.n	8006338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7fc fbf2 	bl	8002b0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006328:	e006      	b.n	8006338 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7fc fbee 	bl	8002b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006336:	e170      	b.n	800661a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006338:	bf00      	nop
    return;
 800633a:	e16e      	b.n	800661a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006340:	2b01      	cmp	r3, #1
 8006342:	f040 814a 	bne.w	80065da <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800634a:	f003 0310 	and.w	r3, r3, #16
 800634e:	2b00      	cmp	r3, #0
 8006350:	f000 8143 	beq.w	80065da <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006358:	f003 0310 	and.w	r3, r3, #16
 800635c:	2b00      	cmp	r3, #0
 800635e:	f000 813c 	beq.w	80065da <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006362:	2300      	movs	r3, #0
 8006364:	60bb      	str	r3, [r7, #8]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	60bb      	str	r3, [r7, #8]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	60bb      	str	r3, [r7, #8]
 8006376:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	695b      	ldr	r3, [r3, #20]
 800637e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006382:	2b40      	cmp	r3, #64	; 0x40
 8006384:	f040 80b4 	bne.w	80064f0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006394:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006398:	2b00      	cmp	r3, #0
 800639a:	f000 8140 	beq.w	800661e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80063a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80063a6:	429a      	cmp	r2, r3
 80063a8:	f080 8139 	bcs.w	800661e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80063b2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b8:	69db      	ldr	r3, [r3, #28]
 80063ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063be:	f000 8088 	beq.w	80064d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	330c      	adds	r3, #12
 80063c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80063d0:	e853 3f00 	ldrex	r3, [r3]
 80063d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80063d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80063dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	330c      	adds	r3, #12
 80063ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80063ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80063f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80063fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80063fe:	e841 2300 	strex	r3, r2, [r1]
 8006402:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006406:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1d9      	bne.n	80063c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3314      	adds	r3, #20
 8006414:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006416:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006418:	e853 3f00 	ldrex	r3, [r3]
 800641c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800641e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006420:	f023 0301 	bic.w	r3, r3, #1
 8006424:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	3314      	adds	r3, #20
 800642e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006432:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006436:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006438:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800643a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800643e:	e841 2300 	strex	r3, r2, [r1]
 8006442:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006444:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1e1      	bne.n	800640e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	3314      	adds	r3, #20
 8006450:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006452:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006454:	e853 3f00 	ldrex	r3, [r3]
 8006458:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800645a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800645c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006460:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	3314      	adds	r3, #20
 800646a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800646e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006470:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006472:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006474:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006476:	e841 2300 	strex	r3, r2, [r1]
 800647a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800647c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1e3      	bne.n	800644a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2220      	movs	r2, #32
 8006486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	330c      	adds	r3, #12
 8006496:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006498:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800649a:	e853 3f00 	ldrex	r3, [r3]
 800649e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80064a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064a2:	f023 0310 	bic.w	r3, r3, #16
 80064a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	330c      	adds	r3, #12
 80064b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80064b4:	65ba      	str	r2, [r7, #88]	; 0x58
 80064b6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80064ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80064bc:	e841 2300 	strex	r3, r2, [r1]
 80064c0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80064c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1e3      	bne.n	8006490 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7fc ff67 	bl	80033a0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80064da:	b29b      	uxth	r3, r3
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	b29b      	uxth	r3, r3
 80064e0:	4619      	mov	r1, r3
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 f8b6 	bl	8006654 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80064e8:	e099      	b.n	800661e <HAL_UART_IRQHandler+0x50e>
 80064ea:	bf00      	nop
 80064ec:	08006b83 	.word	0x08006b83
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006504:	b29b      	uxth	r3, r3
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 808b 	beq.w	8006622 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800650c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 8086 	beq.w	8006622 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	330c      	adds	r3, #12
 800651c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006520:	e853 3f00 	ldrex	r3, [r3]
 8006524:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006528:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800652c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	330c      	adds	r3, #12
 8006536:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800653a:	647a      	str	r2, [r7, #68]	; 0x44
 800653c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800653e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006540:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006542:	e841 2300 	strex	r3, r2, [r1]
 8006546:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800654a:	2b00      	cmp	r3, #0
 800654c:	d1e3      	bne.n	8006516 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	3314      	adds	r3, #20
 8006554:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006558:	e853 3f00 	ldrex	r3, [r3]
 800655c:	623b      	str	r3, [r7, #32]
   return(result);
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	f023 0301 	bic.w	r3, r3, #1
 8006564:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3314      	adds	r3, #20
 800656e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006572:	633a      	str	r2, [r7, #48]	; 0x30
 8006574:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006576:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006578:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800657a:	e841 2300 	strex	r3, r2, [r1]
 800657e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1e3      	bne.n	800654e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2220      	movs	r2, #32
 800658a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	330c      	adds	r3, #12
 800659a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	e853 3f00 	ldrex	r3, [r3]
 80065a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f023 0310 	bic.w	r3, r3, #16
 80065aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	330c      	adds	r3, #12
 80065b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80065b8:	61fa      	str	r2, [r7, #28]
 80065ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065bc:	69b9      	ldr	r1, [r7, #24]
 80065be:	69fa      	ldr	r2, [r7, #28]
 80065c0:	e841 2300 	strex	r3, r2, [r1]
 80065c4:	617b      	str	r3, [r7, #20]
   return(result);
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1e3      	bne.n	8006594 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80065d0:	4619      	mov	r1, r3
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f83e 	bl	8006654 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065d8:	e023      	b.n	8006622 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80065da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d009      	beq.n	80065fa <HAL_UART_IRQHandler+0x4ea>
 80065e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d003      	beq.n	80065fa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 fad9 	bl	8006baa <UART_Transmit_IT>
    return;
 80065f8:	e014      	b.n	8006624 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80065fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00e      	beq.n	8006624 <HAL_UART_IRQHandler+0x514>
 8006606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800660a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800660e:	2b00      	cmp	r3, #0
 8006610:	d008      	beq.n	8006624 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fb19 	bl	8006c4a <UART_EndTransmit_IT>
    return;
 8006618:	e004      	b.n	8006624 <HAL_UART_IRQHandler+0x514>
    return;
 800661a:	bf00      	nop
 800661c:	e002      	b.n	8006624 <HAL_UART_IRQHandler+0x514>
      return;
 800661e:	bf00      	nop
 8006620:	e000      	b.n	8006624 <HAL_UART_IRQHandler+0x514>
      return;
 8006622:	bf00      	nop
  }
}
 8006624:	37e8      	adds	r7, #232	; 0xe8
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop

0800662c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006634:	bf00      	nop
 8006636:	370c      	adds	r7, #12
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	460b      	mov	r3, r1
 800665e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b09c      	sub	sp, #112	; 0x70
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006678:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006684:	2b00      	cmp	r3, #0
 8006686:	d172      	bne.n	800676e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006688:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800668a:	2200      	movs	r2, #0
 800668c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800668e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	330c      	adds	r3, #12
 8006694:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006698:	e853 3f00 	ldrex	r3, [r3]
 800669c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800669e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80066a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	330c      	adds	r3, #12
 80066ac:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80066ae:	65ba      	str	r2, [r7, #88]	; 0x58
 80066b0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80066b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80066b6:	e841 2300 	strex	r3, r2, [r1]
 80066ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80066bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1e5      	bne.n	800668e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	3314      	adds	r3, #20
 80066c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066cc:	e853 3f00 	ldrex	r3, [r3]
 80066d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80066d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066d4:	f023 0301 	bic.w	r3, r3, #1
 80066d8:	667b      	str	r3, [r7, #100]	; 0x64
 80066da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	3314      	adds	r3, #20
 80066e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80066e2:	647a      	str	r2, [r7, #68]	; 0x44
 80066e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80066e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80066f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1e5      	bne.n	80066c2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	3314      	adds	r3, #20
 80066fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006700:	e853 3f00 	ldrex	r3, [r3]
 8006704:	623b      	str	r3, [r7, #32]
   return(result);
 8006706:	6a3b      	ldr	r3, [r7, #32]
 8006708:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800670c:	663b      	str	r3, [r7, #96]	; 0x60
 800670e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3314      	adds	r3, #20
 8006714:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006716:	633a      	str	r2, [r7, #48]	; 0x30
 8006718:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800671c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800671e:	e841 2300 	strex	r3, r2, [r1]
 8006722:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1e5      	bne.n	80066f6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800672a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800672c:	2220      	movs	r2, #32
 800672e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006736:	2b01      	cmp	r3, #1
 8006738:	d119      	bne.n	800676e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800673a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	330c      	adds	r3, #12
 8006740:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	e853 3f00 	ldrex	r3, [r3]
 8006748:	60fb      	str	r3, [r7, #12]
   return(result);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f023 0310 	bic.w	r3, r3, #16
 8006750:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006752:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	330c      	adds	r3, #12
 8006758:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800675a:	61fa      	str	r2, [r7, #28]
 800675c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675e:	69b9      	ldr	r1, [r7, #24]
 8006760:	69fa      	ldr	r2, [r7, #28]
 8006762:	e841 2300 	strex	r3, r2, [r1]
 8006766:	617b      	str	r3, [r7, #20]
   return(result);
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1e5      	bne.n	800673a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800676e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006772:	2b01      	cmp	r3, #1
 8006774:	d106      	bne.n	8006784 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006776:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006778:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800677a:	4619      	mov	r1, r3
 800677c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800677e:	f7ff ff69 	bl	8006654 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006782:	e002      	b.n	800678a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006784:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006786:	f7fc f9cb 	bl	8002b20 <HAL_UART_RxCpltCallback>
}
 800678a:	bf00      	nop
 800678c:	3770      	adds	r7, #112	; 0x70
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006792:	b580      	push	{r7, lr}
 8006794:	b084      	sub	sp, #16
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800679e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d108      	bne.n	80067ba <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80067ac:	085b      	lsrs	r3, r3, #1
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	4619      	mov	r1, r3
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f7ff ff4e 	bl	8006654 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80067b8:	e002      	b.n	80067c0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f7ff ff40 	bl	8006640 <HAL_UART_RxHalfCpltCallback>
}
 80067c0:	bf00      	nop
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80067d0:	2300      	movs	r3, #0
 80067d2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067e4:	2b80      	cmp	r3, #128	; 0x80
 80067e6:	bf0c      	ite	eq
 80067e8:	2301      	moveq	r3, #1
 80067ea:	2300      	movne	r3, #0
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b21      	cmp	r3, #33	; 0x21
 80067fa:	d108      	bne.n	800680e <UART_DMAError+0x46>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d005      	beq.n	800680e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	2200      	movs	r2, #0
 8006806:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006808:	68b8      	ldr	r0, [r7, #8]
 800680a:	f000 f92f 	bl	8006a6c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	695b      	ldr	r3, [r3, #20]
 8006814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006818:	2b40      	cmp	r3, #64	; 0x40
 800681a:	bf0c      	ite	eq
 800681c:	2301      	moveq	r3, #1
 800681e:	2300      	movne	r3, #0
 8006820:	b2db      	uxtb	r3, r3
 8006822:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b22      	cmp	r3, #34	; 0x22
 800682e:	d108      	bne.n	8006842 <UART_DMAError+0x7a>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d005      	beq.n	8006842 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	2200      	movs	r2, #0
 800683a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800683c:	68b8      	ldr	r0, [r7, #8]
 800683e:	f000 f93d 	bl	8006abc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006846:	f043 0210 	orr.w	r2, r3, #16
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800684e:	68b8      	ldr	r0, [r7, #8]
 8006850:	f7fc f95c 	bl	8002b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006854:	bf00      	nop
 8006856:	3710      	adds	r7, #16
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b090      	sub	sp, #64	; 0x40
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	603b      	str	r3, [r7, #0]
 8006868:	4613      	mov	r3, r2
 800686a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800686c:	e050      	b.n	8006910 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800686e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006874:	d04c      	beq.n	8006910 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006876:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006878:	2b00      	cmp	r3, #0
 800687a:	d007      	beq.n	800688c <UART_WaitOnFlagUntilTimeout+0x30>
 800687c:	f7fc fab8 	bl	8002df0 <HAL_GetTick>
 8006880:	4602      	mov	r2, r0
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	1ad3      	subs	r3, r2, r3
 8006886:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006888:	429a      	cmp	r2, r3
 800688a:	d241      	bcs.n	8006910 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	330c      	adds	r3, #12
 8006892:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006896:	e853 3f00 	ldrex	r3, [r3]
 800689a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800689c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80068a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	330c      	adds	r3, #12
 80068aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80068ac:	637a      	str	r2, [r7, #52]	; 0x34
 80068ae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80068b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068b4:	e841 2300 	strex	r3, r2, [r1]
 80068b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80068ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1e5      	bne.n	800688c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	3314      	adds	r3, #20
 80068c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	e853 3f00 	ldrex	r3, [r3]
 80068ce:	613b      	str	r3, [r7, #16]
   return(result);
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	f023 0301 	bic.w	r3, r3, #1
 80068d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	3314      	adds	r3, #20
 80068de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068e0:	623a      	str	r2, [r7, #32]
 80068e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e4:	69f9      	ldr	r1, [r7, #28]
 80068e6:	6a3a      	ldr	r2, [r7, #32]
 80068e8:	e841 2300 	strex	r3, r2, [r1]
 80068ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1e5      	bne.n	80068c0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2220      	movs	r2, #32
 80068f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2220      	movs	r2, #32
 8006900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e00f      	b.n	8006930 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	4013      	ands	r3, r2
 800691a:	68ba      	ldr	r2, [r7, #8]
 800691c:	429a      	cmp	r2, r3
 800691e:	bf0c      	ite	eq
 8006920:	2301      	moveq	r3, #1
 8006922:	2300      	movne	r3, #0
 8006924:	b2db      	uxtb	r3, r3
 8006926:	461a      	mov	r2, r3
 8006928:	79fb      	ldrb	r3, [r7, #7]
 800692a:	429a      	cmp	r2, r3
 800692c:	d09f      	beq.n	800686e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3740      	adds	r7, #64	; 0x40
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b098      	sub	sp, #96	; 0x60
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	4613      	mov	r3, r2
 8006944:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006946:	68ba      	ldr	r2, [r7, #8]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	88fa      	ldrh	r2, [r7, #6]
 8006950:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2200      	movs	r2, #0
 8006956:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2222      	movs	r2, #34	; 0x22
 800695c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006964:	4a3e      	ldr	r2, [pc, #248]	; (8006a60 <UART_Start_Receive_DMA+0x128>)
 8006966:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800696c:	4a3d      	ldr	r2, [pc, #244]	; (8006a64 <UART_Start_Receive_DMA+0x12c>)
 800696e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006974:	4a3c      	ldr	r2, [pc, #240]	; (8006a68 <UART_Start_Receive_DMA+0x130>)
 8006976:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697c:	2200      	movs	r2, #0
 800697e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006980:	f107 0308 	add.w	r3, r7, #8
 8006984:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	3304      	adds	r3, #4
 8006990:	4619      	mov	r1, r3
 8006992:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	88fb      	ldrh	r3, [r7, #6]
 8006998:	f7fc fcaa 	bl	80032f0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800699c:	2300      	movs	r3, #0
 800699e:	613b      	str	r3, [r7, #16]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	613b      	str	r3, [r7, #16]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	613b      	str	r3, [r7, #16]
 80069b0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	330c      	adds	r3, #12
 80069c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069c4:	e853 3f00 	ldrex	r3, [r3]
 80069c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80069ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069d0:	65bb      	str	r3, [r7, #88]	; 0x58
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	330c      	adds	r3, #12
 80069d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80069da:	64fa      	str	r2, [r7, #76]	; 0x4c
 80069dc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069de:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80069e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80069e2:	e841 2300 	strex	r3, r2, [r1]
 80069e6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80069e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1e5      	bne.n	80069ba <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	3314      	adds	r3, #20
 80069f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f8:	e853 3f00 	ldrex	r3, [r3]
 80069fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80069fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a00:	f043 0301 	orr.w	r3, r3, #1
 8006a04:	657b      	str	r3, [r7, #84]	; 0x54
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	3314      	adds	r3, #20
 8006a0c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006a0e:	63ba      	str	r2, [r7, #56]	; 0x38
 8006a10:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a12:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006a14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a16:	e841 2300 	strex	r3, r2, [r1]
 8006a1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d1e5      	bne.n	80069ee <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	3314      	adds	r3, #20
 8006a28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	e853 3f00 	ldrex	r3, [r3]
 8006a30:	617b      	str	r3, [r7, #20]
   return(result);
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a38:	653b      	str	r3, [r7, #80]	; 0x50
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3314      	adds	r3, #20
 8006a40:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006a42:	627a      	str	r2, [r7, #36]	; 0x24
 8006a44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a46:	6a39      	ldr	r1, [r7, #32]
 8006a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a4a:	e841 2300 	strex	r3, r2, [r1]
 8006a4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1e5      	bne.n	8006a22 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3760      	adds	r7, #96	; 0x60
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	0800666d 	.word	0x0800666d
 8006a64:	08006793 	.word	0x08006793
 8006a68:	080067c9 	.word	0x080067c9

08006a6c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b089      	sub	sp, #36	; 0x24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	330c      	adds	r3, #12
 8006a7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	e853 3f00 	ldrex	r3, [r3]
 8006a82:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006a8a:	61fb      	str	r3, [r7, #28]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	330c      	adds	r3, #12
 8006a92:	69fa      	ldr	r2, [r7, #28]
 8006a94:	61ba      	str	r2, [r7, #24]
 8006a96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a98:	6979      	ldr	r1, [r7, #20]
 8006a9a:	69ba      	ldr	r2, [r7, #24]
 8006a9c:	e841 2300 	strex	r3, r2, [r1]
 8006aa0:	613b      	str	r3, [r7, #16]
   return(result);
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1e5      	bne.n	8006a74 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2220      	movs	r2, #32
 8006aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006ab0:	bf00      	nop
 8006ab2:	3724      	adds	r7, #36	; 0x24
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b095      	sub	sp, #84	; 0x54
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	330c      	adds	r3, #12
 8006aca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ace:	e853 3f00 	ldrex	r3, [r3]
 8006ad2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ada:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	330c      	adds	r3, #12
 8006ae2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ae4:	643a      	str	r2, [r7, #64]	; 0x40
 8006ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006aea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006aec:	e841 2300 	strex	r3, r2, [r1]
 8006af0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1e5      	bne.n	8006ac4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	3314      	adds	r3, #20
 8006afe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	6a3b      	ldr	r3, [r7, #32]
 8006b02:	e853 3f00 	ldrex	r3, [r3]
 8006b06:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	f023 0301 	bic.w	r3, r3, #1
 8006b0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	3314      	adds	r3, #20
 8006b16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e5      	bne.n	8006af8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d119      	bne.n	8006b68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	330c      	adds	r3, #12
 8006b3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	e853 3f00 	ldrex	r3, [r3]
 8006b42:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	f023 0310 	bic.w	r3, r3, #16
 8006b4a:	647b      	str	r3, [r7, #68]	; 0x44
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	330c      	adds	r3, #12
 8006b52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b54:	61ba      	str	r2, [r7, #24]
 8006b56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b58:	6979      	ldr	r1, [r7, #20]
 8006b5a:	69ba      	ldr	r2, [r7, #24]
 8006b5c:	e841 2300 	strex	r3, r2, [r1]
 8006b60:	613b      	str	r3, [r7, #16]
   return(result);
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1e5      	bne.n	8006b34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2220      	movs	r2, #32
 8006b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006b76:	bf00      	nop
 8006b78:	3754      	adds	r7, #84	; 0x54
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr

08006b82 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b82:	b580      	push	{r7, lr}
 8006b84:	b084      	sub	sp, #16
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f7fb ffb5 	bl	8002b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ba2:	bf00      	nop
 8006ba4:	3710      	adds	r7, #16
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b085      	sub	sp, #20
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b21      	cmp	r3, #33	; 0x21
 8006bbc:	d13e      	bne.n	8006c3c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bc6:	d114      	bne.n	8006bf2 <UART_Transmit_IT+0x48>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d110      	bne.n	8006bf2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	881b      	ldrh	r3, [r3, #0]
 8006bda:	461a      	mov	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006be4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	1c9a      	adds	r2, r3, #2
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	621a      	str	r2, [r3, #32]
 8006bf0:	e008      	b.n	8006c04 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a1b      	ldr	r3, [r3, #32]
 8006bf6:	1c59      	adds	r1, r3, #1
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	6211      	str	r1, [r2, #32]
 8006bfc:	781a      	ldrb	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	3b01      	subs	r3, #1
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	4619      	mov	r1, r3
 8006c12:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10f      	bne.n	8006c38 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68da      	ldr	r2, [r3, #12]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c26:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68da      	ldr	r2, [r3, #12]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c36:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	e000      	b.n	8006c3e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c3c:	2302      	movs	r3, #2
  }
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3714      	adds	r7, #20
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr

08006c4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c4a:	b580      	push	{r7, lr}
 8006c4c:	b082      	sub	sp, #8
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68da      	ldr	r2, [r3, #12]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f7ff fcde 	bl	800662c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3708      	adds	r7, #8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}

08006c7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b08c      	sub	sp, #48	; 0x30
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b22      	cmp	r3, #34	; 0x22
 8006c8c:	f040 80ab 	bne.w	8006de6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c98:	d117      	bne.n	8006cca <UART_Receive_IT+0x50>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d113      	bne.n	8006cca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006caa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cbc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cc2:	1c9a      	adds	r2, r3, #2
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	629a      	str	r2, [r3, #40]	; 0x28
 8006cc8:	e026      	b.n	8006d18 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cdc:	d007      	beq.n	8006cee <UART_Receive_IT+0x74>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10a      	bne.n	8006cfc <UART_Receive_IT+0x82>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d106      	bne.n	8006cfc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf8:	701a      	strb	r2, [r3, #0]
 8006cfa:	e008      	b.n	8006d0e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d0c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d12:	1c5a      	adds	r2, r3, #1
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	4619      	mov	r1, r3
 8006d26:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d15a      	bne.n	8006de2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68da      	ldr	r2, [r3, #12]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f022 0220 	bic.w	r2, r2, #32
 8006d3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68da      	ldr	r2, [r3, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	695a      	ldr	r2, [r3, #20]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f022 0201 	bic.w	r2, r2, #1
 8006d5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d135      	bne.n	8006dd8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	330c      	adds	r3, #12
 8006d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	e853 3f00 	ldrex	r3, [r3]
 8006d80:	613b      	str	r3, [r7, #16]
   return(result);
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	f023 0310 	bic.w	r3, r3, #16
 8006d88:	627b      	str	r3, [r7, #36]	; 0x24
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	330c      	adds	r3, #12
 8006d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d92:	623a      	str	r2, [r7, #32]
 8006d94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	69f9      	ldr	r1, [r7, #28]
 8006d98:	6a3a      	ldr	r2, [r7, #32]
 8006d9a:	e841 2300 	strex	r3, r2, [r1]
 8006d9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1e5      	bne.n	8006d72 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0310 	and.w	r3, r3, #16
 8006db0:	2b10      	cmp	r3, #16
 8006db2:	d10a      	bne.n	8006dca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006db4:	2300      	movs	r3, #0
 8006db6:	60fb      	str	r3, [r7, #12]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	60fb      	str	r3, [r7, #12]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	60fb      	str	r3, [r7, #12]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006dce:	4619      	mov	r1, r3
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f7ff fc3f 	bl	8006654 <HAL_UARTEx_RxEventCallback>
 8006dd6:	e002      	b.n	8006dde <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f7fb fea1 	bl	8002b20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006dde:	2300      	movs	r3, #0
 8006de0:	e002      	b.n	8006de8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006de2:	2300      	movs	r3, #0
 8006de4:	e000      	b.n	8006de8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006de6:	2302      	movs	r3, #2
  }
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3730      	adds	r7, #48	; 0x30
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006df4:	b0c0      	sub	sp, #256	; 0x100
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e0c:	68d9      	ldr	r1, [r3, #12]
 8006e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	ea40 0301 	orr.w	r3, r0, r1
 8006e18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e1e:	689a      	ldr	r2, [r3, #8]
 8006e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	431a      	orrs	r2, r3
 8006e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e2c:	695b      	ldr	r3, [r3, #20]
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e34:	69db      	ldr	r3, [r3, #28]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006e48:	f021 010c 	bic.w	r1, r1, #12
 8006e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006e56:	430b      	orrs	r3, r1
 8006e58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e6a:	6999      	ldr	r1, [r3, #24]
 8006e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	ea40 0301 	orr.w	r3, r0, r1
 8006e76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	4b8f      	ldr	r3, [pc, #572]	; (80070bc <UART_SetConfig+0x2cc>)
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d005      	beq.n	8006e90 <UART_SetConfig+0xa0>
 8006e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	4b8d      	ldr	r3, [pc, #564]	; (80070c0 <UART_SetConfig+0x2d0>)
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d104      	bne.n	8006e9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e90:	f7fe fde4 	bl	8005a5c <HAL_RCC_GetPCLK2Freq>
 8006e94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006e98:	e003      	b.n	8006ea2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e9a:	f7fe fdcb 	bl	8005a34 <HAL_RCC_GetPCLK1Freq>
 8006e9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ea6:	69db      	ldr	r3, [r3, #28]
 8006ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eac:	f040 810c 	bne.w	80070c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006eb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006eba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006ebe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006ec2:	4622      	mov	r2, r4
 8006ec4:	462b      	mov	r3, r5
 8006ec6:	1891      	adds	r1, r2, r2
 8006ec8:	65b9      	str	r1, [r7, #88]	; 0x58
 8006eca:	415b      	adcs	r3, r3
 8006ecc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ece:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	eb12 0801 	adds.w	r8, r2, r1
 8006ed8:	4629      	mov	r1, r5
 8006eda:	eb43 0901 	adc.w	r9, r3, r1
 8006ede:	f04f 0200 	mov.w	r2, #0
 8006ee2:	f04f 0300 	mov.w	r3, #0
 8006ee6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ef2:	4690      	mov	r8, r2
 8006ef4:	4699      	mov	r9, r3
 8006ef6:	4623      	mov	r3, r4
 8006ef8:	eb18 0303 	adds.w	r3, r8, r3
 8006efc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006f00:	462b      	mov	r3, r5
 8006f02:	eb49 0303 	adc.w	r3, r9, r3
 8006f06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006f16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006f1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006f1e:	460b      	mov	r3, r1
 8006f20:	18db      	adds	r3, r3, r3
 8006f22:	653b      	str	r3, [r7, #80]	; 0x50
 8006f24:	4613      	mov	r3, r2
 8006f26:	eb42 0303 	adc.w	r3, r2, r3
 8006f2a:	657b      	str	r3, [r7, #84]	; 0x54
 8006f2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006f30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006f34:	f7f9 fe98 	bl	8000c68 <__aeabi_uldivmod>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4b61      	ldr	r3, [pc, #388]	; (80070c4 <UART_SetConfig+0x2d4>)
 8006f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f42:	095b      	lsrs	r3, r3, #5
 8006f44:	011c      	lsls	r4, r3, #4
 8006f46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006f54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006f58:	4642      	mov	r2, r8
 8006f5a:	464b      	mov	r3, r9
 8006f5c:	1891      	adds	r1, r2, r2
 8006f5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006f60:	415b      	adcs	r3, r3
 8006f62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006f68:	4641      	mov	r1, r8
 8006f6a:	eb12 0a01 	adds.w	sl, r2, r1
 8006f6e:	4649      	mov	r1, r9
 8006f70:	eb43 0b01 	adc.w	fp, r3, r1
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f88:	4692      	mov	sl, r2
 8006f8a:	469b      	mov	fp, r3
 8006f8c:	4643      	mov	r3, r8
 8006f8e:	eb1a 0303 	adds.w	r3, sl, r3
 8006f92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f96:	464b      	mov	r3, r9
 8006f98:	eb4b 0303 	adc.w	r3, fp, r3
 8006f9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006fac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006fb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	18db      	adds	r3, r3, r3
 8006fb8:	643b      	str	r3, [r7, #64]	; 0x40
 8006fba:	4613      	mov	r3, r2
 8006fbc:	eb42 0303 	adc.w	r3, r2, r3
 8006fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8006fc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006fc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006fca:	f7f9 fe4d 	bl	8000c68 <__aeabi_uldivmod>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	4611      	mov	r1, r2
 8006fd4:	4b3b      	ldr	r3, [pc, #236]	; (80070c4 <UART_SetConfig+0x2d4>)
 8006fd6:	fba3 2301 	umull	r2, r3, r3, r1
 8006fda:	095b      	lsrs	r3, r3, #5
 8006fdc:	2264      	movs	r2, #100	; 0x64
 8006fde:	fb02 f303 	mul.w	r3, r2, r3
 8006fe2:	1acb      	subs	r3, r1, r3
 8006fe4:	00db      	lsls	r3, r3, #3
 8006fe6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006fea:	4b36      	ldr	r3, [pc, #216]	; (80070c4 <UART_SetConfig+0x2d4>)
 8006fec:	fba3 2302 	umull	r2, r3, r3, r2
 8006ff0:	095b      	lsrs	r3, r3, #5
 8006ff2:	005b      	lsls	r3, r3, #1
 8006ff4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ff8:	441c      	add	r4, r3
 8006ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007004:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007008:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800700c:	4642      	mov	r2, r8
 800700e:	464b      	mov	r3, r9
 8007010:	1891      	adds	r1, r2, r2
 8007012:	63b9      	str	r1, [r7, #56]	; 0x38
 8007014:	415b      	adcs	r3, r3
 8007016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007018:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800701c:	4641      	mov	r1, r8
 800701e:	1851      	adds	r1, r2, r1
 8007020:	6339      	str	r1, [r7, #48]	; 0x30
 8007022:	4649      	mov	r1, r9
 8007024:	414b      	adcs	r3, r1
 8007026:	637b      	str	r3, [r7, #52]	; 0x34
 8007028:	f04f 0200 	mov.w	r2, #0
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007034:	4659      	mov	r1, fp
 8007036:	00cb      	lsls	r3, r1, #3
 8007038:	4651      	mov	r1, sl
 800703a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800703e:	4651      	mov	r1, sl
 8007040:	00ca      	lsls	r2, r1, #3
 8007042:	4610      	mov	r0, r2
 8007044:	4619      	mov	r1, r3
 8007046:	4603      	mov	r3, r0
 8007048:	4642      	mov	r2, r8
 800704a:	189b      	adds	r3, r3, r2
 800704c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007050:	464b      	mov	r3, r9
 8007052:	460a      	mov	r2, r1
 8007054:	eb42 0303 	adc.w	r3, r2, r3
 8007058:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800705c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007068:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800706c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007070:	460b      	mov	r3, r1
 8007072:	18db      	adds	r3, r3, r3
 8007074:	62bb      	str	r3, [r7, #40]	; 0x28
 8007076:	4613      	mov	r3, r2
 8007078:	eb42 0303 	adc.w	r3, r2, r3
 800707c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800707e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007082:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007086:	f7f9 fdef 	bl	8000c68 <__aeabi_uldivmod>
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	4b0d      	ldr	r3, [pc, #52]	; (80070c4 <UART_SetConfig+0x2d4>)
 8007090:	fba3 1302 	umull	r1, r3, r3, r2
 8007094:	095b      	lsrs	r3, r3, #5
 8007096:	2164      	movs	r1, #100	; 0x64
 8007098:	fb01 f303 	mul.w	r3, r1, r3
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	00db      	lsls	r3, r3, #3
 80070a0:	3332      	adds	r3, #50	; 0x32
 80070a2:	4a08      	ldr	r2, [pc, #32]	; (80070c4 <UART_SetConfig+0x2d4>)
 80070a4:	fba2 2303 	umull	r2, r3, r2, r3
 80070a8:	095b      	lsrs	r3, r3, #5
 80070aa:	f003 0207 	and.w	r2, r3, #7
 80070ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4422      	add	r2, r4
 80070b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80070b8:	e105      	b.n	80072c6 <UART_SetConfig+0x4d6>
 80070ba:	bf00      	nop
 80070bc:	40011000 	.word	0x40011000
 80070c0:	40011400 	.word	0x40011400
 80070c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80070c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070cc:	2200      	movs	r2, #0
 80070ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80070d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80070d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80070da:	4642      	mov	r2, r8
 80070dc:	464b      	mov	r3, r9
 80070de:	1891      	adds	r1, r2, r2
 80070e0:	6239      	str	r1, [r7, #32]
 80070e2:	415b      	adcs	r3, r3
 80070e4:	627b      	str	r3, [r7, #36]	; 0x24
 80070e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070ea:	4641      	mov	r1, r8
 80070ec:	1854      	adds	r4, r2, r1
 80070ee:	4649      	mov	r1, r9
 80070f0:	eb43 0501 	adc.w	r5, r3, r1
 80070f4:	f04f 0200 	mov.w	r2, #0
 80070f8:	f04f 0300 	mov.w	r3, #0
 80070fc:	00eb      	lsls	r3, r5, #3
 80070fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007102:	00e2      	lsls	r2, r4, #3
 8007104:	4614      	mov	r4, r2
 8007106:	461d      	mov	r5, r3
 8007108:	4643      	mov	r3, r8
 800710a:	18e3      	adds	r3, r4, r3
 800710c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007110:	464b      	mov	r3, r9
 8007112:	eb45 0303 	adc.w	r3, r5, r3
 8007116:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800711a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007126:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800712a:	f04f 0200 	mov.w	r2, #0
 800712e:	f04f 0300 	mov.w	r3, #0
 8007132:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007136:	4629      	mov	r1, r5
 8007138:	008b      	lsls	r3, r1, #2
 800713a:	4621      	mov	r1, r4
 800713c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007140:	4621      	mov	r1, r4
 8007142:	008a      	lsls	r2, r1, #2
 8007144:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007148:	f7f9 fd8e 	bl	8000c68 <__aeabi_uldivmod>
 800714c:	4602      	mov	r2, r0
 800714e:	460b      	mov	r3, r1
 8007150:	4b60      	ldr	r3, [pc, #384]	; (80072d4 <UART_SetConfig+0x4e4>)
 8007152:	fba3 2302 	umull	r2, r3, r3, r2
 8007156:	095b      	lsrs	r3, r3, #5
 8007158:	011c      	lsls	r4, r3, #4
 800715a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800715e:	2200      	movs	r2, #0
 8007160:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007164:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007168:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800716c:	4642      	mov	r2, r8
 800716e:	464b      	mov	r3, r9
 8007170:	1891      	adds	r1, r2, r2
 8007172:	61b9      	str	r1, [r7, #24]
 8007174:	415b      	adcs	r3, r3
 8007176:	61fb      	str	r3, [r7, #28]
 8007178:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800717c:	4641      	mov	r1, r8
 800717e:	1851      	adds	r1, r2, r1
 8007180:	6139      	str	r1, [r7, #16]
 8007182:	4649      	mov	r1, r9
 8007184:	414b      	adcs	r3, r1
 8007186:	617b      	str	r3, [r7, #20]
 8007188:	f04f 0200 	mov.w	r2, #0
 800718c:	f04f 0300 	mov.w	r3, #0
 8007190:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007194:	4659      	mov	r1, fp
 8007196:	00cb      	lsls	r3, r1, #3
 8007198:	4651      	mov	r1, sl
 800719a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800719e:	4651      	mov	r1, sl
 80071a0:	00ca      	lsls	r2, r1, #3
 80071a2:	4610      	mov	r0, r2
 80071a4:	4619      	mov	r1, r3
 80071a6:	4603      	mov	r3, r0
 80071a8:	4642      	mov	r2, r8
 80071aa:	189b      	adds	r3, r3, r2
 80071ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80071b0:	464b      	mov	r3, r9
 80071b2:	460a      	mov	r2, r1
 80071b4:	eb42 0303 	adc.w	r3, r2, r3
 80071b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80071bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80071c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80071c8:	f04f 0200 	mov.w	r2, #0
 80071cc:	f04f 0300 	mov.w	r3, #0
 80071d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80071d4:	4649      	mov	r1, r9
 80071d6:	008b      	lsls	r3, r1, #2
 80071d8:	4641      	mov	r1, r8
 80071da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071de:	4641      	mov	r1, r8
 80071e0:	008a      	lsls	r2, r1, #2
 80071e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80071e6:	f7f9 fd3f 	bl	8000c68 <__aeabi_uldivmod>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	4b39      	ldr	r3, [pc, #228]	; (80072d4 <UART_SetConfig+0x4e4>)
 80071f0:	fba3 1302 	umull	r1, r3, r3, r2
 80071f4:	095b      	lsrs	r3, r3, #5
 80071f6:	2164      	movs	r1, #100	; 0x64
 80071f8:	fb01 f303 	mul.w	r3, r1, r3
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	011b      	lsls	r3, r3, #4
 8007200:	3332      	adds	r3, #50	; 0x32
 8007202:	4a34      	ldr	r2, [pc, #208]	; (80072d4 <UART_SetConfig+0x4e4>)
 8007204:	fba2 2303 	umull	r2, r3, r2, r3
 8007208:	095b      	lsrs	r3, r3, #5
 800720a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800720e:	441c      	add	r4, r3
 8007210:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007214:	2200      	movs	r2, #0
 8007216:	673b      	str	r3, [r7, #112]	; 0x70
 8007218:	677a      	str	r2, [r7, #116]	; 0x74
 800721a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800721e:	4642      	mov	r2, r8
 8007220:	464b      	mov	r3, r9
 8007222:	1891      	adds	r1, r2, r2
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	415b      	adcs	r3, r3
 8007228:	60fb      	str	r3, [r7, #12]
 800722a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800722e:	4641      	mov	r1, r8
 8007230:	1851      	adds	r1, r2, r1
 8007232:	6039      	str	r1, [r7, #0]
 8007234:	4649      	mov	r1, r9
 8007236:	414b      	adcs	r3, r1
 8007238:	607b      	str	r3, [r7, #4]
 800723a:	f04f 0200 	mov.w	r2, #0
 800723e:	f04f 0300 	mov.w	r3, #0
 8007242:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007246:	4659      	mov	r1, fp
 8007248:	00cb      	lsls	r3, r1, #3
 800724a:	4651      	mov	r1, sl
 800724c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007250:	4651      	mov	r1, sl
 8007252:	00ca      	lsls	r2, r1, #3
 8007254:	4610      	mov	r0, r2
 8007256:	4619      	mov	r1, r3
 8007258:	4603      	mov	r3, r0
 800725a:	4642      	mov	r2, r8
 800725c:	189b      	adds	r3, r3, r2
 800725e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007260:	464b      	mov	r3, r9
 8007262:	460a      	mov	r2, r1
 8007264:	eb42 0303 	adc.w	r3, r2, r3
 8007268:	66fb      	str	r3, [r7, #108]	; 0x6c
 800726a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	663b      	str	r3, [r7, #96]	; 0x60
 8007274:	667a      	str	r2, [r7, #100]	; 0x64
 8007276:	f04f 0200 	mov.w	r2, #0
 800727a:	f04f 0300 	mov.w	r3, #0
 800727e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007282:	4649      	mov	r1, r9
 8007284:	008b      	lsls	r3, r1, #2
 8007286:	4641      	mov	r1, r8
 8007288:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800728c:	4641      	mov	r1, r8
 800728e:	008a      	lsls	r2, r1, #2
 8007290:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007294:	f7f9 fce8 	bl	8000c68 <__aeabi_uldivmod>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4b0d      	ldr	r3, [pc, #52]	; (80072d4 <UART_SetConfig+0x4e4>)
 800729e:	fba3 1302 	umull	r1, r3, r3, r2
 80072a2:	095b      	lsrs	r3, r3, #5
 80072a4:	2164      	movs	r1, #100	; 0x64
 80072a6:	fb01 f303 	mul.w	r3, r1, r3
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	011b      	lsls	r3, r3, #4
 80072ae:	3332      	adds	r3, #50	; 0x32
 80072b0:	4a08      	ldr	r2, [pc, #32]	; (80072d4 <UART_SetConfig+0x4e4>)
 80072b2:	fba2 2303 	umull	r2, r3, r2, r3
 80072b6:	095b      	lsrs	r3, r3, #5
 80072b8:	f003 020f 	and.w	r2, r3, #15
 80072bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4422      	add	r2, r4
 80072c4:	609a      	str	r2, [r3, #8]
}
 80072c6:	bf00      	nop
 80072c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80072cc:	46bd      	mov	sp, r7
 80072ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072d2:	bf00      	nop
 80072d4:	51eb851f 	.word	0x51eb851f

080072d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072d8:	b084      	sub	sp, #16
 80072da:	b580      	push	{r7, lr}
 80072dc:	b084      	sub	sp, #16
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
 80072e2:	f107 001c 	add.w	r0, r7, #28
 80072e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d122      	bne.n	8007336 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007318:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800731a:	2b01      	cmp	r3, #1
 800731c:	d105      	bne.n	800732a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f001 fb1c 	bl	8008968 <USB_CoreReset>
 8007330:	4603      	mov	r3, r0
 8007332:	73fb      	strb	r3, [r7, #15]
 8007334:	e01a      	b.n	800736c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f001 fb10 	bl	8008968 <USB_CoreReset>
 8007348:	4603      	mov	r3, r0
 800734a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800734c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800734e:	2b00      	cmp	r3, #0
 8007350:	d106      	bne.n	8007360 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007356:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	639a      	str	r2, [r3, #56]	; 0x38
 800735e:	e005      	b.n	800736c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007364:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800736c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800736e:	2b01      	cmp	r3, #1
 8007370:	d10b      	bne.n	800738a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	f043 0206 	orr.w	r2, r3, #6
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f043 0220 	orr.w	r2, r3, #32
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800738a:	7bfb      	ldrb	r3, [r7, #15]
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007396:	b004      	add	sp, #16
 8007398:	4770      	bx	lr
	...

0800739c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800739c:	b480      	push	{r7}
 800739e:	b087      	sub	sp, #28
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	4613      	mov	r3, r2
 80073a8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80073aa:	79fb      	ldrb	r3, [r7, #7]
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d165      	bne.n	800747c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	4a41      	ldr	r2, [pc, #260]	; (80074b8 <USB_SetTurnaroundTime+0x11c>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d906      	bls.n	80073c6 <USB_SetTurnaroundTime+0x2a>
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	4a40      	ldr	r2, [pc, #256]	; (80074bc <USB_SetTurnaroundTime+0x120>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d202      	bcs.n	80073c6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80073c0:	230f      	movs	r3, #15
 80073c2:	617b      	str	r3, [r7, #20]
 80073c4:	e062      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	4a3c      	ldr	r2, [pc, #240]	; (80074bc <USB_SetTurnaroundTime+0x120>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d306      	bcc.n	80073dc <USB_SetTurnaroundTime+0x40>
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	4a3b      	ldr	r2, [pc, #236]	; (80074c0 <USB_SetTurnaroundTime+0x124>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d202      	bcs.n	80073dc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80073d6:	230e      	movs	r3, #14
 80073d8:	617b      	str	r3, [r7, #20]
 80073da:	e057      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	4a38      	ldr	r2, [pc, #224]	; (80074c0 <USB_SetTurnaroundTime+0x124>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d306      	bcc.n	80073f2 <USB_SetTurnaroundTime+0x56>
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	4a37      	ldr	r2, [pc, #220]	; (80074c4 <USB_SetTurnaroundTime+0x128>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d202      	bcs.n	80073f2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80073ec:	230d      	movs	r3, #13
 80073ee:	617b      	str	r3, [r7, #20]
 80073f0:	e04c      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	4a33      	ldr	r2, [pc, #204]	; (80074c4 <USB_SetTurnaroundTime+0x128>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d306      	bcc.n	8007408 <USB_SetTurnaroundTime+0x6c>
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	4a32      	ldr	r2, [pc, #200]	; (80074c8 <USB_SetTurnaroundTime+0x12c>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d802      	bhi.n	8007408 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007402:	230c      	movs	r3, #12
 8007404:	617b      	str	r3, [r7, #20]
 8007406:	e041      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	4a2f      	ldr	r2, [pc, #188]	; (80074c8 <USB_SetTurnaroundTime+0x12c>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d906      	bls.n	800741e <USB_SetTurnaroundTime+0x82>
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	4a2e      	ldr	r2, [pc, #184]	; (80074cc <USB_SetTurnaroundTime+0x130>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d802      	bhi.n	800741e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007418:	230b      	movs	r3, #11
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	e036      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	4a2a      	ldr	r2, [pc, #168]	; (80074cc <USB_SetTurnaroundTime+0x130>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d906      	bls.n	8007434 <USB_SetTurnaroundTime+0x98>
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	4a29      	ldr	r2, [pc, #164]	; (80074d0 <USB_SetTurnaroundTime+0x134>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d802      	bhi.n	8007434 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800742e:	230a      	movs	r3, #10
 8007430:	617b      	str	r3, [r7, #20]
 8007432:	e02b      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	4a26      	ldr	r2, [pc, #152]	; (80074d0 <USB_SetTurnaroundTime+0x134>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d906      	bls.n	800744a <USB_SetTurnaroundTime+0xae>
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	4a25      	ldr	r2, [pc, #148]	; (80074d4 <USB_SetTurnaroundTime+0x138>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d202      	bcs.n	800744a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007444:	2309      	movs	r3, #9
 8007446:	617b      	str	r3, [r7, #20]
 8007448:	e020      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	4a21      	ldr	r2, [pc, #132]	; (80074d4 <USB_SetTurnaroundTime+0x138>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d306      	bcc.n	8007460 <USB_SetTurnaroundTime+0xc4>
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	4a20      	ldr	r2, [pc, #128]	; (80074d8 <USB_SetTurnaroundTime+0x13c>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d802      	bhi.n	8007460 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800745a:	2308      	movs	r3, #8
 800745c:	617b      	str	r3, [r7, #20]
 800745e:	e015      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	4a1d      	ldr	r2, [pc, #116]	; (80074d8 <USB_SetTurnaroundTime+0x13c>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d906      	bls.n	8007476 <USB_SetTurnaroundTime+0xda>
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	4a1c      	ldr	r2, [pc, #112]	; (80074dc <USB_SetTurnaroundTime+0x140>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d202      	bcs.n	8007476 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007470:	2307      	movs	r3, #7
 8007472:	617b      	str	r3, [r7, #20]
 8007474:	e00a      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007476:	2306      	movs	r3, #6
 8007478:	617b      	str	r3, [r7, #20]
 800747a:	e007      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d102      	bne.n	8007488 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007482:	2309      	movs	r3, #9
 8007484:	617b      	str	r3, [r7, #20]
 8007486:	e001      	b.n	800748c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007488:	2309      	movs	r3, #9
 800748a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	68da      	ldr	r2, [r3, #12]
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	029b      	lsls	r3, r3, #10
 80074a0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80074a4:	431a      	orrs	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80074aa:	2300      	movs	r3, #0
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	371c      	adds	r7, #28
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr
 80074b8:	00d8acbf 	.word	0x00d8acbf
 80074bc:	00e4e1c0 	.word	0x00e4e1c0
 80074c0:	00f42400 	.word	0x00f42400
 80074c4:	01067380 	.word	0x01067380
 80074c8:	011a499f 	.word	0x011a499f
 80074cc:	01312cff 	.word	0x01312cff
 80074d0:	014ca43f 	.word	0x014ca43f
 80074d4:	016e3600 	.word	0x016e3600
 80074d8:	01a6ab1f 	.word	0x01a6ab1f
 80074dc:	01e84800 	.word	0x01e84800

080074e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f043 0201 	orr.w	r2, r3, #1
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	370c      	adds	r7, #12
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr

08007502 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007502:	b480      	push	{r7}
 8007504:	b083      	sub	sp, #12
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f023 0201 	bic.w	r2, r3, #1
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b084      	sub	sp, #16
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	460b      	mov	r3, r1
 800752e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007530:	2300      	movs	r3, #0
 8007532:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007540:	78fb      	ldrb	r3, [r7, #3]
 8007542:	2b01      	cmp	r3, #1
 8007544:	d115      	bne.n	8007572 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007552:	2001      	movs	r0, #1
 8007554:	f7fb fc58 	bl	8002e08 <HAL_Delay>
      ms++;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	3301      	adds	r3, #1
 800755c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f001 f972 	bl	8008848 <USB_GetMode>
 8007564:	4603      	mov	r3, r0
 8007566:	2b01      	cmp	r3, #1
 8007568:	d01e      	beq.n	80075a8 <USB_SetCurrentMode+0x84>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2b31      	cmp	r3, #49	; 0x31
 800756e:	d9f0      	bls.n	8007552 <USB_SetCurrentMode+0x2e>
 8007570:	e01a      	b.n	80075a8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007572:	78fb      	ldrb	r3, [r7, #3]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d115      	bne.n	80075a4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007584:	2001      	movs	r0, #1
 8007586:	f7fb fc3f 	bl	8002e08 <HAL_Delay>
      ms++;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	3301      	adds	r3, #1
 800758e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f001 f959 	bl	8008848 <USB_GetMode>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d005      	beq.n	80075a8 <USB_SetCurrentMode+0x84>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2b31      	cmp	r3, #49	; 0x31
 80075a0:	d9f0      	bls.n	8007584 <USB_SetCurrentMode+0x60>
 80075a2:	e001      	b.n	80075a8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80075a4:	2301      	movs	r3, #1
 80075a6:	e005      	b.n	80075b4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2b32      	cmp	r3, #50	; 0x32
 80075ac:	d101      	bne.n	80075b2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	e000      	b.n	80075b4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3710      	adds	r7, #16
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075bc:	b084      	sub	sp, #16
 80075be:	b580      	push	{r7, lr}
 80075c0:	b086      	sub	sp, #24
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
 80075c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80075ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80075ce:	2300      	movs	r3, #0
 80075d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80075d6:	2300      	movs	r3, #0
 80075d8:	613b      	str	r3, [r7, #16]
 80075da:	e009      	b.n	80075f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	3340      	adds	r3, #64	; 0x40
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4413      	add	r3, r2
 80075e6:	2200      	movs	r2, #0
 80075e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	3301      	adds	r3, #1
 80075ee:	613b      	str	r3, [r7, #16]
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	2b0e      	cmp	r3, #14
 80075f4:	d9f2      	bls.n	80075dc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80075f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d11c      	bne.n	8007636 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	68fa      	ldr	r2, [r7, #12]
 8007606:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800760a:	f043 0302 	orr.w	r3, r3, #2
 800760e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007614:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007620:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800762c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	639a      	str	r2, [r3, #56]	; 0x38
 8007634:	e00b      	b.n	800764e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007646:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007654:	461a      	mov	r2, r3
 8007656:	2300      	movs	r3, #0
 8007658:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007660:	4619      	mov	r1, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007668:	461a      	mov	r2, r3
 800766a:	680b      	ldr	r3, [r1, #0]
 800766c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800766e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007670:	2b01      	cmp	r3, #1
 8007672:	d10c      	bne.n	800768e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007676:	2b00      	cmp	r3, #0
 8007678:	d104      	bne.n	8007684 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800767a:	2100      	movs	r1, #0
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 f945 	bl	800790c <USB_SetDevSpeed>
 8007682:	e008      	b.n	8007696 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007684:	2101      	movs	r1, #1
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 f940 	bl	800790c <USB_SetDevSpeed>
 800768c:	e003      	b.n	8007696 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800768e:	2103      	movs	r1, #3
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 f93b 	bl	800790c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007696:	2110      	movs	r1, #16
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f000 f8f3 	bl	8007884 <USB_FlushTxFifo>
 800769e:	4603      	mov	r3, r0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d001      	beq.n	80076a8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 f90f 	bl	80078cc <USB_FlushRxFifo>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d001      	beq.n	80076b8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076be:	461a      	mov	r2, r3
 80076c0:	2300      	movs	r3, #0
 80076c2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ca:	461a      	mov	r2, r3
 80076cc:	2300      	movs	r3, #0
 80076ce:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076d6:	461a      	mov	r2, r3
 80076d8:	2300      	movs	r3, #0
 80076da:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80076dc:	2300      	movs	r3, #0
 80076de:	613b      	str	r3, [r7, #16]
 80076e0:	e043      	b.n	800776a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	015a      	lsls	r2, r3, #5
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	4413      	add	r3, r2
 80076ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076f8:	d118      	bne.n	800772c <USB_DevInit+0x170>
    {
      if (i == 0U)
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10a      	bne.n	8007716 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800770c:	461a      	mov	r2, r3
 800770e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007712:	6013      	str	r3, [r2, #0]
 8007714:	e013      	b.n	800773e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	4413      	add	r3, r2
 800771e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007722:	461a      	mov	r2, r3
 8007724:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007728:	6013      	str	r3, [r2, #0]
 800772a:	e008      	b.n	800773e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	015a      	lsls	r2, r3, #5
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	4413      	add	r3, r2
 8007734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007738:	461a      	mov	r2, r3
 800773a:	2300      	movs	r3, #0
 800773c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	015a      	lsls	r2, r3, #5
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	4413      	add	r3, r2
 8007746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800774a:	461a      	mov	r2, r3
 800774c:	2300      	movs	r3, #0
 800774e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	015a      	lsls	r2, r3, #5
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	4413      	add	r3, r2
 8007758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800775c:	461a      	mov	r2, r3
 800775e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007762:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	3301      	adds	r3, #1
 8007768:	613b      	str	r3, [r7, #16]
 800776a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776c:	693a      	ldr	r2, [r7, #16]
 800776e:	429a      	cmp	r2, r3
 8007770:	d3b7      	bcc.n	80076e2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007772:	2300      	movs	r3, #0
 8007774:	613b      	str	r3, [r7, #16]
 8007776:	e043      	b.n	8007800 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	015a      	lsls	r2, r3, #5
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	4413      	add	r3, r2
 8007780:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800778a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800778e:	d118      	bne.n	80077c2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d10a      	bne.n	80077ac <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	015a      	lsls	r2, r3, #5
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	4413      	add	r3, r2
 800779e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077a2:	461a      	mov	r2, r3
 80077a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80077a8:	6013      	str	r3, [r2, #0]
 80077aa:	e013      	b.n	80077d4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	015a      	lsls	r2, r3, #5
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	4413      	add	r3, r2
 80077b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077b8:	461a      	mov	r2, r3
 80077ba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80077be:	6013      	str	r3, [r2, #0]
 80077c0:	e008      	b.n	80077d4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	015a      	lsls	r2, r3, #5
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	4413      	add	r3, r2
 80077ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077ce:	461a      	mov	r2, r3
 80077d0:	2300      	movs	r3, #0
 80077d2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	015a      	lsls	r2, r3, #5
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	4413      	add	r3, r2
 80077dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077e0:	461a      	mov	r2, r3
 80077e2:	2300      	movs	r3, #0
 80077e4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	015a      	lsls	r2, r3, #5
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	4413      	add	r3, r2
 80077ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077f2:	461a      	mov	r2, r3
 80077f4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80077f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	3301      	adds	r3, #1
 80077fe:	613b      	str	r3, [r7, #16]
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	693a      	ldr	r2, [r7, #16]
 8007804:	429a      	cmp	r2, r3
 8007806:	d3b7      	bcc.n	8007778 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007816:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800781a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007828:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800782a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800782c:	2b00      	cmp	r3, #0
 800782e:	d105      	bne.n	800783c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	699b      	ldr	r3, [r3, #24]
 8007834:	f043 0210 	orr.w	r2, r3, #16
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	699a      	ldr	r2, [r3, #24]
 8007840:	4b0f      	ldr	r3, [pc, #60]	; (8007880 <USB_DevInit+0x2c4>)
 8007842:	4313      	orrs	r3, r2
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007848:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800784a:	2b00      	cmp	r3, #0
 800784c:	d005      	beq.n	800785a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	699b      	ldr	r3, [r3, #24]
 8007852:	f043 0208 	orr.w	r2, r3, #8
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800785a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800785c:	2b01      	cmp	r3, #1
 800785e:	d107      	bne.n	8007870 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	699b      	ldr	r3, [r3, #24]
 8007864:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007868:	f043 0304 	orr.w	r3, r3, #4
 800786c:	687a      	ldr	r2, [r7, #4]
 800786e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007870:	7dfb      	ldrb	r3, [r7, #23]
}
 8007872:	4618      	mov	r0, r3
 8007874:	3718      	adds	r7, #24
 8007876:	46bd      	mov	sp, r7
 8007878:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800787c:	b004      	add	sp, #16
 800787e:	4770      	bx	lr
 8007880:	803c3800 	.word	0x803c3800

08007884 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007884:	b480      	push	{r7}
 8007886:	b085      	sub	sp, #20
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800788e:	2300      	movs	r3, #0
 8007890:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	019b      	lsls	r3, r3, #6
 8007896:	f043 0220 	orr.w	r2, r3, #32
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	3301      	adds	r3, #1
 80078a2:	60fb      	str	r3, [r7, #12]
 80078a4:	4a08      	ldr	r2, [pc, #32]	; (80078c8 <USB_FlushTxFifo+0x44>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d901      	bls.n	80078ae <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e006      	b.n	80078bc <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	f003 0320 	and.w	r3, r3, #32
 80078b6:	2b20      	cmp	r3, #32
 80078b8:	d0f1      	beq.n	800789e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80078ba:	2300      	movs	r3, #0
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr
 80078c8:	00030d40 	.word	0x00030d40

080078cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b085      	sub	sp, #20
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80078d4:	2300      	movs	r3, #0
 80078d6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2210      	movs	r2, #16
 80078dc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	3301      	adds	r3, #1
 80078e2:	60fb      	str	r3, [r7, #12]
 80078e4:	4a08      	ldr	r2, [pc, #32]	; (8007908 <USB_FlushRxFifo+0x3c>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d901      	bls.n	80078ee <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80078ea:	2303      	movs	r3, #3
 80078ec:	e006      	b.n	80078fc <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	f003 0310 	and.w	r3, r3, #16
 80078f6:	2b10      	cmp	r3, #16
 80078f8:	d0f1      	beq.n	80078de <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3714      	adds	r7, #20
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr
 8007908:	00030d40 	.word	0x00030d40

0800790c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800790c:	b480      	push	{r7}
 800790e:	b085      	sub	sp, #20
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	460b      	mov	r3, r1
 8007916:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	78fb      	ldrb	r3, [r7, #3]
 8007926:	68f9      	ldr	r1, [r7, #12]
 8007928:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800792c:	4313      	orrs	r3, r2
 800792e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800793e:	b480      	push	{r7}
 8007940:	b087      	sub	sp, #28
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	f003 0306 	and.w	r3, r3, #6
 8007956:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d102      	bne.n	8007964 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800795e:	2300      	movs	r3, #0
 8007960:	75fb      	strb	r3, [r7, #23]
 8007962:	e00a      	b.n	800797a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2b02      	cmp	r3, #2
 8007968:	d002      	beq.n	8007970 <USB_GetDevSpeed+0x32>
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2b06      	cmp	r3, #6
 800796e:	d102      	bne.n	8007976 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007970:	2302      	movs	r3, #2
 8007972:	75fb      	strb	r3, [r7, #23]
 8007974:	e001      	b.n	800797a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007976:	230f      	movs	r3, #15
 8007978:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800797a:	7dfb      	ldrb	r3, [r7, #23]
}
 800797c:	4618      	mov	r0, r3
 800797e:	371c      	adds	r7, #28
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	785b      	ldrb	r3, [r3, #1]
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d13a      	bne.n	8007a1a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079aa:	69da      	ldr	r2, [r3, #28]
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	f003 030f 	and.w	r3, r3, #15
 80079b4:	2101      	movs	r1, #1
 80079b6:	fa01 f303 	lsl.w	r3, r1, r3
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	68f9      	ldr	r1, [r7, #12]
 80079be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80079c2:	4313      	orrs	r3, r2
 80079c4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	4413      	add	r3, r2
 80079ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d155      	bne.n	8007a88 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	015a      	lsls	r2, r3, #5
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	4413      	add	r3, r2
 80079e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	78db      	ldrb	r3, [r3, #3]
 80079f6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80079f8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	059b      	lsls	r3, r3, #22
 80079fe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007a00:	4313      	orrs	r3, r2
 8007a02:	68ba      	ldr	r2, [r7, #8]
 8007a04:	0151      	lsls	r1, r2, #5
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	440a      	add	r2, r1
 8007a0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a16:	6013      	str	r3, [r2, #0]
 8007a18:	e036      	b.n	8007a88 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a20:	69da      	ldr	r2, [r3, #28]
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	f003 030f 	and.w	r3, r3, #15
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8007a30:	041b      	lsls	r3, r3, #16
 8007a32:	68f9      	ldr	r1, [r7, #12]
 8007a34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	015a      	lsls	r2, r3, #5
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	4413      	add	r3, r2
 8007a44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d11a      	bne.n	8007a88 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	015a      	lsls	r2, r3, #5
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	4413      	add	r3, r2
 8007a5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	78db      	ldrb	r3, [r3, #3]
 8007a6c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007a6e:	430b      	orrs	r3, r1
 8007a70:	4313      	orrs	r3, r2
 8007a72:	68ba      	ldr	r2, [r7, #8]
 8007a74:	0151      	lsls	r1, r2, #5
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	440a      	add	r2, r1
 8007a7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a86:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007a88:	2300      	movs	r3, #0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3714      	adds	r7, #20
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr
	...

08007a98 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	785b      	ldrb	r3, [r3, #1]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d161      	bne.n	8007b78 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	015a      	lsls	r2, r3, #5
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	4413      	add	r3, r2
 8007abc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ac6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007aca:	d11f      	bne.n	8007b0c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	015a      	lsls	r2, r3, #5
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68ba      	ldr	r2, [r7, #8]
 8007adc:	0151      	lsls	r1, r2, #5
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	440a      	add	r2, r1
 8007ae2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ae6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007aea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	015a      	lsls	r2, r3, #5
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	4413      	add	r3, r2
 8007af4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	0151      	lsls	r1, r2, #5
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	440a      	add	r2, r1
 8007b02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b0a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	f003 030f 	and.w	r3, r3, #15
 8007b1c:	2101      	movs	r1, #1
 8007b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	43db      	mvns	r3, r3
 8007b26:	68f9      	ldr	r1, [r7, #12]
 8007b28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b36:	69da      	ldr	r2, [r3, #28]
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	f003 030f 	and.w	r3, r3, #15
 8007b40:	2101      	movs	r1, #1
 8007b42:	fa01 f303 	lsl.w	r3, r1, r3
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	43db      	mvns	r3, r3
 8007b4a:	68f9      	ldr	r1, [r7, #12]
 8007b4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b50:	4013      	ands	r3, r2
 8007b52:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	0159      	lsls	r1, r3, #5
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	440b      	add	r3, r1
 8007b6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b6e:	4619      	mov	r1, r3
 8007b70:	4b35      	ldr	r3, [pc, #212]	; (8007c48 <USB_DeactivateEndpoint+0x1b0>)
 8007b72:	4013      	ands	r3, r2
 8007b74:	600b      	str	r3, [r1, #0]
 8007b76:	e060      	b.n	8007c3a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	015a      	lsls	r2, r3, #5
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	4413      	add	r3, r2
 8007b80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b8e:	d11f      	bne.n	8007bd0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	015a      	lsls	r2, r3, #5
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	4413      	add	r3, r2
 8007b98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	68ba      	ldr	r2, [r7, #8]
 8007ba0:	0151      	lsls	r1, r2, #5
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	440a      	add	r2, r1
 8007ba6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007baa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007bae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	015a      	lsls	r2, r3, #5
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68ba      	ldr	r2, [r7, #8]
 8007bc0:	0151      	lsls	r1, r2, #5
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	440a      	add	r2, r1
 8007bc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007bca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007bce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	f003 030f 	and.w	r3, r3, #15
 8007be0:	2101      	movs	r1, #1
 8007be2:	fa01 f303 	lsl.w	r3, r1, r3
 8007be6:	041b      	lsls	r3, r3, #16
 8007be8:	43db      	mvns	r3, r3
 8007bea:	68f9      	ldr	r1, [r7, #12]
 8007bec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bfa:	69da      	ldr	r2, [r3, #28]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	f003 030f 	and.w	r3, r3, #15
 8007c04:	2101      	movs	r1, #1
 8007c06:	fa01 f303 	lsl.w	r3, r1, r3
 8007c0a:	041b      	lsls	r3, r3, #16
 8007c0c:	43db      	mvns	r3, r3
 8007c0e:	68f9      	ldr	r1, [r7, #12]
 8007c10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c14:	4013      	ands	r3, r2
 8007c16:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	015a      	lsls	r2, r3, #5
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	4413      	add	r3, r2
 8007c20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	0159      	lsls	r1, r3, #5
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	440b      	add	r3, r1
 8007c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c32:	4619      	mov	r1, r3
 8007c34:	4b05      	ldr	r3, [pc, #20]	; (8007c4c <USB_DeactivateEndpoint+0x1b4>)
 8007c36:	4013      	ands	r3, r2
 8007c38:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3714      	adds	r7, #20
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr
 8007c48:	ec337800 	.word	0xec337800
 8007c4c:	eff37800 	.word	0xeff37800

08007c50 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b08a      	sub	sp, #40	; 0x28
 8007c54:	af02      	add	r7, sp, #8
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	60b9      	str	r1, [r7, #8]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	785b      	ldrb	r3, [r3, #1]
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	f040 815c 	bne.w	8007f2a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	695b      	ldr	r3, [r3, #20]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d132      	bne.n	8007ce0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	015a      	lsls	r2, r3, #5
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	4413      	add	r3, r2
 8007c82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	69ba      	ldr	r2, [r7, #24]
 8007c8a:	0151      	lsls	r1, r2, #5
 8007c8c:	69fa      	ldr	r2, [r7, #28]
 8007c8e:	440a      	add	r2, r1
 8007c90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c94:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007c98:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007c9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	015a      	lsls	r2, r3, #5
 8007ca2:	69fb      	ldr	r3, [r7, #28]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	69ba      	ldr	r2, [r7, #24]
 8007cae:	0151      	lsls	r1, r2, #5
 8007cb0:	69fa      	ldr	r2, [r7, #28]
 8007cb2:	440a      	add	r2, r1
 8007cb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cb8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007cbc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	015a      	lsls	r2, r3, #5
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	4413      	add	r3, r2
 8007cc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	69ba      	ldr	r2, [r7, #24]
 8007cce:	0151      	lsls	r1, r2, #5
 8007cd0:	69fa      	ldr	r2, [r7, #28]
 8007cd2:	440a      	add	r2, r1
 8007cd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cd8:	0cdb      	lsrs	r3, r3, #19
 8007cda:	04db      	lsls	r3, r3, #19
 8007cdc:	6113      	str	r3, [r2, #16]
 8007cde:	e074      	b.n	8007dca <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	015a      	lsls	r2, r3, #5
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	4413      	add	r3, r2
 8007ce8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	69ba      	ldr	r2, [r7, #24]
 8007cf0:	0151      	lsls	r1, r2, #5
 8007cf2:	69fa      	ldr	r2, [r7, #28]
 8007cf4:	440a      	add	r2, r1
 8007cf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cfa:	0cdb      	lsrs	r3, r3, #19
 8007cfc:	04db      	lsls	r3, r3, #19
 8007cfe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d00:	69bb      	ldr	r3, [r7, #24]
 8007d02:	015a      	lsls	r2, r3, #5
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	4413      	add	r3, r2
 8007d08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	69ba      	ldr	r2, [r7, #24]
 8007d10:	0151      	lsls	r1, r2, #5
 8007d12:	69fa      	ldr	r2, [r7, #28]
 8007d14:	440a      	add	r2, r1
 8007d16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d1a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007d1e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007d22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	015a      	lsls	r2, r3, #5
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d30:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	6959      	ldr	r1, [r3, #20]
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	440b      	add	r3, r1
 8007d3c:	1e59      	subs	r1, r3, #1
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	fbb1 f3f3 	udiv	r3, r1, r3
 8007d46:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007d48:	4b9d      	ldr	r3, [pc, #628]	; (8007fc0 <USB_EPStartXfer+0x370>)
 8007d4a:	400b      	ands	r3, r1
 8007d4c:	69b9      	ldr	r1, [r7, #24]
 8007d4e:	0148      	lsls	r0, r1, #5
 8007d50:	69f9      	ldr	r1, [r7, #28]
 8007d52:	4401      	add	r1, r0
 8007d54:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	015a      	lsls	r2, r3, #5
 8007d60:	69fb      	ldr	r3, [r7, #28]
 8007d62:	4413      	add	r3, r2
 8007d64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d68:	691a      	ldr	r2, [r3, #16]
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d72:	69b9      	ldr	r1, [r7, #24]
 8007d74:	0148      	lsls	r0, r1, #5
 8007d76:	69f9      	ldr	r1, [r7, #28]
 8007d78:	4401      	add	r1, r0
 8007d7a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	78db      	ldrb	r3, [r3, #3]
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d11f      	bne.n	8007dca <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	015a      	lsls	r2, r3, #5
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	4413      	add	r3, r2
 8007d92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d96:	691b      	ldr	r3, [r3, #16]
 8007d98:	69ba      	ldr	r2, [r7, #24]
 8007d9a:	0151      	lsls	r1, r2, #5
 8007d9c:	69fa      	ldr	r2, [r7, #28]
 8007d9e:	440a      	add	r2, r1
 8007da0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007da4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007da8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007daa:	69bb      	ldr	r3, [r7, #24]
 8007dac:	015a      	lsls	r2, r3, #5
 8007dae:	69fb      	ldr	r3, [r7, #28]
 8007db0:	4413      	add	r3, r2
 8007db2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	69ba      	ldr	r2, [r7, #24]
 8007dba:	0151      	lsls	r1, r2, #5
 8007dbc:	69fa      	ldr	r2, [r7, #28]
 8007dbe:	440a      	add	r2, r1
 8007dc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007dc4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007dc8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007dca:	79fb      	ldrb	r3, [r7, #7]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d14b      	bne.n	8007e68 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	691b      	ldr	r3, [r3, #16]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d009      	beq.n	8007dec <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	015a      	lsls	r2, r3, #5
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	4413      	add	r3, r2
 8007de0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007de4:	461a      	mov	r2, r3
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	78db      	ldrb	r3, [r3, #3]
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d128      	bne.n	8007e46 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d110      	bne.n	8007e26 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007e04:	69bb      	ldr	r3, [r7, #24]
 8007e06:	015a      	lsls	r2, r3, #5
 8007e08:	69fb      	ldr	r3, [r7, #28]
 8007e0a:	4413      	add	r3, r2
 8007e0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	69ba      	ldr	r2, [r7, #24]
 8007e14:	0151      	lsls	r1, r2, #5
 8007e16:	69fa      	ldr	r2, [r7, #28]
 8007e18:	440a      	add	r2, r1
 8007e1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e1e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007e22:	6013      	str	r3, [r2, #0]
 8007e24:	e00f      	b.n	8007e46 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	015a      	lsls	r2, r3, #5
 8007e2a:	69fb      	ldr	r3, [r7, #28]
 8007e2c:	4413      	add	r3, r2
 8007e2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	69ba      	ldr	r2, [r7, #24]
 8007e36:	0151      	lsls	r1, r2, #5
 8007e38:	69fa      	ldr	r2, [r7, #28]
 8007e3a:	440a      	add	r2, r1
 8007e3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e44:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	015a      	lsls	r2, r3, #5
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	69ba      	ldr	r2, [r7, #24]
 8007e56:	0151      	lsls	r1, r2, #5
 8007e58:	69fa      	ldr	r2, [r7, #28]
 8007e5a:	440a      	add	r2, r1
 8007e5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e60:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e64:	6013      	str	r3, [r2, #0]
 8007e66:	e12f      	b.n	80080c8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	69fb      	ldr	r3, [r7, #28]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	0151      	lsls	r1, r2, #5
 8007e7a:	69fa      	ldr	r2, [r7, #28]
 8007e7c:	440a      	add	r2, r1
 8007e7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e82:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e86:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	78db      	ldrb	r3, [r3, #3]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d015      	beq.n	8007ebc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	695b      	ldr	r3, [r3, #20]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f000 8117 	beq.w	80080c8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ea0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	f003 030f 	and.w	r3, r3, #15
 8007eaa:	2101      	movs	r1, #1
 8007eac:	fa01 f303 	lsl.w	r3, r1, r3
 8007eb0:	69f9      	ldr	r1, [r7, #28]
 8007eb2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	634b      	str	r3, [r1, #52]	; 0x34
 8007eba:	e105      	b.n	80080c8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d110      	bne.n	8007eee <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	015a      	lsls	r2, r3, #5
 8007ed0:	69fb      	ldr	r3, [r7, #28]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	69ba      	ldr	r2, [r7, #24]
 8007edc:	0151      	lsls	r1, r2, #5
 8007ede:	69fa      	ldr	r2, [r7, #28]
 8007ee0:	440a      	add	r2, r1
 8007ee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ee6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007eea:	6013      	str	r3, [r2, #0]
 8007eec:	e00f      	b.n	8007f0e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	69ba      	ldr	r2, [r7, #24]
 8007efe:	0151      	lsls	r1, r2, #5
 8007f00:	69fa      	ldr	r2, [r7, #28]
 8007f02:	440a      	add	r2, r1
 8007f04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f0c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	68d9      	ldr	r1, [r3, #12]
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	781a      	ldrb	r2, [r3, #0]
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	695b      	ldr	r3, [r3, #20]
 8007f1a:	b298      	uxth	r0, r3
 8007f1c:	79fb      	ldrb	r3, [r7, #7]
 8007f1e:	9300      	str	r3, [sp, #0]
 8007f20:	4603      	mov	r3, r0
 8007f22:	68f8      	ldr	r0, [r7, #12]
 8007f24:	f000 fa2b 	bl	800837e <USB_WritePacket>
 8007f28:	e0ce      	b.n	80080c8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	015a      	lsls	r2, r3, #5
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	4413      	add	r3, r2
 8007f32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f36:	691b      	ldr	r3, [r3, #16]
 8007f38:	69ba      	ldr	r2, [r7, #24]
 8007f3a:	0151      	lsls	r1, r2, #5
 8007f3c:	69fa      	ldr	r2, [r7, #28]
 8007f3e:	440a      	add	r2, r1
 8007f40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f44:	0cdb      	lsrs	r3, r3, #19
 8007f46:	04db      	lsls	r3, r3, #19
 8007f48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	015a      	lsls	r2, r3, #5
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	4413      	add	r3, r2
 8007f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f56:	691b      	ldr	r3, [r3, #16]
 8007f58:	69ba      	ldr	r2, [r7, #24]
 8007f5a:	0151      	lsls	r1, r2, #5
 8007f5c:	69fa      	ldr	r2, [r7, #28]
 8007f5e:	440a      	add	r2, r1
 8007f60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f64:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007f68:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007f6c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	695b      	ldr	r3, [r3, #20]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d126      	bne.n	8007fc4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007f76:	69bb      	ldr	r3, [r7, #24]
 8007f78:	015a      	lsls	r2, r3, #5
 8007f7a:	69fb      	ldr	r3, [r7, #28]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f82:	691a      	ldr	r2, [r3, #16]
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f8c:	69b9      	ldr	r1, [r7, #24]
 8007f8e:	0148      	lsls	r0, r1, #5
 8007f90:	69f9      	ldr	r1, [r7, #28]
 8007f92:	4401      	add	r1, r0
 8007f94:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	69ba      	ldr	r2, [r7, #24]
 8007fac:	0151      	lsls	r1, r2, #5
 8007fae:	69fa      	ldr	r2, [r7, #28]
 8007fb0:	440a      	add	r2, r1
 8007fb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007fba:	6113      	str	r3, [r2, #16]
 8007fbc:	e036      	b.n	800802c <USB_EPStartXfer+0x3dc>
 8007fbe:	bf00      	nop
 8007fc0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	695a      	ldr	r2, [r3, #20]
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	4413      	add	r3, r2
 8007fce:	1e5a      	subs	r2, r3, #1
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fd8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	015a      	lsls	r2, r3, #5
 8007fde:	69fb      	ldr	r3, [r7, #28]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fe6:	691a      	ldr	r2, [r3, #16]
 8007fe8:	8afb      	ldrh	r3, [r7, #22]
 8007fea:	04d9      	lsls	r1, r3, #19
 8007fec:	4b39      	ldr	r3, [pc, #228]	; (80080d4 <USB_EPStartXfer+0x484>)
 8007fee:	400b      	ands	r3, r1
 8007ff0:	69b9      	ldr	r1, [r7, #24]
 8007ff2:	0148      	lsls	r0, r1, #5
 8007ff4:	69f9      	ldr	r1, [r7, #28]
 8007ff6:	4401      	add	r1, r0
 8007ff8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	015a      	lsls	r2, r3, #5
 8008004:	69fb      	ldr	r3, [r7, #28]
 8008006:	4413      	add	r3, r2
 8008008:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800800c:	691a      	ldr	r2, [r3, #16]
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	8af9      	ldrh	r1, [r7, #22]
 8008014:	fb01 f303 	mul.w	r3, r1, r3
 8008018:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800801c:	69b9      	ldr	r1, [r7, #24]
 800801e:	0148      	lsls	r0, r1, #5
 8008020:	69f9      	ldr	r1, [r7, #28]
 8008022:	4401      	add	r1, r0
 8008024:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008028:	4313      	orrs	r3, r2
 800802a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800802c:	79fb      	ldrb	r3, [r7, #7]
 800802e:	2b01      	cmp	r3, #1
 8008030:	d10d      	bne.n	800804e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d009      	beq.n	800804e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	68d9      	ldr	r1, [r3, #12]
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	015a      	lsls	r2, r3, #5
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	4413      	add	r3, r2
 8008046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800804a:	460a      	mov	r2, r1
 800804c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	78db      	ldrb	r3, [r3, #3]
 8008052:	2b01      	cmp	r3, #1
 8008054:	d128      	bne.n	80080a8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008062:	2b00      	cmp	r3, #0
 8008064:	d110      	bne.n	8008088 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	69fb      	ldr	r3, [r7, #28]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	69ba      	ldr	r2, [r7, #24]
 8008076:	0151      	lsls	r1, r2, #5
 8008078:	69fa      	ldr	r2, [r7, #28]
 800807a:	440a      	add	r2, r1
 800807c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008080:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008084:	6013      	str	r3, [r2, #0]
 8008086:	e00f      	b.n	80080a8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	015a      	lsls	r2, r3, #5
 800808c:	69fb      	ldr	r3, [r7, #28]
 800808e:	4413      	add	r3, r2
 8008090:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	69ba      	ldr	r2, [r7, #24]
 8008098:	0151      	lsls	r1, r2, #5
 800809a:	69fa      	ldr	r2, [r7, #28]
 800809c:	440a      	add	r2, r1
 800809e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80080a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080a6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	015a      	lsls	r2, r3, #5
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	4413      	add	r3, r2
 80080b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	69ba      	ldr	r2, [r7, #24]
 80080b8:	0151      	lsls	r1, r2, #5
 80080ba:	69fa      	ldr	r2, [r7, #28]
 80080bc:	440a      	add	r2, r1
 80080be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80080c2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3720      	adds	r7, #32
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	1ff80000 	.word	0x1ff80000

080080d8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80080d8:	b480      	push	{r7}
 80080da:	b087      	sub	sp, #28
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	4613      	mov	r3, r2
 80080e4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	785b      	ldrb	r3, [r3, #1]
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	f040 80cd 	bne.w	8008294 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d132      	bne.n	8008168 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	015a      	lsls	r2, r3, #5
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	4413      	add	r3, r2
 800810a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	693a      	ldr	r2, [r7, #16]
 8008112:	0151      	lsls	r1, r2, #5
 8008114:	697a      	ldr	r2, [r7, #20]
 8008116:	440a      	add	r2, r1
 8008118:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800811c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008120:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008124:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	015a      	lsls	r2, r3, #5
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	4413      	add	r3, r2
 800812e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	693a      	ldr	r2, [r7, #16]
 8008136:	0151      	lsls	r1, r2, #5
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	440a      	add	r2, r1
 800813c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008140:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008144:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	015a      	lsls	r2, r3, #5
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	4413      	add	r3, r2
 800814e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	693a      	ldr	r2, [r7, #16]
 8008156:	0151      	lsls	r1, r2, #5
 8008158:	697a      	ldr	r2, [r7, #20]
 800815a:	440a      	add	r2, r1
 800815c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008160:	0cdb      	lsrs	r3, r3, #19
 8008162:	04db      	lsls	r3, r3, #19
 8008164:	6113      	str	r3, [r2, #16]
 8008166:	e04e      	b.n	8008206 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	015a      	lsls	r2, r3, #5
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	4413      	add	r3, r2
 8008170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	693a      	ldr	r2, [r7, #16]
 8008178:	0151      	lsls	r1, r2, #5
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	440a      	add	r2, r1
 800817e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008182:	0cdb      	lsrs	r3, r3, #19
 8008184:	04db      	lsls	r3, r3, #19
 8008186:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	015a      	lsls	r2, r3, #5
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	4413      	add	r3, r2
 8008190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	693a      	ldr	r2, [r7, #16]
 8008198:	0151      	lsls	r1, r2, #5
 800819a:	697a      	ldr	r2, [r7, #20]
 800819c:	440a      	add	r2, r1
 800819e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80081a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80081aa:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	695a      	ldr	r2, [r3, #20]
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d903      	bls.n	80081c0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	689a      	ldr	r2, [r3, #8]
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	015a      	lsls	r2, r3, #5
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	4413      	add	r3, r2
 80081c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	693a      	ldr	r2, [r7, #16]
 80081d0:	0151      	lsls	r1, r2, #5
 80081d2:	697a      	ldr	r2, [r7, #20]
 80081d4:	440a      	add	r2, r1
 80081d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80081de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	015a      	lsls	r2, r3, #5
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	4413      	add	r3, r2
 80081e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081ec:	691a      	ldr	r2, [r3, #16]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	695b      	ldr	r3, [r3, #20]
 80081f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081f6:	6939      	ldr	r1, [r7, #16]
 80081f8:	0148      	lsls	r0, r1, #5
 80081fa:	6979      	ldr	r1, [r7, #20]
 80081fc:	4401      	add	r1, r0
 80081fe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008202:	4313      	orrs	r3, r2
 8008204:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008206:	79fb      	ldrb	r3, [r7, #7]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d11e      	bne.n	800824a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	691b      	ldr	r3, [r3, #16]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d009      	beq.n	8008228 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	4413      	add	r3, r2
 800821c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008220:	461a      	mov	r2, r3
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	015a      	lsls	r2, r3, #5
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	4413      	add	r3, r2
 8008230:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	693a      	ldr	r2, [r7, #16]
 8008238:	0151      	lsls	r1, r2, #5
 800823a:	697a      	ldr	r2, [r7, #20]
 800823c:	440a      	add	r2, r1
 800823e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008242:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008246:	6013      	str	r3, [r2, #0]
 8008248:	e092      	b.n	8008370 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	015a      	lsls	r2, r3, #5
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	4413      	add	r3, r2
 8008252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	693a      	ldr	r2, [r7, #16]
 800825a:	0151      	lsls	r1, r2, #5
 800825c:	697a      	ldr	r2, [r7, #20]
 800825e:	440a      	add	r2, r1
 8008260:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008264:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008268:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	695b      	ldr	r3, [r3, #20]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d07e      	beq.n	8008370 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008278:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	f003 030f 	and.w	r3, r3, #15
 8008282:	2101      	movs	r1, #1
 8008284:	fa01 f303 	lsl.w	r3, r1, r3
 8008288:	6979      	ldr	r1, [r7, #20]
 800828a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800828e:	4313      	orrs	r3, r2
 8008290:	634b      	str	r3, [r1, #52]	; 0x34
 8008292:	e06d      	b.n	8008370 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	015a      	lsls	r2, r3, #5
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	4413      	add	r3, r2
 800829c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	693a      	ldr	r2, [r7, #16]
 80082a4:	0151      	lsls	r1, r2, #5
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	440a      	add	r2, r1
 80082aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082ae:	0cdb      	lsrs	r3, r3, #19
 80082b0:	04db      	lsls	r3, r3, #19
 80082b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	015a      	lsls	r2, r3, #5
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	4413      	add	r3, r2
 80082bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	693a      	ldr	r2, [r7, #16]
 80082c4:	0151      	lsls	r1, r2, #5
 80082c6:	697a      	ldr	r2, [r7, #20]
 80082c8:	440a      	add	r2, r1
 80082ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80082d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80082d6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	695b      	ldr	r3, [r3, #20]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d003      	beq.n	80082e8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	689a      	ldr	r2, [r3, #8]
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	015a      	lsls	r2, r3, #5
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	4413      	add	r3, r2
 80082f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	693a      	ldr	r2, [r7, #16]
 80082f8:	0151      	lsls	r1, r2, #5
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	440a      	add	r2, r1
 80082fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008302:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008306:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	015a      	lsls	r2, r3, #5
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	4413      	add	r3, r2
 8008310:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008314:	691a      	ldr	r2, [r3, #16]
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800831e:	6939      	ldr	r1, [r7, #16]
 8008320:	0148      	lsls	r0, r1, #5
 8008322:	6979      	ldr	r1, [r7, #20]
 8008324:	4401      	add	r1, r0
 8008326:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800832a:	4313      	orrs	r3, r2
 800832c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800832e:	79fb      	ldrb	r3, [r7, #7]
 8008330:	2b01      	cmp	r3, #1
 8008332:	d10d      	bne.n	8008350 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d009      	beq.n	8008350 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	68d9      	ldr	r1, [r3, #12]
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	015a      	lsls	r2, r3, #5
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	4413      	add	r3, r2
 8008348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800834c:	460a      	mov	r2, r1
 800834e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	015a      	lsls	r2, r3, #5
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	4413      	add	r3, r2
 8008358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	693a      	ldr	r2, [r7, #16]
 8008360:	0151      	lsls	r1, r2, #5
 8008362:	697a      	ldr	r2, [r7, #20]
 8008364:	440a      	add	r2, r1
 8008366:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800836a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800836e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	4618      	mov	r0, r3
 8008374:	371c      	adds	r7, #28
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr

0800837e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800837e:	b480      	push	{r7}
 8008380:	b089      	sub	sp, #36	; 0x24
 8008382:	af00      	add	r7, sp, #0
 8008384:	60f8      	str	r0, [r7, #12]
 8008386:	60b9      	str	r1, [r7, #8]
 8008388:	4611      	mov	r1, r2
 800838a:	461a      	mov	r2, r3
 800838c:	460b      	mov	r3, r1
 800838e:	71fb      	strb	r3, [r7, #7]
 8008390:	4613      	mov	r3, r2
 8008392:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800839c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d123      	bne.n	80083ec <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80083a4:	88bb      	ldrh	r3, [r7, #4]
 80083a6:	3303      	adds	r3, #3
 80083a8:	089b      	lsrs	r3, r3, #2
 80083aa:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80083ac:	2300      	movs	r3, #0
 80083ae:	61bb      	str	r3, [r7, #24]
 80083b0:	e018      	b.n	80083e4 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80083b2:	79fb      	ldrb	r3, [r7, #7]
 80083b4:	031a      	lsls	r2, r3, #12
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	4413      	add	r3, r2
 80083ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083be:	461a      	mov	r2, r3
 80083c0:	69fb      	ldr	r3, [r7, #28]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	6013      	str	r3, [r2, #0]
      pSrc++;
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	3301      	adds	r3, #1
 80083ca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	3301      	adds	r3, #1
 80083d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80083d2:	69fb      	ldr	r3, [r7, #28]
 80083d4:	3301      	adds	r3, #1
 80083d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	3301      	adds	r3, #1
 80083dc:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80083de:	69bb      	ldr	r3, [r7, #24]
 80083e0:	3301      	adds	r3, #1
 80083e2:	61bb      	str	r3, [r7, #24]
 80083e4:	69ba      	ldr	r2, [r7, #24]
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d3e2      	bcc.n	80083b2 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3724      	adds	r7, #36	; 0x24
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr

080083fa <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80083fa:	b480      	push	{r7}
 80083fc:	b08b      	sub	sp, #44	; 0x2c
 80083fe:	af00      	add	r7, sp, #0
 8008400:	60f8      	str	r0, [r7, #12]
 8008402:	60b9      	str	r1, [r7, #8]
 8008404:	4613      	mov	r3, r2
 8008406:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008410:	88fb      	ldrh	r3, [r7, #6]
 8008412:	089b      	lsrs	r3, r3, #2
 8008414:	b29b      	uxth	r3, r3
 8008416:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008418:	88fb      	ldrh	r3, [r7, #6]
 800841a:	f003 0303 	and.w	r3, r3, #3
 800841e:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008420:	2300      	movs	r3, #0
 8008422:	623b      	str	r3, [r7, #32]
 8008424:	e014      	b.n	8008450 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008430:	601a      	str	r2, [r3, #0]
    pDest++;
 8008432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008434:	3301      	adds	r3, #1
 8008436:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843a:	3301      	adds	r3, #1
 800843c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800843e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008440:	3301      	adds	r3, #1
 8008442:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008446:	3301      	adds	r3, #1
 8008448:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800844a:	6a3b      	ldr	r3, [r7, #32]
 800844c:	3301      	adds	r3, #1
 800844e:	623b      	str	r3, [r7, #32]
 8008450:	6a3a      	ldr	r2, [r7, #32]
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	429a      	cmp	r2, r3
 8008456:	d3e6      	bcc.n	8008426 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008458:	8bfb      	ldrh	r3, [r7, #30]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d01e      	beq.n	800849c <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800845e:	2300      	movs	r3, #0
 8008460:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008468:	461a      	mov	r2, r3
 800846a:	f107 0310 	add.w	r3, r7, #16
 800846e:	6812      	ldr	r2, [r2, #0]
 8008470:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008472:	693a      	ldr	r2, [r7, #16]
 8008474:	6a3b      	ldr	r3, [r7, #32]
 8008476:	b2db      	uxtb	r3, r3
 8008478:	00db      	lsls	r3, r3, #3
 800847a:	fa22 f303 	lsr.w	r3, r2, r3
 800847e:	b2da      	uxtb	r2, r3
 8008480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008482:	701a      	strb	r2, [r3, #0]
      i++;
 8008484:	6a3b      	ldr	r3, [r7, #32]
 8008486:	3301      	adds	r3, #1
 8008488:	623b      	str	r3, [r7, #32]
      pDest++;
 800848a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848c:	3301      	adds	r3, #1
 800848e:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008490:	8bfb      	ldrh	r3, [r7, #30]
 8008492:	3b01      	subs	r3, #1
 8008494:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008496:	8bfb      	ldrh	r3, [r7, #30]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1ea      	bne.n	8008472 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800849c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800849e:	4618      	mov	r0, r3
 80084a0:	372c      	adds	r7, #44	; 0x2c
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr

080084aa <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80084aa:	b480      	push	{r7}
 80084ac:	b085      	sub	sp, #20
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
 80084b2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	785b      	ldrb	r3, [r3, #1]
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d12c      	bne.n	8008520 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	015a      	lsls	r2, r3, #5
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	4413      	add	r3, r2
 80084ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	db12      	blt.n	80084fe <USB_EPSetStall+0x54>
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00f      	beq.n	80084fe <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	015a      	lsls	r2, r3, #5
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	4413      	add	r3, r2
 80084e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	68ba      	ldr	r2, [r7, #8]
 80084ee:	0151      	lsls	r1, r2, #5
 80084f0:	68fa      	ldr	r2, [r7, #12]
 80084f2:	440a      	add	r2, r1
 80084f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084f8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80084fc:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	015a      	lsls	r2, r3, #5
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	4413      	add	r3, r2
 8008506:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	68ba      	ldr	r2, [r7, #8]
 800850e:	0151      	lsls	r1, r2, #5
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	440a      	add	r2, r1
 8008514:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008518:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800851c:	6013      	str	r3, [r2, #0]
 800851e:	e02b      	b.n	8008578 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	db12      	blt.n	8008558 <USB_EPSetStall+0xae>
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d00f      	beq.n	8008558 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	015a      	lsls	r2, r3, #5
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	4413      	add	r3, r2
 8008540:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	68ba      	ldr	r2, [r7, #8]
 8008548:	0151      	lsls	r1, r2, #5
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	440a      	add	r2, r1
 800854e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008552:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008556:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	015a      	lsls	r2, r3, #5
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	4413      	add	r3, r2
 8008560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	68ba      	ldr	r2, [r7, #8]
 8008568:	0151      	lsls	r1, r2, #5
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	440a      	add	r2, r1
 800856e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008572:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008576:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3714      	adds	r7, #20
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr

08008586 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008586:	b480      	push	{r7}
 8008588:	b085      	sub	sp, #20
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
 800858e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	781b      	ldrb	r3, [r3, #0]
 8008598:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	785b      	ldrb	r3, [r3, #1]
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d128      	bne.n	80085f4 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	015a      	lsls	r2, r3, #5
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	4413      	add	r3, r2
 80085aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	68ba      	ldr	r2, [r7, #8]
 80085b2:	0151      	lsls	r1, r2, #5
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	440a      	add	r2, r1
 80085b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80085c0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	78db      	ldrb	r3, [r3, #3]
 80085c6:	2b03      	cmp	r3, #3
 80085c8:	d003      	beq.n	80085d2 <USB_EPClearStall+0x4c>
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	78db      	ldrb	r3, [r3, #3]
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	d138      	bne.n	8008644 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	015a      	lsls	r2, r3, #5
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	4413      	add	r3, r2
 80085da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68ba      	ldr	r2, [r7, #8]
 80085e2:	0151      	lsls	r1, r2, #5
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	440a      	add	r2, r1
 80085e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085f0:	6013      	str	r3, [r2, #0]
 80085f2:	e027      	b.n	8008644 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	015a      	lsls	r2, r3, #5
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	4413      	add	r3, r2
 80085fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68ba      	ldr	r2, [r7, #8]
 8008604:	0151      	lsls	r1, r2, #5
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	440a      	add	r2, r1
 800860a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800860e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008612:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	78db      	ldrb	r3, [r3, #3]
 8008618:	2b03      	cmp	r3, #3
 800861a:	d003      	beq.n	8008624 <USB_EPClearStall+0x9e>
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	78db      	ldrb	r3, [r3, #3]
 8008620:	2b02      	cmp	r3, #2
 8008622:	d10f      	bne.n	8008644 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	015a      	lsls	r2, r3, #5
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	4413      	add	r3, r2
 800862c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	68ba      	ldr	r2, [r7, #8]
 8008634:	0151      	lsls	r1, r2, #5
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	440a      	add	r2, r1
 800863a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800863e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008642:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	3714      	adds	r7, #20
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr

08008652 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008652:	b480      	push	{r7}
 8008654:	b085      	sub	sp, #20
 8008656:	af00      	add	r7, sp, #0
 8008658:	6078      	str	r0, [r7, #4]
 800865a:	460b      	mov	r3, r1
 800865c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	68fa      	ldr	r2, [r7, #12]
 800866c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008670:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008674:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800867c:	681a      	ldr	r2, [r3, #0]
 800867e:	78fb      	ldrb	r3, [r7, #3]
 8008680:	011b      	lsls	r3, r3, #4
 8008682:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008686:	68f9      	ldr	r1, [r7, #12]
 8008688:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800868c:	4313      	orrs	r3, r2
 800868e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3714      	adds	r7, #20
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr

0800869e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800869e:	b480      	push	{r7}
 80086a0:	b085      	sub	sp, #20
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80086b8:	f023 0303 	bic.w	r3, r3, #3
 80086bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	68fa      	ldr	r2, [r7, #12]
 80086c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80086cc:	f023 0302 	bic.w	r3, r3, #2
 80086d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3714      	adds	r7, #20
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b085      	sub	sp, #20
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80086fa:	f023 0303 	bic.w	r3, r3, #3
 80086fe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	68fa      	ldr	r2, [r7, #12]
 800870a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800870e:	f043 0302 	orr.w	r3, r3, #2
 8008712:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3714      	adds	r7, #20
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr

08008722 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008722:	b480      	push	{r7}
 8008724:	b085      	sub	sp, #20
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	4013      	ands	r3, r2
 8008738:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800873a:	68fb      	ldr	r3, [r7, #12]
}
 800873c:	4618      	mov	r0, r3
 800873e:	3714      	adds	r7, #20
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008748:	b480      	push	{r7}
 800874a:	b085      	sub	sp, #20
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800875a:	699b      	ldr	r3, [r3, #24]
 800875c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008764:	69db      	ldr	r3, [r3, #28]
 8008766:	68ba      	ldr	r2, [r7, #8]
 8008768:	4013      	ands	r3, r2
 800876a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	0c1b      	lsrs	r3, r3, #16
}
 8008770:	4618      	mov	r0, r3
 8008772:	3714      	adds	r7, #20
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800878e:	699b      	ldr	r3, [r3, #24]
 8008790:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008798:	69db      	ldr	r3, [r3, #28]
 800879a:	68ba      	ldr	r2, [r7, #8]
 800879c:	4013      	ands	r3, r2
 800879e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	b29b      	uxth	r3, r3
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3714      	adds	r7, #20
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b085      	sub	sp, #20
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	460b      	mov	r3, r1
 80087ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80087c0:	78fb      	ldrb	r3, [r7, #3]
 80087c2:	015a      	lsls	r2, r3, #5
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	68ba      	ldr	r2, [r7, #8]
 80087da:	4013      	ands	r3, r2
 80087dc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80087de:	68bb      	ldr	r3, [r7, #8]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3714      	adds	r7, #20
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr

080087ec <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b087      	sub	sp, #28
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	460b      	mov	r3, r1
 80087f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008802:	691b      	ldr	r3, [r3, #16]
 8008804:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800880c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800880e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008810:	78fb      	ldrb	r3, [r7, #3]
 8008812:	f003 030f 	and.w	r3, r3, #15
 8008816:	68fa      	ldr	r2, [r7, #12]
 8008818:	fa22 f303 	lsr.w	r3, r2, r3
 800881c:	01db      	lsls	r3, r3, #7
 800881e:	b2db      	uxtb	r3, r3
 8008820:	693a      	ldr	r2, [r7, #16]
 8008822:	4313      	orrs	r3, r2
 8008824:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008826:	78fb      	ldrb	r3, [r7, #3]
 8008828:	015a      	lsls	r2, r3, #5
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	4413      	add	r3, r2
 800882e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	4013      	ands	r3, r2
 8008838:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800883a:	68bb      	ldr	r3, [r7, #8]
}
 800883c:	4618      	mov	r0, r3
 800883e:	371c      	adds	r7, #28
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	695b      	ldr	r3, [r3, #20]
 8008854:	f003 0301 	and.w	r3, r3, #1
}
 8008858:	4618      	mov	r0, r3
 800885a:	370c      	adds	r7, #12
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008864:	b480      	push	{r7}
 8008866:	b085      	sub	sp, #20
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800887e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008882:	f023 0307 	bic.w	r3, r3, #7
 8008886:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008896:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800889a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3714      	adds	r7, #20
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
	...

080088ac <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b087      	sub	sp, #28
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	60f8      	str	r0, [r7, #12]
 80088b4:	460b      	mov	r3, r1
 80088b6:	607a      	str	r2, [r7, #4]
 80088b8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	333c      	adds	r3, #60	; 0x3c
 80088c2:	3304      	adds	r3, #4
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	4a26      	ldr	r2, [pc, #152]	; (8008964 <USB_EP0_OutStart+0xb8>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d90a      	bls.n	80088e6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088e0:	d101      	bne.n	80088e6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80088e2:	2300      	movs	r3, #0
 80088e4:	e037      	b.n	8008956 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088ec:	461a      	mov	r2, r3
 80088ee:	2300      	movs	r3, #0
 80088f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088f8:	691b      	ldr	r3, [r3, #16]
 80088fa:	697a      	ldr	r2, [r7, #20]
 80088fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008900:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008904:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800890c:	691b      	ldr	r3, [r3, #16]
 800890e:	697a      	ldr	r2, [r7, #20]
 8008910:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008914:	f043 0318 	orr.w	r3, r3, #24
 8008918:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008920:	691b      	ldr	r3, [r3, #16]
 8008922:	697a      	ldr	r2, [r7, #20]
 8008924:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008928:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800892c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800892e:	7afb      	ldrb	r3, [r7, #11]
 8008930:	2b01      	cmp	r3, #1
 8008932:	d10f      	bne.n	8008954 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800893a:	461a      	mov	r2, r3
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	697a      	ldr	r2, [r7, #20]
 800894a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800894e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008952:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008954:	2300      	movs	r3, #0
}
 8008956:	4618      	mov	r0, r3
 8008958:	371c      	adds	r7, #28
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop
 8008964:	4f54300a 	.word	0x4f54300a

08008968 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008968:	b480      	push	{r7}
 800896a:	b085      	sub	sp, #20
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008970:	2300      	movs	r3, #0
 8008972:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	3301      	adds	r3, #1
 8008978:	60fb      	str	r3, [r7, #12]
 800897a:	4a13      	ldr	r2, [pc, #76]	; (80089c8 <USB_CoreReset+0x60>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d901      	bls.n	8008984 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8008980:	2303      	movs	r3, #3
 8008982:	e01a      	b.n	80089ba <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	2b00      	cmp	r3, #0
 800898a:	daf3      	bge.n	8008974 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800898c:	2300      	movs	r3, #0
 800898e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	691b      	ldr	r3, [r3, #16]
 8008994:	f043 0201 	orr.w	r2, r3, #1
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	3301      	adds	r3, #1
 80089a0:	60fb      	str	r3, [r7, #12]
 80089a2:	4a09      	ldr	r2, [pc, #36]	; (80089c8 <USB_CoreReset+0x60>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d901      	bls.n	80089ac <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80089a8:	2303      	movs	r3, #3
 80089aa:	e006      	b.n	80089ba <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	691b      	ldr	r3, [r3, #16]
 80089b0:	f003 0301 	and.w	r3, r3, #1
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d0f1      	beq.n	800899c <USB_CoreReset+0x34>

  return HAL_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr
 80089c6:	bf00      	nop
 80089c8:	00030d40 	.word	0x00030d40

080089cc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b084      	sub	sp, #16
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	460b      	mov	r3, r1
 80089d6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80089d8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80089dc:	f002 fa6e 	bl	800aebc <USBD_static_malloc>
 80089e0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d105      	bne.n	80089f4 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80089f0:	2302      	movs	r3, #2
 80089f2:	e066      	b.n	8008ac2 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	7c1b      	ldrb	r3, [r3, #16]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d119      	bne.n	8008a38 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008a04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a08:	2202      	movs	r2, #2
 8008a0a:	2181      	movs	r1, #129	; 0x81
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f002 f932 	bl	800ac76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2201      	movs	r2, #1
 8008a16:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008a18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a1c:	2202      	movs	r2, #2
 8008a1e:	2101      	movs	r1, #1
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f002 f928 	bl	800ac76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2210      	movs	r2, #16
 8008a32:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8008a36:	e016      	b.n	8008a66 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008a38:	2340      	movs	r3, #64	; 0x40
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	2181      	movs	r1, #129	; 0x81
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f002 f919 	bl	800ac76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008a4a:	2340      	movs	r3, #64	; 0x40
 8008a4c:	2202      	movs	r2, #2
 8008a4e:	2101      	movs	r1, #1
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f002 f910 	bl	800ac76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2210      	movs	r2, #16
 8008a62:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008a66:	2308      	movs	r3, #8
 8008a68:	2203      	movs	r2, #3
 8008a6a:	2182      	movs	r1, #130	; 0x82
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f002 f902 	bl	800ac76 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	7c1b      	ldrb	r3, [r3, #16]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d109      	bne.n	8008ab0 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008aa2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008aa6:	2101      	movs	r1, #1
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f002 f9d3 	bl	800ae54 <USBD_LL_PrepareReceive>
 8008aae:	e007      	b.n	8008ac0 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008ab6:	2340      	movs	r3, #64	; 0x40
 8008ab8:	2101      	movs	r1, #1
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f002 f9ca 	bl	800ae54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008aca:	b580      	push	{r7, lr}
 8008acc:	b082      	sub	sp, #8
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	6078      	str	r0, [r7, #4]
 8008ad2:	460b      	mov	r3, r1
 8008ad4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008ad6:	2181      	movs	r1, #129	; 0x81
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f002 f8f2 	bl	800acc2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f002 f8eb 	bl	800acc2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2200      	movs	r2, #0
 8008af0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008af4:	2182      	movs	r1, #130	; 0x82
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f002 f8e3 	bl	800acc2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00e      	beq.n	8008b34 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b26:	4618      	mov	r0, r3
 8008b28:	f002 f9d6 	bl	800aed8 <USBD_static_free>
    pdev->pClassData = NULL;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3708      	adds	r7, #8
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
	...

08008b40 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b086      	sub	sp, #24
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b50:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008b52:	2300      	movs	r3, #0
 8008b54:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008b56:	2300      	movs	r3, #0
 8008b58:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d101      	bne.n	8008b68 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8008b64:	2303      	movs	r3, #3
 8008b66:	e0af      	b.n	8008cc8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d03f      	beq.n	8008bf4 <USBD_CDC_Setup+0xb4>
 8008b74:	2b20      	cmp	r3, #32
 8008b76:	f040 809f 	bne.w	8008cb8 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	88db      	ldrh	r3, [r3, #6]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d02e      	beq.n	8008be0 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	781b      	ldrb	r3, [r3, #0]
 8008b86:	b25b      	sxtb	r3, r3
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	da16      	bge.n	8008bba <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	683a      	ldr	r2, [r7, #0]
 8008b96:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8008b98:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008b9a:	683a      	ldr	r2, [r7, #0]
 8008b9c:	88d2      	ldrh	r2, [r2, #6]
 8008b9e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	88db      	ldrh	r3, [r3, #6]
 8008ba4:	2b07      	cmp	r3, #7
 8008ba6:	bf28      	it	cs
 8008ba8:	2307      	movcs	r3, #7
 8008baa:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	89fa      	ldrh	r2, [r7, #14]
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f001 fb19 	bl	800a1ea <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8008bb8:	e085      	b.n	8008cc6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	785a      	ldrb	r2, [r3, #1]
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	88db      	ldrh	r3, [r3, #6]
 8008bc8:	b2da      	uxtb	r2, r3
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008bd0:	6939      	ldr	r1, [r7, #16]
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	88db      	ldrh	r3, [r3, #6]
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f001 fb32 	bl	800a242 <USBD_CtlPrepareRx>
      break;
 8008bde:	e072      	b.n	8008cc6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	683a      	ldr	r2, [r7, #0]
 8008bea:	7850      	ldrb	r0, [r2, #1]
 8008bec:	2200      	movs	r2, #0
 8008bee:	6839      	ldr	r1, [r7, #0]
 8008bf0:	4798      	blx	r3
      break;
 8008bf2:	e068      	b.n	8008cc6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	785b      	ldrb	r3, [r3, #1]
 8008bf8:	2b0b      	cmp	r3, #11
 8008bfa:	d852      	bhi.n	8008ca2 <USBD_CDC_Setup+0x162>
 8008bfc:	a201      	add	r2, pc, #4	; (adr r2, 8008c04 <USBD_CDC_Setup+0xc4>)
 8008bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c02:	bf00      	nop
 8008c04:	08008c35 	.word	0x08008c35
 8008c08:	08008cb1 	.word	0x08008cb1
 8008c0c:	08008ca3 	.word	0x08008ca3
 8008c10:	08008ca3 	.word	0x08008ca3
 8008c14:	08008ca3 	.word	0x08008ca3
 8008c18:	08008ca3 	.word	0x08008ca3
 8008c1c:	08008ca3 	.word	0x08008ca3
 8008c20:	08008ca3 	.word	0x08008ca3
 8008c24:	08008ca3 	.word	0x08008ca3
 8008c28:	08008ca3 	.word	0x08008ca3
 8008c2c:	08008c5f 	.word	0x08008c5f
 8008c30:	08008c89 	.word	0x08008c89
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	2b03      	cmp	r3, #3
 8008c3e:	d107      	bne.n	8008c50 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008c40:	f107 030a 	add.w	r3, r7, #10
 8008c44:	2202      	movs	r2, #2
 8008c46:	4619      	mov	r1, r3
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f001 face 	bl	800a1ea <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008c4e:	e032      	b.n	8008cb6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008c50:	6839      	ldr	r1, [r7, #0]
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f001 fa58 	bl	800a108 <USBD_CtlError>
            ret = USBD_FAIL;
 8008c58:	2303      	movs	r3, #3
 8008c5a:	75fb      	strb	r3, [r7, #23]
          break;
 8008c5c:	e02b      	b.n	8008cb6 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	2b03      	cmp	r3, #3
 8008c68:	d107      	bne.n	8008c7a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008c6a:	f107 030d 	add.w	r3, r7, #13
 8008c6e:	2201      	movs	r2, #1
 8008c70:	4619      	mov	r1, r3
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f001 fab9 	bl	800a1ea <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008c78:	e01d      	b.n	8008cb6 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008c7a:	6839      	ldr	r1, [r7, #0]
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f001 fa43 	bl	800a108 <USBD_CtlError>
            ret = USBD_FAIL;
 8008c82:	2303      	movs	r3, #3
 8008c84:	75fb      	strb	r3, [r7, #23]
          break;
 8008c86:	e016      	b.n	8008cb6 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c8e:	b2db      	uxtb	r3, r3
 8008c90:	2b03      	cmp	r3, #3
 8008c92:	d00f      	beq.n	8008cb4 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8008c94:	6839      	ldr	r1, [r7, #0]
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f001 fa36 	bl	800a108 <USBD_CtlError>
            ret = USBD_FAIL;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008ca0:	e008      	b.n	8008cb4 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008ca2:	6839      	ldr	r1, [r7, #0]
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f001 fa2f 	bl	800a108 <USBD_CtlError>
          ret = USBD_FAIL;
 8008caa:	2303      	movs	r3, #3
 8008cac:	75fb      	strb	r3, [r7, #23]
          break;
 8008cae:	e002      	b.n	8008cb6 <USBD_CDC_Setup+0x176>
          break;
 8008cb0:	bf00      	nop
 8008cb2:	e008      	b.n	8008cc6 <USBD_CDC_Setup+0x186>
          break;
 8008cb4:	bf00      	nop
      }
      break;
 8008cb6:	e006      	b.n	8008cc6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8008cb8:	6839      	ldr	r1, [r7, #0]
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f001 fa24 	bl	800a108 <USBD_CtlError>
      ret = USBD_FAIL;
 8008cc0:	2303      	movs	r3, #3
 8008cc2:	75fb      	strb	r3, [r7, #23]
      break;
 8008cc4:	bf00      	nop
  }

  return (uint8_t)ret;
 8008cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3718      	adds	r7, #24
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	460b      	mov	r3, r1
 8008cda:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008ce2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d101      	bne.n	8008cf2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008cee:	2303      	movs	r3, #3
 8008cf0:	e04f      	b.n	8008d92 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008cf8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008cfa:	78fa      	ldrb	r2, [r7, #3]
 8008cfc:	6879      	ldr	r1, [r7, #4]
 8008cfe:	4613      	mov	r3, r2
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	4413      	add	r3, r2
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	440b      	add	r3, r1
 8008d08:	3318      	adds	r3, #24
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d029      	beq.n	8008d64 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008d10:	78fa      	ldrb	r2, [r7, #3]
 8008d12:	6879      	ldr	r1, [r7, #4]
 8008d14:	4613      	mov	r3, r2
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	4413      	add	r3, r2
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	440b      	add	r3, r1
 8008d1e:	3318      	adds	r3, #24
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	78f9      	ldrb	r1, [r7, #3]
 8008d24:	68f8      	ldr	r0, [r7, #12]
 8008d26:	460b      	mov	r3, r1
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	1a5b      	subs	r3, r3, r1
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	4403      	add	r3, r0
 8008d30:	3344      	adds	r3, #68	; 0x44
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	fbb2 f1f3 	udiv	r1, r2, r3
 8008d38:	fb01 f303 	mul.w	r3, r1, r3
 8008d3c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d110      	bne.n	8008d64 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8008d42:	78fa      	ldrb	r2, [r7, #3]
 8008d44:	6879      	ldr	r1, [r7, #4]
 8008d46:	4613      	mov	r3, r2
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	4413      	add	r3, r2
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	440b      	add	r3, r1
 8008d50:	3318      	adds	r3, #24
 8008d52:	2200      	movs	r2, #0
 8008d54:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008d56:	78f9      	ldrb	r1, [r7, #3]
 8008d58:	2300      	movs	r3, #0
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	f002 f858 	bl	800ae12 <USBD_LL_Transmit>
 8008d62:	e015      	b.n	8008d90 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	2200      	movs	r2, #0
 8008d68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008d72:	691b      	ldr	r3, [r3, #16]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00b      	beq.n	8008d90 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008d7e:	691b      	ldr	r3, [r3, #16]
 8008d80:	68ba      	ldr	r2, [r7, #8]
 8008d82:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008d86:	68ba      	ldr	r2, [r7, #8]
 8008d88:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008d8c:	78fa      	ldrb	r2, [r7, #3]
 8008d8e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008d90:	2300      	movs	r3, #0
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3710      	adds	r7, #16
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}

08008d9a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b084      	sub	sp, #16
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
 8008da2:	460b      	mov	r3, r1
 8008da4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008dac:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d101      	bne.n	8008dbc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008db8:	2303      	movs	r3, #3
 8008dba:	e015      	b.n	8008de8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008dbc:	78fb      	ldrb	r3, [r7, #3]
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f002 f868 	bl	800ae96 <USBD_LL_GetRxDataSize>
 8008dc6:	4602      	mov	r2, r0
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	68fa      	ldr	r2, [r7, #12]
 8008dd8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008ddc:	68fa      	ldr	r2, [r7, #12]
 8008dde:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008de2:	4611      	mov	r1, r2
 8008de4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008de6:	2300      	movs	r3, #0
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3710      	adds	r7, #16
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}

08008df0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b084      	sub	sp, #16
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008dfe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d101      	bne.n	8008e0a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8008e06:	2303      	movs	r3, #3
 8008e08:	e01b      	b.n	8008e42 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d015      	beq.n	8008e40 <USBD_CDC_EP0_RxReady+0x50>
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008e1a:	2bff      	cmp	r3, #255	; 0xff
 8008e1c:	d010      	beq.n	8008e40 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	68fa      	ldr	r2, [r7, #12]
 8008e28:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008e2c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008e34:	b292      	uxth	r2, r2
 8008e36:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	22ff      	movs	r2, #255	; 0xff
 8008e3c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008e40:	2300      	movs	r3, #0
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3710      	adds	r7, #16
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
	...

08008e4c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2243      	movs	r2, #67	; 0x43
 8008e58:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008e5a:	4b03      	ldr	r3, [pc, #12]	; (8008e68 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	370c      	adds	r7, #12
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr
 8008e68:	200000a4 	.word	0x200000a4

08008e6c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2243      	movs	r2, #67	; 0x43
 8008e78:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008e7a:	4b03      	ldr	r3, [pc, #12]	; (8008e88 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr
 8008e88:	20000060 	.word	0x20000060

08008e8c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2243      	movs	r2, #67	; 0x43
 8008e98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008e9a:	4b03      	ldr	r3, [pc, #12]	; (8008ea8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr
 8008ea8:	200000e8 	.word	0x200000e8

08008eac <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	220a      	movs	r2, #10
 8008eb8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008eba:	4b03      	ldr	r3, [pc, #12]	; (8008ec8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	370c      	adds	r7, #12
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr
 8008ec8:	2000001c 	.word	0x2000001c

08008ecc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d101      	bne.n	8008ee0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008edc:	2303      	movs	r3, #3
 8008ede:	e004      	b.n	8008eea <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	683a      	ldr	r2, [r7, #0]
 8008ee4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	370c      	adds	r7, #12
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr

08008ef6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008ef6:	b480      	push	{r7}
 8008ef8:	b087      	sub	sp, #28
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	60f8      	str	r0, [r7, #12]
 8008efe:	60b9      	str	r1, [r7, #8]
 8008f00:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f08:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d101      	bne.n	8008f14 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008f10:	2303      	movs	r3, #3
 8008f12:	e008      	b.n	8008f26 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	68ba      	ldr	r2, [r7, #8]
 8008f18:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	371c      	adds	r7, #28
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr

08008f32 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008f32:	b480      	push	{r7}
 8008f34:	b085      	sub	sp, #20
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
 8008f3a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f42:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d101      	bne.n	8008f4e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008f4a:	2303      	movs	r3, #3
 8008f4c:	e004      	b.n	8008f58 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	683a      	ldr	r2, [r7, #0]
 8008f52:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008f56:	2300      	movs	r3, #0
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3714      	adds	r7, #20
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b084      	sub	sp, #16
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f72:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008f74:	2301      	movs	r3, #1
 8008f76:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d101      	bne.n	8008f86 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008f82:	2303      	movs	r3, #3
 8008f84:	e01a      	b.n	8008fbc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d114      	bne.n	8008fba <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008fae:	2181      	movs	r1, #129	; 0x81
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f001 ff2e 	bl	800ae12 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3710      	adds	r7, #16
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b084      	sub	sp, #16
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fd2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d101      	bne.n	8008fe2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008fde:	2303      	movs	r3, #3
 8008fe0:	e016      	b.n	8009010 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	7c1b      	ldrb	r3, [r3, #16]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d109      	bne.n	8008ffe <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008ff0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008ff4:	2101      	movs	r1, #1
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f001 ff2c 	bl	800ae54 <USBD_LL_PrepareReceive>
 8008ffc:	e007      	b.n	800900e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009004:	2340      	movs	r3, #64	; 0x40
 8009006:	2101      	movs	r1, #1
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f001 ff23 	bl	800ae54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3710      	adds	r7, #16
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b086      	sub	sp, #24
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	4613      	mov	r3, r2
 8009024:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d101      	bne.n	8009030 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800902c:	2303      	movs	r3, #3
 800902e:	e01f      	b.n	8009070 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2200      	movs	r2, #0
 8009034:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	2200      	movs	r2, #0
 800903c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2200      	movs	r2, #0
 8009044:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d003      	beq.n	8009056 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	68ba      	ldr	r2, [r7, #8]
 8009052:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	79fa      	ldrb	r2, [r7, #7]
 8009062:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009064:	68f8      	ldr	r0, [r7, #12]
 8009066:	f001 fd9f 	bl	800aba8 <USBD_LL_Init>
 800906a:	4603      	mov	r3, r0
 800906c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800906e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009070:	4618      	mov	r0, r3
 8009072:	3718      	adds	r7, #24
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b084      	sub	sp, #16
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009082:	2300      	movs	r3, #0
 8009084:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d101      	bne.n	8009090 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800908c:	2303      	movs	r3, #3
 800908e:	e016      	b.n	80090be <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800909e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d00b      	beq.n	80090bc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ac:	f107 020e 	add.w	r2, r7, #14
 80090b0:	4610      	mov	r0, r2
 80090b2:	4798      	blx	r3
 80090b4:	4602      	mov	r2, r0
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}

080090c6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80090c6:	b580      	push	{r7, lr}
 80090c8:	b082      	sub	sp, #8
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f001 fdb6 	bl	800ac40 <USBD_LL_Start>
 80090d4:	4603      	mov	r3, r0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3708      	adds	r7, #8
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80090de:	b480      	push	{r7}
 80090e0:	b083      	sub	sp, #12
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80090e6:	2300      	movs	r3, #0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	460b      	mov	r3, r1
 80090fe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009100:	2303      	movs	r3, #3
 8009102:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800910a:	2b00      	cmp	r3, #0
 800910c:	d009      	beq.n	8009122 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	78fa      	ldrb	r2, [r7, #3]
 8009118:	4611      	mov	r1, r2
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	4798      	blx	r3
 800911e:	4603      	mov	r3, r0
 8009120:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009122:	7bfb      	ldrb	r3, [r7, #15]
}
 8009124:	4618      	mov	r0, r3
 8009126:	3710      	adds	r7, #16
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	460b      	mov	r3, r1
 8009136:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800913e:	2b00      	cmp	r3, #0
 8009140:	d007      	beq.n	8009152 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	78fa      	ldrb	r2, [r7, #3]
 800914c:	4611      	mov	r1, r2
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	4798      	blx	r3
  }

  return USBD_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3708      	adds	r7, #8
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b084      	sub	sp, #16
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800916c:	6839      	ldr	r1, [r7, #0]
 800916e:	4618      	mov	r0, r3
 8009170:	f000 ff90 	bl	800a094 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2201      	movs	r2, #1
 8009178:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009182:	461a      	mov	r2, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009190:	f003 031f 	and.w	r3, r3, #31
 8009194:	2b02      	cmp	r3, #2
 8009196:	d01a      	beq.n	80091ce <USBD_LL_SetupStage+0x72>
 8009198:	2b02      	cmp	r3, #2
 800919a:	d822      	bhi.n	80091e2 <USBD_LL_SetupStage+0x86>
 800919c:	2b00      	cmp	r3, #0
 800919e:	d002      	beq.n	80091a6 <USBD_LL_SetupStage+0x4a>
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d00a      	beq.n	80091ba <USBD_LL_SetupStage+0x5e>
 80091a4:	e01d      	b.n	80091e2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091ac:	4619      	mov	r1, r3
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f000 fa62 	bl	8009678 <USBD_StdDevReq>
 80091b4:	4603      	mov	r3, r0
 80091b6:	73fb      	strb	r3, [r7, #15]
      break;
 80091b8:	e020      	b.n	80091fc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091c0:	4619      	mov	r1, r3
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fac6 	bl	8009754 <USBD_StdItfReq>
 80091c8:	4603      	mov	r3, r0
 80091ca:	73fb      	strb	r3, [r7, #15]
      break;
 80091cc:	e016      	b.n	80091fc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091d4:	4619      	mov	r1, r3
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 fb05 	bl	80097e6 <USBD_StdEPReq>
 80091dc:	4603      	mov	r3, r0
 80091de:	73fb      	strb	r3, [r7, #15]
      break;
 80091e0:	e00c      	b.n	80091fc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80091e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f001 fd85 	bl	800ad00 <USBD_LL_StallEP>
 80091f6:	4603      	mov	r3, r0
 80091f8:	73fb      	strb	r3, [r7, #15]
      break;
 80091fa:	bf00      	nop
  }

  return ret;
 80091fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3710      	adds	r7, #16
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}

08009206 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009206:	b580      	push	{r7, lr}
 8009208:	b086      	sub	sp, #24
 800920a:	af00      	add	r7, sp, #0
 800920c:	60f8      	str	r0, [r7, #12]
 800920e:	460b      	mov	r3, r1
 8009210:	607a      	str	r2, [r7, #4]
 8009212:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009214:	7afb      	ldrb	r3, [r7, #11]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d138      	bne.n	800928c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009220:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009228:	2b03      	cmp	r3, #3
 800922a:	d14a      	bne.n	80092c2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	689a      	ldr	r2, [r3, #8]
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	68db      	ldr	r3, [r3, #12]
 8009234:	429a      	cmp	r2, r3
 8009236:	d913      	bls.n	8009260 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	689a      	ldr	r2, [r3, #8]
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	68db      	ldr	r3, [r3, #12]
 8009240:	1ad2      	subs	r2, r2, r3
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	68da      	ldr	r2, [r3, #12]
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	4293      	cmp	r3, r2
 8009250:	bf28      	it	cs
 8009252:	4613      	movcs	r3, r2
 8009254:	461a      	mov	r2, r3
 8009256:	6879      	ldr	r1, [r7, #4]
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f001 f80f 	bl	800a27c <USBD_CtlContinueRx>
 800925e:	e030      	b.n	80092c2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009266:	b2db      	uxtb	r3, r3
 8009268:	2b03      	cmp	r3, #3
 800926a:	d10b      	bne.n	8009284 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009272:	691b      	ldr	r3, [r3, #16]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d005      	beq.n	8009284 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800927e:	691b      	ldr	r3, [r3, #16]
 8009280:	68f8      	ldr	r0, [r7, #12]
 8009282:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009284:	68f8      	ldr	r0, [r7, #12]
 8009286:	f001 f80a 	bl	800a29e <USBD_CtlSendStatus>
 800928a:	e01a      	b.n	80092c2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b03      	cmp	r3, #3
 8009296:	d114      	bne.n	80092c2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800929e:	699b      	ldr	r3, [r3, #24]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d00e      	beq.n	80092c2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092aa:	699b      	ldr	r3, [r3, #24]
 80092ac:	7afa      	ldrb	r2, [r7, #11]
 80092ae:	4611      	mov	r1, r2
 80092b0:	68f8      	ldr	r0, [r7, #12]
 80092b2:	4798      	blx	r3
 80092b4:	4603      	mov	r3, r0
 80092b6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80092b8:	7dfb      	ldrb	r3, [r7, #23]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d001      	beq.n	80092c2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80092be:	7dfb      	ldrb	r3, [r7, #23]
 80092c0:	e000      	b.n	80092c4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3718      	adds	r7, #24
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}

080092cc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b086      	sub	sp, #24
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	60f8      	str	r0, [r7, #12]
 80092d4:	460b      	mov	r3, r1
 80092d6:	607a      	str	r2, [r7, #4]
 80092d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80092da:	7afb      	ldrb	r3, [r7, #11]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d16b      	bne.n	80093b8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	3314      	adds	r3, #20
 80092e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80092ec:	2b02      	cmp	r3, #2
 80092ee:	d156      	bne.n	800939e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	689a      	ldr	r2, [r3, #8]
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	68db      	ldr	r3, [r3, #12]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d914      	bls.n	8009326 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	689a      	ldr	r2, [r3, #8]
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	1ad2      	subs	r2, r2, r3
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	461a      	mov	r2, r3
 8009310:	6879      	ldr	r1, [r7, #4]
 8009312:	68f8      	ldr	r0, [r7, #12]
 8009314:	f000 ff84 	bl	800a220 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009318:	2300      	movs	r3, #0
 800931a:	2200      	movs	r2, #0
 800931c:	2100      	movs	r1, #0
 800931e:	68f8      	ldr	r0, [r7, #12]
 8009320:	f001 fd98 	bl	800ae54 <USBD_LL_PrepareReceive>
 8009324:	e03b      	b.n	800939e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	68da      	ldr	r2, [r3, #12]
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	429a      	cmp	r2, r3
 8009330:	d11c      	bne.n	800936c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	685a      	ldr	r2, [r3, #4]
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800933a:	429a      	cmp	r2, r3
 800933c:	d316      	bcc.n	800936c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	685a      	ldr	r2, [r3, #4]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009348:	429a      	cmp	r2, r3
 800934a:	d20f      	bcs.n	800936c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800934c:	2200      	movs	r2, #0
 800934e:	2100      	movs	r1, #0
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f000 ff65 	bl	800a220 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2200      	movs	r2, #0
 800935a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800935e:	2300      	movs	r3, #0
 8009360:	2200      	movs	r2, #0
 8009362:	2100      	movs	r1, #0
 8009364:	68f8      	ldr	r0, [r7, #12]
 8009366:	f001 fd75 	bl	800ae54 <USBD_LL_PrepareReceive>
 800936a:	e018      	b.n	800939e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009372:	b2db      	uxtb	r3, r3
 8009374:	2b03      	cmp	r3, #3
 8009376:	d10b      	bne.n	8009390 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800937e:	68db      	ldr	r3, [r3, #12]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d005      	beq.n	8009390 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800938a:	68db      	ldr	r3, [r3, #12]
 800938c:	68f8      	ldr	r0, [r7, #12]
 800938e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009390:	2180      	movs	r1, #128	; 0x80
 8009392:	68f8      	ldr	r0, [r7, #12]
 8009394:	f001 fcb4 	bl	800ad00 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f000 ff93 	bl	800a2c4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d122      	bne.n	80093ee <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80093a8:	68f8      	ldr	r0, [r7, #12]
 80093aa:	f7ff fe98 	bl	80090de <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2200      	movs	r2, #0
 80093b2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80093b6:	e01a      	b.n	80093ee <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	2b03      	cmp	r3, #3
 80093c2:	d114      	bne.n	80093ee <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093ca:	695b      	ldr	r3, [r3, #20]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d00e      	beq.n	80093ee <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093d6:	695b      	ldr	r3, [r3, #20]
 80093d8:	7afa      	ldrb	r2, [r7, #11]
 80093da:	4611      	mov	r1, r2
 80093dc:	68f8      	ldr	r0, [r7, #12]
 80093de:	4798      	blx	r3
 80093e0:	4603      	mov	r3, r0
 80093e2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80093e4:	7dfb      	ldrb	r3, [r7, #23]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d001      	beq.n	80093ee <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80093ea:	7dfb      	ldrb	r3, [r7, #23]
 80093ec:	e000      	b.n	80093f0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80093ee:	2300      	movs	r3, #0
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3718      	adds	r7, #24
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2201      	movs	r2, #1
 8009404:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2200      	movs	r2, #0
 8009414:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009424:	2b00      	cmp	r3, #0
 8009426:	d101      	bne.n	800942c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8009428:	2303      	movs	r3, #3
 800942a:	e02f      	b.n	800948c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009432:	2b00      	cmp	r3, #0
 8009434:	d00f      	beq.n	8009456 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d009      	beq.n	8009456 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	6852      	ldr	r2, [r2, #4]
 800944e:	b2d2      	uxtb	r2, r2
 8009450:	4611      	mov	r1, r2
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009456:	2340      	movs	r3, #64	; 0x40
 8009458:	2200      	movs	r2, #0
 800945a:	2100      	movs	r1, #0
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f001 fc0a 	bl	800ac76 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2201      	movs	r2, #1
 8009466:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2240      	movs	r2, #64	; 0x40
 800946e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009472:	2340      	movs	r3, #64	; 0x40
 8009474:	2200      	movs	r2, #0
 8009476:	2180      	movs	r1, #128	; 0x80
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f001 fbfc 	bl	800ac76 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2201      	movs	r2, #1
 8009482:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2240      	movs	r2, #64	; 0x40
 8009488:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	3708      	adds	r7, #8
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009494:	b480      	push	{r7}
 8009496:	b083      	sub	sp, #12
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
 800949c:	460b      	mov	r3, r1
 800949e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	78fa      	ldrb	r2, [r7, #3]
 80094a4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80094a6:	2300      	movs	r3, #0
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	370c      	adds	r7, #12
 80094ac:	46bd      	mov	sp, r7
 80094ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b2:	4770      	bx	lr

080094b4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b083      	sub	sp, #12
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094c2:	b2da      	uxtb	r2, r3
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2204      	movs	r2, #4
 80094ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80094d2:	2300      	movs	r3, #0
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	370c      	adds	r7, #12
 80094d8:	46bd      	mov	sp, r7
 80094da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094de:	4770      	bx	lr

080094e0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b083      	sub	sp, #12
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094ee:	b2db      	uxtb	r3, r3
 80094f0:	2b04      	cmp	r3, #4
 80094f2:	d106      	bne.n	8009502 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80094fa:	b2da      	uxtb	r2, r3
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	370c      	adds	r7, #12
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr

08009510 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800951e:	2b00      	cmp	r3, #0
 8009520:	d101      	bne.n	8009526 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009522:	2303      	movs	r3, #3
 8009524:	e012      	b.n	800954c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800952c:	b2db      	uxtb	r3, r3
 800952e:	2b03      	cmp	r3, #3
 8009530:	d10b      	bne.n	800954a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009538:	69db      	ldr	r3, [r3, #28]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d005      	beq.n	800954a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009544:	69db      	ldr	r3, [r3, #28]
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800954a:	2300      	movs	r3, #0
}
 800954c:	4618      	mov	r0, r3
 800954e:	3708      	adds	r7, #8
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b082      	sub	sp, #8
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	460b      	mov	r3, r1
 800955e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009566:	2b00      	cmp	r3, #0
 8009568:	d101      	bne.n	800956e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800956a:	2303      	movs	r3, #3
 800956c:	e014      	b.n	8009598 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009574:	b2db      	uxtb	r3, r3
 8009576:	2b03      	cmp	r3, #3
 8009578:	d10d      	bne.n	8009596 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009580:	6a1b      	ldr	r3, [r3, #32]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d007      	beq.n	8009596 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800958c:	6a1b      	ldr	r3, [r3, #32]
 800958e:	78fa      	ldrb	r2, [r7, #3]
 8009590:	4611      	mov	r1, r2
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	3708      	adds	r7, #8
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b082      	sub	sp, #8
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	460b      	mov	r3, r1
 80095aa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80095b6:	2303      	movs	r3, #3
 80095b8:	e014      	b.n	80095e4 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b03      	cmp	r3, #3
 80095c4:	d10d      	bne.n	80095e2 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d007      	beq.n	80095e2 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095da:	78fa      	ldrb	r2, [r7, #3]
 80095dc:	4611      	mov	r1, r2
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80095e2:	2300      	movs	r3, #0
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3708      	adds	r7, #8
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	370c      	adds	r7, #12
 80095fa:	46bd      	mov	sp, r7
 80095fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009600:	4770      	bx	lr

08009602 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009602:	b580      	push	{r7, lr}
 8009604:	b082      	sub	sp, #8
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2201      	movs	r2, #1
 800960e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009618:	2b00      	cmp	r3, #0
 800961a:	d009      	beq.n	8009630 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	687a      	ldr	r2, [r7, #4]
 8009626:	6852      	ldr	r2, [r2, #4]
 8009628:	b2d2      	uxtb	r2, r2
 800962a:	4611      	mov	r1, r2
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	4798      	blx	r3
  }

  return USBD_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	3708      	adds	r7, #8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}

0800963a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800963a:	b480      	push	{r7}
 800963c:	b087      	sub	sp, #28
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	3301      	adds	r3, #1
 8009650:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	781b      	ldrb	r3, [r3, #0]
 8009656:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009658:	8a3b      	ldrh	r3, [r7, #16]
 800965a:	021b      	lsls	r3, r3, #8
 800965c:	b21a      	sxth	r2, r3
 800965e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009662:	4313      	orrs	r3, r2
 8009664:	b21b      	sxth	r3, r3
 8009666:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009668:	89fb      	ldrh	r3, [r7, #14]
}
 800966a:	4618      	mov	r0, r3
 800966c:	371c      	adds	r7, #28
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr
	...

08009678 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b084      	sub	sp, #16
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009682:	2300      	movs	r3, #0
 8009684:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	781b      	ldrb	r3, [r3, #0]
 800968a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800968e:	2b40      	cmp	r3, #64	; 0x40
 8009690:	d005      	beq.n	800969e <USBD_StdDevReq+0x26>
 8009692:	2b40      	cmp	r3, #64	; 0x40
 8009694:	d853      	bhi.n	800973e <USBD_StdDevReq+0xc6>
 8009696:	2b00      	cmp	r3, #0
 8009698:	d00b      	beq.n	80096b2 <USBD_StdDevReq+0x3a>
 800969a:	2b20      	cmp	r3, #32
 800969c:	d14f      	bne.n	800973e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	6839      	ldr	r1, [r7, #0]
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	4798      	blx	r3
 80096ac:	4603      	mov	r3, r0
 80096ae:	73fb      	strb	r3, [r7, #15]
      break;
 80096b0:	e04a      	b.n	8009748 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	785b      	ldrb	r3, [r3, #1]
 80096b6:	2b09      	cmp	r3, #9
 80096b8:	d83b      	bhi.n	8009732 <USBD_StdDevReq+0xba>
 80096ba:	a201      	add	r2, pc, #4	; (adr r2, 80096c0 <USBD_StdDevReq+0x48>)
 80096bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096c0:	08009715 	.word	0x08009715
 80096c4:	08009729 	.word	0x08009729
 80096c8:	08009733 	.word	0x08009733
 80096cc:	0800971f 	.word	0x0800971f
 80096d0:	08009733 	.word	0x08009733
 80096d4:	080096f3 	.word	0x080096f3
 80096d8:	080096e9 	.word	0x080096e9
 80096dc:	08009733 	.word	0x08009733
 80096e0:	0800970b 	.word	0x0800970b
 80096e4:	080096fd 	.word	0x080096fd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80096e8:	6839      	ldr	r1, [r7, #0]
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 f9de 	bl	8009aac <USBD_GetDescriptor>
          break;
 80096f0:	e024      	b.n	800973c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80096f2:	6839      	ldr	r1, [r7, #0]
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fb43 	bl	8009d80 <USBD_SetAddress>
          break;
 80096fa:	e01f      	b.n	800973c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80096fc:	6839      	ldr	r1, [r7, #0]
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fb82 	bl	8009e08 <USBD_SetConfig>
 8009704:	4603      	mov	r3, r0
 8009706:	73fb      	strb	r3, [r7, #15]
          break;
 8009708:	e018      	b.n	800973c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800970a:	6839      	ldr	r1, [r7, #0]
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 fc21 	bl	8009f54 <USBD_GetConfig>
          break;
 8009712:	e013      	b.n	800973c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009714:	6839      	ldr	r1, [r7, #0]
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 fc52 	bl	8009fc0 <USBD_GetStatus>
          break;
 800971c:	e00e      	b.n	800973c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800971e:	6839      	ldr	r1, [r7, #0]
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f000 fc81 	bl	800a028 <USBD_SetFeature>
          break;
 8009726:	e009      	b.n	800973c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009728:	6839      	ldr	r1, [r7, #0]
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 fc90 	bl	800a050 <USBD_ClrFeature>
          break;
 8009730:	e004      	b.n	800973c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009732:	6839      	ldr	r1, [r7, #0]
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fce7 	bl	800a108 <USBD_CtlError>
          break;
 800973a:	bf00      	nop
      }
      break;
 800973c:	e004      	b.n	8009748 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800973e:	6839      	ldr	r1, [r7, #0]
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 fce1 	bl	800a108 <USBD_CtlError>
      break;
 8009746:	bf00      	nop
  }

  return ret;
 8009748:	7bfb      	ldrb	r3, [r7, #15]
}
 800974a:	4618      	mov	r0, r3
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop

08009754 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800975e:	2300      	movs	r3, #0
 8009760:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800976a:	2b40      	cmp	r3, #64	; 0x40
 800976c:	d005      	beq.n	800977a <USBD_StdItfReq+0x26>
 800976e:	2b40      	cmp	r3, #64	; 0x40
 8009770:	d82f      	bhi.n	80097d2 <USBD_StdItfReq+0x7e>
 8009772:	2b00      	cmp	r3, #0
 8009774:	d001      	beq.n	800977a <USBD_StdItfReq+0x26>
 8009776:	2b20      	cmp	r3, #32
 8009778:	d12b      	bne.n	80097d2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009780:	b2db      	uxtb	r3, r3
 8009782:	3b01      	subs	r3, #1
 8009784:	2b02      	cmp	r3, #2
 8009786:	d81d      	bhi.n	80097c4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	889b      	ldrh	r3, [r3, #4]
 800978c:	b2db      	uxtb	r3, r3
 800978e:	2b01      	cmp	r3, #1
 8009790:	d813      	bhi.n	80097ba <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009798:	689b      	ldr	r3, [r3, #8]
 800979a:	6839      	ldr	r1, [r7, #0]
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	4798      	blx	r3
 80097a0:	4603      	mov	r3, r0
 80097a2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	88db      	ldrh	r3, [r3, #6]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d110      	bne.n	80097ce <USBD_StdItfReq+0x7a>
 80097ac:	7bfb      	ldrb	r3, [r7, #15]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d10d      	bne.n	80097ce <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 fd73 	bl	800a29e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80097b8:	e009      	b.n	80097ce <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 fca3 	bl	800a108 <USBD_CtlError>
          break;
 80097c2:	e004      	b.n	80097ce <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80097c4:	6839      	ldr	r1, [r7, #0]
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 fc9e 	bl	800a108 <USBD_CtlError>
          break;
 80097cc:	e000      	b.n	80097d0 <USBD_StdItfReq+0x7c>
          break;
 80097ce:	bf00      	nop
      }
      break;
 80097d0:	e004      	b.n	80097dc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80097d2:	6839      	ldr	r1, [r7, #0]
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f000 fc97 	bl	800a108 <USBD_CtlError>
      break;
 80097da:	bf00      	nop
  }

  return ret;
 80097dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}

080097e6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097e6:	b580      	push	{r7, lr}
 80097e8:	b084      	sub	sp, #16
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
 80097ee:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80097f0:	2300      	movs	r3, #0
 80097f2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	889b      	ldrh	r3, [r3, #4]
 80097f8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	781b      	ldrb	r3, [r3, #0]
 80097fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009802:	2b40      	cmp	r3, #64	; 0x40
 8009804:	d007      	beq.n	8009816 <USBD_StdEPReq+0x30>
 8009806:	2b40      	cmp	r3, #64	; 0x40
 8009808:	f200 8145 	bhi.w	8009a96 <USBD_StdEPReq+0x2b0>
 800980c:	2b00      	cmp	r3, #0
 800980e:	d00c      	beq.n	800982a <USBD_StdEPReq+0x44>
 8009810:	2b20      	cmp	r3, #32
 8009812:	f040 8140 	bne.w	8009a96 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	6839      	ldr	r1, [r7, #0]
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	4798      	blx	r3
 8009824:	4603      	mov	r3, r0
 8009826:	73fb      	strb	r3, [r7, #15]
      break;
 8009828:	e13a      	b.n	8009aa0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	785b      	ldrb	r3, [r3, #1]
 800982e:	2b03      	cmp	r3, #3
 8009830:	d007      	beq.n	8009842 <USBD_StdEPReq+0x5c>
 8009832:	2b03      	cmp	r3, #3
 8009834:	f300 8129 	bgt.w	8009a8a <USBD_StdEPReq+0x2a4>
 8009838:	2b00      	cmp	r3, #0
 800983a:	d07f      	beq.n	800993c <USBD_StdEPReq+0x156>
 800983c:	2b01      	cmp	r3, #1
 800983e:	d03c      	beq.n	80098ba <USBD_StdEPReq+0xd4>
 8009840:	e123      	b.n	8009a8a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009848:	b2db      	uxtb	r3, r3
 800984a:	2b02      	cmp	r3, #2
 800984c:	d002      	beq.n	8009854 <USBD_StdEPReq+0x6e>
 800984e:	2b03      	cmp	r3, #3
 8009850:	d016      	beq.n	8009880 <USBD_StdEPReq+0x9a>
 8009852:	e02c      	b.n	80098ae <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009854:	7bbb      	ldrb	r3, [r7, #14]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d00d      	beq.n	8009876 <USBD_StdEPReq+0x90>
 800985a:	7bbb      	ldrb	r3, [r7, #14]
 800985c:	2b80      	cmp	r3, #128	; 0x80
 800985e:	d00a      	beq.n	8009876 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009860:	7bbb      	ldrb	r3, [r7, #14]
 8009862:	4619      	mov	r1, r3
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f001 fa4b 	bl	800ad00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800986a:	2180      	movs	r1, #128	; 0x80
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f001 fa47 	bl	800ad00 <USBD_LL_StallEP>
 8009872:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009874:	e020      	b.n	80098b8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8009876:	6839      	ldr	r1, [r7, #0]
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f000 fc45 	bl	800a108 <USBD_CtlError>
              break;
 800987e:	e01b      	b.n	80098b8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	885b      	ldrh	r3, [r3, #2]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10e      	bne.n	80098a6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009888:	7bbb      	ldrb	r3, [r7, #14]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00b      	beq.n	80098a6 <USBD_StdEPReq+0xc0>
 800988e:	7bbb      	ldrb	r3, [r7, #14]
 8009890:	2b80      	cmp	r3, #128	; 0x80
 8009892:	d008      	beq.n	80098a6 <USBD_StdEPReq+0xc0>
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	88db      	ldrh	r3, [r3, #6]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d104      	bne.n	80098a6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800989c:	7bbb      	ldrb	r3, [r7, #14]
 800989e:	4619      	mov	r1, r3
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f001 fa2d 	bl	800ad00 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 fcf9 	bl	800a29e <USBD_CtlSendStatus>

              break;
 80098ac:	e004      	b.n	80098b8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80098ae:	6839      	ldr	r1, [r7, #0]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fc29 	bl	800a108 <USBD_CtlError>
              break;
 80098b6:	bf00      	nop
          }
          break;
 80098b8:	e0ec      	b.n	8009a94 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	2b02      	cmp	r3, #2
 80098c4:	d002      	beq.n	80098cc <USBD_StdEPReq+0xe6>
 80098c6:	2b03      	cmp	r3, #3
 80098c8:	d016      	beq.n	80098f8 <USBD_StdEPReq+0x112>
 80098ca:	e030      	b.n	800992e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80098cc:	7bbb      	ldrb	r3, [r7, #14]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d00d      	beq.n	80098ee <USBD_StdEPReq+0x108>
 80098d2:	7bbb      	ldrb	r3, [r7, #14]
 80098d4:	2b80      	cmp	r3, #128	; 0x80
 80098d6:	d00a      	beq.n	80098ee <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80098d8:	7bbb      	ldrb	r3, [r7, #14]
 80098da:	4619      	mov	r1, r3
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f001 fa0f 	bl	800ad00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80098e2:	2180      	movs	r1, #128	; 0x80
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f001 fa0b 	bl	800ad00 <USBD_LL_StallEP>
 80098ea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80098ec:	e025      	b.n	800993a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80098ee:	6839      	ldr	r1, [r7, #0]
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 fc09 	bl	800a108 <USBD_CtlError>
              break;
 80098f6:	e020      	b.n	800993a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	885b      	ldrh	r3, [r3, #2]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d11b      	bne.n	8009938 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009900:	7bbb      	ldrb	r3, [r7, #14]
 8009902:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009906:	2b00      	cmp	r3, #0
 8009908:	d004      	beq.n	8009914 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800990a:	7bbb      	ldrb	r3, [r7, #14]
 800990c:	4619      	mov	r1, r3
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f001 fa15 	bl	800ad3e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 fcc2 	bl	800a29e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	6839      	ldr	r1, [r7, #0]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	4798      	blx	r3
 8009928:	4603      	mov	r3, r0
 800992a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800992c:	e004      	b.n	8009938 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800992e:	6839      	ldr	r1, [r7, #0]
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 fbe9 	bl	800a108 <USBD_CtlError>
              break;
 8009936:	e000      	b.n	800993a <USBD_StdEPReq+0x154>
              break;
 8009938:	bf00      	nop
          }
          break;
 800993a:	e0ab      	b.n	8009a94 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009942:	b2db      	uxtb	r3, r3
 8009944:	2b02      	cmp	r3, #2
 8009946:	d002      	beq.n	800994e <USBD_StdEPReq+0x168>
 8009948:	2b03      	cmp	r3, #3
 800994a:	d032      	beq.n	80099b2 <USBD_StdEPReq+0x1cc>
 800994c:	e097      	b.n	8009a7e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800994e:	7bbb      	ldrb	r3, [r7, #14]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d007      	beq.n	8009964 <USBD_StdEPReq+0x17e>
 8009954:	7bbb      	ldrb	r3, [r7, #14]
 8009956:	2b80      	cmp	r3, #128	; 0x80
 8009958:	d004      	beq.n	8009964 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800995a:	6839      	ldr	r1, [r7, #0]
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f000 fbd3 	bl	800a108 <USBD_CtlError>
                break;
 8009962:	e091      	b.n	8009a88 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009964:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009968:	2b00      	cmp	r3, #0
 800996a:	da0b      	bge.n	8009984 <USBD_StdEPReq+0x19e>
 800996c:	7bbb      	ldrb	r3, [r7, #14]
 800996e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009972:	4613      	mov	r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	4413      	add	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	3310      	adds	r3, #16
 800997c:	687a      	ldr	r2, [r7, #4]
 800997e:	4413      	add	r3, r2
 8009980:	3304      	adds	r3, #4
 8009982:	e00b      	b.n	800999c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009984:	7bbb      	ldrb	r3, [r7, #14]
 8009986:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800998a:	4613      	mov	r3, r2
 800998c:	009b      	lsls	r3, r3, #2
 800998e:	4413      	add	r3, r2
 8009990:	009b      	lsls	r3, r3, #2
 8009992:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009996:	687a      	ldr	r2, [r7, #4]
 8009998:	4413      	add	r3, r2
 800999a:	3304      	adds	r3, #4
 800999c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	2200      	movs	r2, #0
 80099a2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	2202      	movs	r2, #2
 80099a8:	4619      	mov	r1, r3
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 fc1d 	bl	800a1ea <USBD_CtlSendData>
              break;
 80099b0:	e06a      	b.n	8009a88 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80099b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	da11      	bge.n	80099de <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80099ba:	7bbb      	ldrb	r3, [r7, #14]
 80099bc:	f003 020f 	and.w	r2, r3, #15
 80099c0:	6879      	ldr	r1, [r7, #4]
 80099c2:	4613      	mov	r3, r2
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	4413      	add	r3, r2
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	440b      	add	r3, r1
 80099cc:	3324      	adds	r3, #36	; 0x24
 80099ce:	881b      	ldrh	r3, [r3, #0]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d117      	bne.n	8009a04 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80099d4:	6839      	ldr	r1, [r7, #0]
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 fb96 	bl	800a108 <USBD_CtlError>
                  break;
 80099dc:	e054      	b.n	8009a88 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80099de:	7bbb      	ldrb	r3, [r7, #14]
 80099e0:	f003 020f 	and.w	r2, r3, #15
 80099e4:	6879      	ldr	r1, [r7, #4]
 80099e6:	4613      	mov	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4413      	add	r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	440b      	add	r3, r1
 80099f0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80099f4:	881b      	ldrh	r3, [r3, #0]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d104      	bne.n	8009a04 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80099fa:	6839      	ldr	r1, [r7, #0]
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 fb83 	bl	800a108 <USBD_CtlError>
                  break;
 8009a02:	e041      	b.n	8009a88 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	da0b      	bge.n	8009a24 <USBD_StdEPReq+0x23e>
 8009a0c:	7bbb      	ldrb	r3, [r7, #14]
 8009a0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a12:	4613      	mov	r3, r2
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	4413      	add	r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	3310      	adds	r3, #16
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	4413      	add	r3, r2
 8009a20:	3304      	adds	r3, #4
 8009a22:	e00b      	b.n	8009a3c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a24:	7bbb      	ldrb	r3, [r7, #14]
 8009a26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	4413      	add	r3, r2
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	4413      	add	r3, r2
 8009a3a:	3304      	adds	r3, #4
 8009a3c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009a3e:	7bbb      	ldrb	r3, [r7, #14]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d002      	beq.n	8009a4a <USBD_StdEPReq+0x264>
 8009a44:	7bbb      	ldrb	r3, [r7, #14]
 8009a46:	2b80      	cmp	r3, #128	; 0x80
 8009a48:	d103      	bne.n	8009a52 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	601a      	str	r2, [r3, #0]
 8009a50:	e00e      	b.n	8009a70 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009a52:	7bbb      	ldrb	r3, [r7, #14]
 8009a54:	4619      	mov	r1, r3
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f001 f990 	bl	800ad7c <USBD_LL_IsStallEP>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d003      	beq.n	8009a6a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	2201      	movs	r2, #1
 8009a66:	601a      	str	r2, [r3, #0]
 8009a68:	e002      	b.n	8009a70 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	2202      	movs	r2, #2
 8009a74:	4619      	mov	r1, r3
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f000 fbb7 	bl	800a1ea <USBD_CtlSendData>
              break;
 8009a7c:	e004      	b.n	8009a88 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8009a7e:	6839      	ldr	r1, [r7, #0]
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 fb41 	bl	800a108 <USBD_CtlError>
              break;
 8009a86:	bf00      	nop
          }
          break;
 8009a88:	e004      	b.n	8009a94 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8009a8a:	6839      	ldr	r1, [r7, #0]
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 fb3b 	bl	800a108 <USBD_CtlError>
          break;
 8009a92:	bf00      	nop
      }
      break;
 8009a94:	e004      	b.n	8009aa0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8009a96:	6839      	ldr	r1, [r7, #0]
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f000 fb35 	bl	800a108 <USBD_CtlError>
      break;
 8009a9e:	bf00      	nop
  }

  return ret;
 8009aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3710      	adds	r7, #16
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
	...

08009aac <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009aba:	2300      	movs	r3, #0
 8009abc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	885b      	ldrh	r3, [r3, #2]
 8009ac6:	0a1b      	lsrs	r3, r3, #8
 8009ac8:	b29b      	uxth	r3, r3
 8009aca:	3b01      	subs	r3, #1
 8009acc:	2b06      	cmp	r3, #6
 8009ace:	f200 8128 	bhi.w	8009d22 <USBD_GetDescriptor+0x276>
 8009ad2:	a201      	add	r2, pc, #4	; (adr r2, 8009ad8 <USBD_GetDescriptor+0x2c>)
 8009ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad8:	08009af5 	.word	0x08009af5
 8009adc:	08009b0d 	.word	0x08009b0d
 8009ae0:	08009b4d 	.word	0x08009b4d
 8009ae4:	08009d23 	.word	0x08009d23
 8009ae8:	08009d23 	.word	0x08009d23
 8009aec:	08009cc3 	.word	0x08009cc3
 8009af0:	08009cef 	.word	0x08009cef
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	7c12      	ldrb	r2, [r2, #16]
 8009b00:	f107 0108 	add.w	r1, r7, #8
 8009b04:	4610      	mov	r0, r2
 8009b06:	4798      	blx	r3
 8009b08:	60f8      	str	r0, [r7, #12]
      break;
 8009b0a:	e112      	b.n	8009d32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	7c1b      	ldrb	r3, [r3, #16]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d10d      	bne.n	8009b30 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b1c:	f107 0208 	add.w	r2, r7, #8
 8009b20:	4610      	mov	r0, r2
 8009b22:	4798      	blx	r3
 8009b24:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	2202      	movs	r2, #2
 8009b2c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009b2e:	e100      	b.n	8009d32 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b38:	f107 0208 	add.w	r2, r7, #8
 8009b3c:	4610      	mov	r0, r2
 8009b3e:	4798      	blx	r3
 8009b40:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	3301      	adds	r3, #1
 8009b46:	2202      	movs	r2, #2
 8009b48:	701a      	strb	r2, [r3, #0]
      break;
 8009b4a:	e0f2      	b.n	8009d32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	885b      	ldrh	r3, [r3, #2]
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	2b05      	cmp	r3, #5
 8009b54:	f200 80ac 	bhi.w	8009cb0 <USBD_GetDescriptor+0x204>
 8009b58:	a201      	add	r2, pc, #4	; (adr r2, 8009b60 <USBD_GetDescriptor+0xb4>)
 8009b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b5e:	bf00      	nop
 8009b60:	08009b79 	.word	0x08009b79
 8009b64:	08009bad 	.word	0x08009bad
 8009b68:	08009be1 	.word	0x08009be1
 8009b6c:	08009c15 	.word	0x08009c15
 8009b70:	08009c49 	.word	0x08009c49
 8009b74:	08009c7d 	.word	0x08009c7d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b7e:	685b      	ldr	r3, [r3, #4]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d00b      	beq.n	8009b9c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	7c12      	ldrb	r2, [r2, #16]
 8009b90:	f107 0108 	add.w	r1, r7, #8
 8009b94:	4610      	mov	r0, r2
 8009b96:	4798      	blx	r3
 8009b98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b9a:	e091      	b.n	8009cc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b9c:	6839      	ldr	r1, [r7, #0]
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f000 fab2 	bl	800a108 <USBD_CtlError>
            err++;
 8009ba4:	7afb      	ldrb	r3, [r7, #11]
 8009ba6:	3301      	adds	r3, #1
 8009ba8:	72fb      	strb	r3, [r7, #11]
          break;
 8009baa:	e089      	b.n	8009cc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bb2:	689b      	ldr	r3, [r3, #8]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d00b      	beq.n	8009bd0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	7c12      	ldrb	r2, [r2, #16]
 8009bc4:	f107 0108 	add.w	r1, r7, #8
 8009bc8:	4610      	mov	r0, r2
 8009bca:	4798      	blx	r3
 8009bcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bce:	e077      	b.n	8009cc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bd0:	6839      	ldr	r1, [r7, #0]
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 fa98 	bl	800a108 <USBD_CtlError>
            err++;
 8009bd8:	7afb      	ldrb	r3, [r7, #11]
 8009bda:	3301      	adds	r3, #1
 8009bdc:	72fb      	strb	r3, [r7, #11]
          break;
 8009bde:	e06f      	b.n	8009cc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009be6:	68db      	ldr	r3, [r3, #12]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d00b      	beq.n	8009c04 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bf2:	68db      	ldr	r3, [r3, #12]
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	7c12      	ldrb	r2, [r2, #16]
 8009bf8:	f107 0108 	add.w	r1, r7, #8
 8009bfc:	4610      	mov	r0, r2
 8009bfe:	4798      	blx	r3
 8009c00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c02:	e05d      	b.n	8009cc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c04:	6839      	ldr	r1, [r7, #0]
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fa7e 	bl	800a108 <USBD_CtlError>
            err++;
 8009c0c:	7afb      	ldrb	r3, [r7, #11]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	72fb      	strb	r3, [r7, #11]
          break;
 8009c12:	e055      	b.n	8009cc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c1a:	691b      	ldr	r3, [r3, #16]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d00b      	beq.n	8009c38 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c26:	691b      	ldr	r3, [r3, #16]
 8009c28:	687a      	ldr	r2, [r7, #4]
 8009c2a:	7c12      	ldrb	r2, [r2, #16]
 8009c2c:	f107 0108 	add.w	r1, r7, #8
 8009c30:	4610      	mov	r0, r2
 8009c32:	4798      	blx	r3
 8009c34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c36:	e043      	b.n	8009cc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c38:	6839      	ldr	r1, [r7, #0]
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f000 fa64 	bl	800a108 <USBD_CtlError>
            err++;
 8009c40:	7afb      	ldrb	r3, [r7, #11]
 8009c42:	3301      	adds	r3, #1
 8009c44:	72fb      	strb	r3, [r7, #11]
          break;
 8009c46:	e03b      	b.n	8009cc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c4e:	695b      	ldr	r3, [r3, #20]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d00b      	beq.n	8009c6c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c5a:	695b      	ldr	r3, [r3, #20]
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	7c12      	ldrb	r2, [r2, #16]
 8009c60:	f107 0108 	add.w	r1, r7, #8
 8009c64:	4610      	mov	r0, r2
 8009c66:	4798      	blx	r3
 8009c68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c6a:	e029      	b.n	8009cc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c6c:	6839      	ldr	r1, [r7, #0]
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 fa4a 	bl	800a108 <USBD_CtlError>
            err++;
 8009c74:	7afb      	ldrb	r3, [r7, #11]
 8009c76:	3301      	adds	r3, #1
 8009c78:	72fb      	strb	r3, [r7, #11]
          break;
 8009c7a:	e021      	b.n	8009cc0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c82:	699b      	ldr	r3, [r3, #24]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d00b      	beq.n	8009ca0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c8e:	699b      	ldr	r3, [r3, #24]
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	7c12      	ldrb	r2, [r2, #16]
 8009c94:	f107 0108 	add.w	r1, r7, #8
 8009c98:	4610      	mov	r0, r2
 8009c9a:	4798      	blx	r3
 8009c9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c9e:	e00f      	b.n	8009cc0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ca0:	6839      	ldr	r1, [r7, #0]
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 fa30 	bl	800a108 <USBD_CtlError>
            err++;
 8009ca8:	7afb      	ldrb	r3, [r7, #11]
 8009caa:	3301      	adds	r3, #1
 8009cac:	72fb      	strb	r3, [r7, #11]
          break;
 8009cae:	e007      	b.n	8009cc0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009cb0:	6839      	ldr	r1, [r7, #0]
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 fa28 	bl	800a108 <USBD_CtlError>
          err++;
 8009cb8:	7afb      	ldrb	r3, [r7, #11]
 8009cba:	3301      	adds	r3, #1
 8009cbc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8009cbe:	bf00      	nop
      }
      break;
 8009cc0:	e037      	b.n	8009d32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	7c1b      	ldrb	r3, [r3, #16]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d109      	bne.n	8009cde <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cd2:	f107 0208 	add.w	r2, r7, #8
 8009cd6:	4610      	mov	r0, r2
 8009cd8:	4798      	blx	r3
 8009cda:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009cdc:	e029      	b.n	8009d32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009cde:	6839      	ldr	r1, [r7, #0]
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f000 fa11 	bl	800a108 <USBD_CtlError>
        err++;
 8009ce6:	7afb      	ldrb	r3, [r7, #11]
 8009ce8:	3301      	adds	r3, #1
 8009cea:	72fb      	strb	r3, [r7, #11]
      break;
 8009cec:	e021      	b.n	8009d32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	7c1b      	ldrb	r3, [r3, #16]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d10d      	bne.n	8009d12 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cfe:	f107 0208 	add.w	r2, r7, #8
 8009d02:	4610      	mov	r0, r2
 8009d04:	4798      	blx	r3
 8009d06:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	3301      	adds	r3, #1
 8009d0c:	2207      	movs	r2, #7
 8009d0e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009d10:	e00f      	b.n	8009d32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009d12:	6839      	ldr	r1, [r7, #0]
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f9f7 	bl	800a108 <USBD_CtlError>
        err++;
 8009d1a:	7afb      	ldrb	r3, [r7, #11]
 8009d1c:	3301      	adds	r3, #1
 8009d1e:	72fb      	strb	r3, [r7, #11]
      break;
 8009d20:	e007      	b.n	8009d32 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009d22:	6839      	ldr	r1, [r7, #0]
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f000 f9ef 	bl	800a108 <USBD_CtlError>
      err++;
 8009d2a:	7afb      	ldrb	r3, [r7, #11]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	72fb      	strb	r3, [r7, #11]
      break;
 8009d30:	bf00      	nop
  }

  if (err != 0U)
 8009d32:	7afb      	ldrb	r3, [r7, #11]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d11e      	bne.n	8009d76 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	88db      	ldrh	r3, [r3, #6]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d016      	beq.n	8009d6e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009d40:	893b      	ldrh	r3, [r7, #8]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00e      	beq.n	8009d64 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	88da      	ldrh	r2, [r3, #6]
 8009d4a:	893b      	ldrh	r3, [r7, #8]
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	bf28      	it	cs
 8009d50:	4613      	movcs	r3, r2
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009d56:	893b      	ldrh	r3, [r7, #8]
 8009d58:	461a      	mov	r2, r3
 8009d5a:	68f9      	ldr	r1, [r7, #12]
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f000 fa44 	bl	800a1ea <USBD_CtlSendData>
 8009d62:	e009      	b.n	8009d78 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009d64:	6839      	ldr	r1, [r7, #0]
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f000 f9ce 	bl	800a108 <USBD_CtlError>
 8009d6c:	e004      	b.n	8009d78 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f000 fa95 	bl	800a29e <USBD_CtlSendStatus>
 8009d74:	e000      	b.n	8009d78 <USBD_GetDescriptor+0x2cc>
    return;
 8009d76:	bf00      	nop
  }
}
 8009d78:	3710      	adds	r7, #16
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}
 8009d7e:	bf00      	nop

08009d80 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	889b      	ldrh	r3, [r3, #4]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d131      	bne.n	8009df6 <USBD_SetAddress+0x76>
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	88db      	ldrh	r3, [r3, #6]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d12d      	bne.n	8009df6 <USBD_SetAddress+0x76>
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	885b      	ldrh	r3, [r3, #2]
 8009d9e:	2b7f      	cmp	r3, #127	; 0x7f
 8009da0:	d829      	bhi.n	8009df6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	885b      	ldrh	r3, [r3, #2]
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009dac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009db4:	b2db      	uxtb	r3, r3
 8009db6:	2b03      	cmp	r3, #3
 8009db8:	d104      	bne.n	8009dc4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009dba:	6839      	ldr	r1, [r7, #0]
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f000 f9a3 	bl	800a108 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dc2:	e01d      	b.n	8009e00 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	7bfa      	ldrb	r2, [r7, #15]
 8009dc8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009dcc:	7bfb      	ldrb	r3, [r7, #15]
 8009dce:	4619      	mov	r1, r3
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 ffff 	bl	800add4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 fa61 	bl	800a29e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d004      	beq.n	8009dec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2202      	movs	r2, #2
 8009de6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dea:	e009      	b.n	8009e00 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2201      	movs	r2, #1
 8009df0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009df4:	e004      	b.n	8009e00 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009df6:	6839      	ldr	r1, [r7, #0]
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f000 f985 	bl	800a108 <USBD_CtlError>
  }
}
 8009dfe:	bf00      	nop
 8009e00:	bf00      	nop
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
 8009e10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e12:	2300      	movs	r3, #0
 8009e14:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	885b      	ldrh	r3, [r3, #2]
 8009e1a:	b2da      	uxtb	r2, r3
 8009e1c:	4b4c      	ldr	r3, [pc, #304]	; (8009f50 <USBD_SetConfig+0x148>)
 8009e1e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009e20:	4b4b      	ldr	r3, [pc, #300]	; (8009f50 <USBD_SetConfig+0x148>)
 8009e22:	781b      	ldrb	r3, [r3, #0]
 8009e24:	2b01      	cmp	r3, #1
 8009e26:	d905      	bls.n	8009e34 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009e28:	6839      	ldr	r1, [r7, #0]
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 f96c 	bl	800a108 <USBD_CtlError>
    return USBD_FAIL;
 8009e30:	2303      	movs	r3, #3
 8009e32:	e088      	b.n	8009f46 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	2b02      	cmp	r3, #2
 8009e3e:	d002      	beq.n	8009e46 <USBD_SetConfig+0x3e>
 8009e40:	2b03      	cmp	r3, #3
 8009e42:	d025      	beq.n	8009e90 <USBD_SetConfig+0x88>
 8009e44:	e071      	b.n	8009f2a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009e46:	4b42      	ldr	r3, [pc, #264]	; (8009f50 <USBD_SetConfig+0x148>)
 8009e48:	781b      	ldrb	r3, [r3, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d01c      	beq.n	8009e88 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8009e4e:	4b40      	ldr	r3, [pc, #256]	; (8009f50 <USBD_SetConfig+0x148>)
 8009e50:	781b      	ldrb	r3, [r3, #0]
 8009e52:	461a      	mov	r2, r3
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009e58:	4b3d      	ldr	r3, [pc, #244]	; (8009f50 <USBD_SetConfig+0x148>)
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f7ff f948 	bl	80090f4 <USBD_SetClassConfig>
 8009e64:	4603      	mov	r3, r0
 8009e66:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009e68:	7bfb      	ldrb	r3, [r7, #15]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d004      	beq.n	8009e78 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009e6e:	6839      	ldr	r1, [r7, #0]
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f000 f949 	bl	800a108 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009e76:	e065      	b.n	8009f44 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 fa10 	bl	800a29e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2203      	movs	r2, #3
 8009e82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009e86:	e05d      	b.n	8009f44 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 fa08 	bl	800a29e <USBD_CtlSendStatus>
      break;
 8009e8e:	e059      	b.n	8009f44 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009e90:	4b2f      	ldr	r3, [pc, #188]	; (8009f50 <USBD_SetConfig+0x148>)
 8009e92:	781b      	ldrb	r3, [r3, #0]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d112      	bne.n	8009ebe <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2202      	movs	r2, #2
 8009e9c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009ea0:	4b2b      	ldr	r3, [pc, #172]	; (8009f50 <USBD_SetConfig+0x148>)
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	461a      	mov	r2, r3
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009eaa:	4b29      	ldr	r3, [pc, #164]	; (8009f50 <USBD_SetConfig+0x148>)
 8009eac:	781b      	ldrb	r3, [r3, #0]
 8009eae:	4619      	mov	r1, r3
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f7ff f93b 	bl	800912c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 f9f1 	bl	800a29e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009ebc:	e042      	b.n	8009f44 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009ebe:	4b24      	ldr	r3, [pc, #144]	; (8009f50 <USBD_SetConfig+0x148>)
 8009ec0:	781b      	ldrb	r3, [r3, #0]
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d02a      	beq.n	8009f22 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f7ff f929 	bl	800912c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009eda:	4b1d      	ldr	r3, [pc, #116]	; (8009f50 <USBD_SetConfig+0x148>)
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	461a      	mov	r2, r3
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009ee4:	4b1a      	ldr	r3, [pc, #104]	; (8009f50 <USBD_SetConfig+0x148>)
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	4619      	mov	r1, r3
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f7ff f902 	bl	80090f4 <USBD_SetClassConfig>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009ef4:	7bfb      	ldrb	r3, [r7, #15]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d00f      	beq.n	8009f1a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8009efa:	6839      	ldr	r1, [r7, #0]
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f000 f903 	bl	800a108 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	b2db      	uxtb	r3, r3
 8009f08:	4619      	mov	r1, r3
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f7ff f90e 	bl	800912c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2202      	movs	r2, #2
 8009f14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009f18:	e014      	b.n	8009f44 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f000 f9bf 	bl	800a29e <USBD_CtlSendStatus>
      break;
 8009f20:	e010      	b.n	8009f44 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 f9bb 	bl	800a29e <USBD_CtlSendStatus>
      break;
 8009f28:	e00c      	b.n	8009f44 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009f2a:	6839      	ldr	r1, [r7, #0]
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f000 f8eb 	bl	800a108 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009f32:	4b07      	ldr	r3, [pc, #28]	; (8009f50 <USBD_SetConfig+0x148>)
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	4619      	mov	r1, r3
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f7ff f8f7 	bl	800912c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009f3e:	2303      	movs	r3, #3
 8009f40:	73fb      	strb	r3, [r7, #15]
      break;
 8009f42:	bf00      	nop
  }

  return ret;
 8009f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3710      	adds	r7, #16
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	bf00      	nop
 8009f50:	2000091c 	.word	0x2000091c

08009f54 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
 8009f5c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	88db      	ldrh	r3, [r3, #6]
 8009f62:	2b01      	cmp	r3, #1
 8009f64:	d004      	beq.n	8009f70 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009f66:	6839      	ldr	r1, [r7, #0]
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f000 f8cd 	bl	800a108 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009f6e:	e023      	b.n	8009fb8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f76:	b2db      	uxtb	r3, r3
 8009f78:	2b02      	cmp	r3, #2
 8009f7a:	dc02      	bgt.n	8009f82 <USBD_GetConfig+0x2e>
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	dc03      	bgt.n	8009f88 <USBD_GetConfig+0x34>
 8009f80:	e015      	b.n	8009fae <USBD_GetConfig+0x5a>
 8009f82:	2b03      	cmp	r3, #3
 8009f84:	d00b      	beq.n	8009f9e <USBD_GetConfig+0x4a>
 8009f86:	e012      	b.n	8009fae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	3308      	adds	r3, #8
 8009f92:	2201      	movs	r2, #1
 8009f94:	4619      	mov	r1, r3
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 f927 	bl	800a1ea <USBD_CtlSendData>
        break;
 8009f9c:	e00c      	b.n	8009fb8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	3304      	adds	r3, #4
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 f91f 	bl	800a1ea <USBD_CtlSendData>
        break;
 8009fac:	e004      	b.n	8009fb8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009fae:	6839      	ldr	r1, [r7, #0]
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f000 f8a9 	bl	800a108 <USBD_CtlError>
        break;
 8009fb6:	bf00      	nop
}
 8009fb8:	bf00      	nop
 8009fba:	3708      	adds	r7, #8
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b082      	sub	sp, #8
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fd0:	b2db      	uxtb	r3, r3
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	2b02      	cmp	r3, #2
 8009fd6:	d81e      	bhi.n	800a016 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	88db      	ldrh	r3, [r3, #6]
 8009fdc:	2b02      	cmp	r3, #2
 8009fde:	d004      	beq.n	8009fea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009fe0:	6839      	ldr	r1, [r7, #0]
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f000 f890 	bl	800a108 <USBD_CtlError>
        break;
 8009fe8:	e01a      	b.n	800a020 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2201      	movs	r2, #1
 8009fee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d005      	beq.n	800a006 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	68db      	ldr	r3, [r3, #12]
 8009ffe:	f043 0202 	orr.w	r2, r3, #2
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	330c      	adds	r3, #12
 800a00a:	2202      	movs	r2, #2
 800a00c:	4619      	mov	r1, r3
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 f8eb 	bl	800a1ea <USBD_CtlSendData>
      break;
 800a014:	e004      	b.n	800a020 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a016:	6839      	ldr	r1, [r7, #0]
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 f875 	bl	800a108 <USBD_CtlError>
      break;
 800a01e:	bf00      	nop
  }
}
 800a020:	bf00      	nop
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}

0800a028 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b082      	sub	sp, #8
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	885b      	ldrh	r3, [r3, #2]
 800a036:	2b01      	cmp	r3, #1
 800a038:	d106      	bne.n	800a048 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2201      	movs	r2, #1
 800a03e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f92b 	bl	800a29e <USBD_CtlSendStatus>
  }
}
 800a048:	bf00      	nop
 800a04a:	3708      	adds	r7, #8
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b082      	sub	sp, #8
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a060:	b2db      	uxtb	r3, r3
 800a062:	3b01      	subs	r3, #1
 800a064:	2b02      	cmp	r3, #2
 800a066:	d80b      	bhi.n	800a080 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	885b      	ldrh	r3, [r3, #2]
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d10c      	bne.n	800a08a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2200      	movs	r2, #0
 800a074:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f000 f910 	bl	800a29e <USBD_CtlSendStatus>
      }
      break;
 800a07e:	e004      	b.n	800a08a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a080:	6839      	ldr	r1, [r7, #0]
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 f840 	bl	800a108 <USBD_CtlError>
      break;
 800a088:	e000      	b.n	800a08c <USBD_ClrFeature+0x3c>
      break;
 800a08a:	bf00      	nop
  }
}
 800a08c:	bf00      	nop
 800a08e:	3708      	adds	r7, #8
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b084      	sub	sp, #16
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	781a      	ldrb	r2, [r3, #0]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	781a      	ldrb	r2, [r3, #0]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	3301      	adds	r3, #1
 800a0bc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a0be:	68f8      	ldr	r0, [r7, #12]
 800a0c0:	f7ff fabb 	bl	800963a <SWAPBYTE>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a0d8:	68f8      	ldr	r0, [r7, #12]
 800a0da:	f7ff faae 	bl	800963a <SWAPBYTE>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f7ff faa1 	bl	800963a <SWAPBYTE>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	461a      	mov	r2, r3
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	80da      	strh	r2, [r3, #6]
}
 800a100:	bf00      	nop
 800a102:	3710      	adds	r7, #16
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}

0800a108 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b082      	sub	sp, #8
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a112:	2180      	movs	r1, #128	; 0x80
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f000 fdf3 	bl	800ad00 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a11a:	2100      	movs	r1, #0
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f000 fdef 	bl	800ad00 <USBD_LL_StallEP>
}
 800a122:	bf00      	nop
 800a124:	3708      	adds	r7, #8
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b086      	sub	sp, #24
 800a12e:	af00      	add	r7, sp, #0
 800a130:	60f8      	str	r0, [r7, #12]
 800a132:	60b9      	str	r1, [r7, #8]
 800a134:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a136:	2300      	movs	r3, #0
 800a138:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d036      	beq.n	800a1ae <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a144:	6938      	ldr	r0, [r7, #16]
 800a146:	f000 f836 	bl	800a1b6 <USBD_GetLen>
 800a14a:	4603      	mov	r3, r0
 800a14c:	3301      	adds	r3, #1
 800a14e:	b29b      	uxth	r3, r3
 800a150:	005b      	lsls	r3, r3, #1
 800a152:	b29a      	uxth	r2, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a158:	7dfb      	ldrb	r3, [r7, #23]
 800a15a:	68ba      	ldr	r2, [r7, #8]
 800a15c:	4413      	add	r3, r2
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	7812      	ldrb	r2, [r2, #0]
 800a162:	701a      	strb	r2, [r3, #0]
  idx++;
 800a164:	7dfb      	ldrb	r3, [r7, #23]
 800a166:	3301      	adds	r3, #1
 800a168:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a16a:	7dfb      	ldrb	r3, [r7, #23]
 800a16c:	68ba      	ldr	r2, [r7, #8]
 800a16e:	4413      	add	r3, r2
 800a170:	2203      	movs	r2, #3
 800a172:	701a      	strb	r2, [r3, #0]
  idx++;
 800a174:	7dfb      	ldrb	r3, [r7, #23]
 800a176:	3301      	adds	r3, #1
 800a178:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a17a:	e013      	b.n	800a1a4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a17c:	7dfb      	ldrb	r3, [r7, #23]
 800a17e:	68ba      	ldr	r2, [r7, #8]
 800a180:	4413      	add	r3, r2
 800a182:	693a      	ldr	r2, [r7, #16]
 800a184:	7812      	ldrb	r2, [r2, #0]
 800a186:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	3301      	adds	r3, #1
 800a18c:	613b      	str	r3, [r7, #16]
    idx++;
 800a18e:	7dfb      	ldrb	r3, [r7, #23]
 800a190:	3301      	adds	r3, #1
 800a192:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a194:	7dfb      	ldrb	r3, [r7, #23]
 800a196:	68ba      	ldr	r2, [r7, #8]
 800a198:	4413      	add	r3, r2
 800a19a:	2200      	movs	r2, #0
 800a19c:	701a      	strb	r2, [r3, #0]
    idx++;
 800a19e:	7dfb      	ldrb	r3, [r7, #23]
 800a1a0:	3301      	adds	r3, #1
 800a1a2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	781b      	ldrb	r3, [r3, #0]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d1e7      	bne.n	800a17c <USBD_GetString+0x52>
 800a1ac:	e000      	b.n	800a1b0 <USBD_GetString+0x86>
    return;
 800a1ae:	bf00      	nop
  }
}
 800a1b0:	3718      	adds	r7, #24
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a1b6:	b480      	push	{r7}
 800a1b8:	b085      	sub	sp, #20
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a1c6:	e005      	b.n	800a1d4 <USBD_GetLen+0x1e>
  {
    len++;
 800a1c8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d1f5      	bne.n	800a1c8 <USBD_GetLen+0x12>
  }

  return len;
 800a1dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3714      	adds	r7, #20
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr

0800a1ea <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a1ea:	b580      	push	{r7, lr}
 800a1ec:	b084      	sub	sp, #16
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	60f8      	str	r0, [r7, #12]
 800a1f2:	60b9      	str	r1, [r7, #8]
 800a1f4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2202      	movs	r2, #2
 800a1fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	68ba      	ldr	r2, [r7, #8]
 800a20e:	2100      	movs	r1, #0
 800a210:	68f8      	ldr	r0, [r7, #12]
 800a212:	f000 fdfe 	bl	800ae12 <USBD_LL_Transmit>

  return USBD_OK;
 800a216:	2300      	movs	r3, #0
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	60b9      	str	r1, [r7, #8]
 800a22a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	68ba      	ldr	r2, [r7, #8]
 800a230:	2100      	movs	r1, #0
 800a232:	68f8      	ldr	r0, [r7, #12]
 800a234:	f000 fded 	bl	800ae12 <USBD_LL_Transmit>

  return USBD_OK;
 800a238:	2300      	movs	r3, #0
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3710      	adds	r7, #16
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}

0800a242 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a242:	b580      	push	{r7, lr}
 800a244:	b084      	sub	sp, #16
 800a246:	af00      	add	r7, sp, #0
 800a248:	60f8      	str	r0, [r7, #12]
 800a24a:	60b9      	str	r1, [r7, #8]
 800a24c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2203      	movs	r2, #3
 800a252:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	68ba      	ldr	r2, [r7, #8]
 800a26a:	2100      	movs	r1, #0
 800a26c:	68f8      	ldr	r0, [r7, #12]
 800a26e:	f000 fdf1 	bl	800ae54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a272:	2300      	movs	r3, #0
}
 800a274:	4618      	mov	r0, r3
 800a276:	3710      	adds	r7, #16
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}

0800a27c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	60f8      	str	r0, [r7, #12]
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	68ba      	ldr	r2, [r7, #8]
 800a28c:	2100      	movs	r1, #0
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	f000 fde0 	bl	800ae54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}

0800a29e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a29e:	b580      	push	{r7, lr}
 800a2a0:	b082      	sub	sp, #8
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2204      	movs	r2, #4
 800a2aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	2100      	movs	r1, #0
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 fdac 	bl	800ae12 <USBD_LL_Transmit>

  return USBD_OK;
 800a2ba:	2300      	movs	r3, #0
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3708      	adds	r7, #8
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}

0800a2c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b082      	sub	sp, #8
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2205      	movs	r2, #5
 800a2d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	2100      	movs	r1, #0
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 fdba 	bl	800ae54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a2e0:	2300      	movs	r3, #0
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3708      	adds	r7, #8
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
	...

0800a2ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	4912      	ldr	r1, [pc, #72]	; (800a33c <MX_USB_DEVICE_Init+0x50>)
 800a2f4:	4812      	ldr	r0, [pc, #72]	; (800a340 <MX_USB_DEVICE_Init+0x54>)
 800a2f6:	f7fe fe8f 	bl	8009018 <USBD_Init>
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d001      	beq.n	800a304 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a300:	f7f6 ff70 	bl	80011e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a304:	490f      	ldr	r1, [pc, #60]	; (800a344 <MX_USB_DEVICE_Init+0x58>)
 800a306:	480e      	ldr	r0, [pc, #56]	; (800a340 <MX_USB_DEVICE_Init+0x54>)
 800a308:	f7fe feb6 	bl	8009078 <USBD_RegisterClass>
 800a30c:	4603      	mov	r3, r0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d001      	beq.n	800a316 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a312:	f7f6 ff67 	bl	80011e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a316:	490c      	ldr	r1, [pc, #48]	; (800a348 <MX_USB_DEVICE_Init+0x5c>)
 800a318:	4809      	ldr	r0, [pc, #36]	; (800a340 <MX_USB_DEVICE_Init+0x54>)
 800a31a:	f7fe fdd7 	bl	8008ecc <USBD_CDC_RegisterInterface>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	d001      	beq.n	800a328 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a324:	f7f6 ff5e 	bl	80011e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a328:	4805      	ldr	r0, [pc, #20]	; (800a340 <MX_USB_DEVICE_Init+0x54>)
 800a32a:	f7fe fecc 	bl	80090c6 <USBD_Start>
 800a32e:	4603      	mov	r3, r0
 800a330:	2b00      	cmp	r3, #0
 800a332:	d001      	beq.n	800a338 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a334:	f7f6 ff56 	bl	80011e4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a338:	bf00      	nop
 800a33a:	bd80      	pop	{r7, pc}
 800a33c:	20000144 	.word	0x20000144
 800a340:	20000920 	.word	0x20000920
 800a344:	20000028 	.word	0x20000028
 800a348:	20000130 	.word	0x20000130

0800a34c <cdcAvailable>:
uint32_t  rx_len=512;
uint8_t   rx_buf[512];
bool      rx_full = false;

uint32_t cdcAvailable(void)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b083      	sub	sp, #12
 800a350:	af00      	add	r7, sp, #0
	uint32_t ret;

	ret = (rx_in - rx_out) % rx_len;
 800a352:	4b0a      	ldr	r3, [pc, #40]	; (800a37c <cdcAvailable+0x30>)
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	4b0a      	ldr	r3, [pc, #40]	; (800a380 <cdcAvailable+0x34>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	1ad3      	subs	r3, r2, r3
 800a35c:	4a09      	ldr	r2, [pc, #36]	; (800a384 <cdcAvailable+0x38>)
 800a35e:	6812      	ldr	r2, [r2, #0]
 800a360:	fbb3 f1f2 	udiv	r1, r3, r2
 800a364:	fb01 f202 	mul.w	r2, r1, r2
 800a368:	1a9b      	subs	r3, r3, r2
 800a36a:	607b      	str	r3, [r7, #4]

	return ret;
 800a36c:	687b      	ldr	r3, [r7, #4]
}
 800a36e:	4618      	mov	r0, r3
 800a370:	370c      	adds	r7, #12
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr
 800a37a:	bf00      	nop
 800a37c:	20000bf8 	.word	0x20000bf8
 800a380:	20000bfc 	.word	0x20000bfc
 800a384:	2000012c 	.word	0x2000012c

0800a388 <cdcRead>:

uint8_t cdcRead(void)
{
 800a388:	b480      	push	{r7}
 800a38a:	b083      	sub	sp, #12
 800a38c:	af00      	add	r7, sp, #0
  /* 1. Read Data and return
   * 2. rx_out index increase
   * */
	uint8_t ret;
	ret = rx_buf[rx_out];
 800a38e:	4b0f      	ldr	r3, [pc, #60]	; (800a3cc <cdcRead+0x44>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a0f      	ldr	r2, [pc, #60]	; (800a3d0 <cdcRead+0x48>)
 800a394:	5cd3      	ldrb	r3, [r2, r3]
 800a396:	71fb      	strb	r3, [r7, #7]

	if(rx_out != rx_in)
 800a398:	4b0c      	ldr	r3, [pc, #48]	; (800a3cc <cdcRead+0x44>)
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	4b0d      	ldr	r3, [pc, #52]	; (800a3d4 <cdcRead+0x4c>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	429a      	cmp	r2, r3
 800a3a2:	d00b      	beq.n	800a3bc <cdcRead+0x34>
	{
		rx_out = (rx_out + 1) % rx_len;
 800a3a4:	4b09      	ldr	r3, [pc, #36]	; (800a3cc <cdcRead+0x44>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	4a0b      	ldr	r2, [pc, #44]	; (800a3d8 <cdcRead+0x50>)
 800a3ac:	6812      	ldr	r2, [r2, #0]
 800a3ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800a3b2:	fb01 f202 	mul.w	r2, r1, r2
 800a3b6:	1a9b      	subs	r3, r3, r2
 800a3b8:	4a04      	ldr	r2, [pc, #16]	; (800a3cc <cdcRead+0x44>)
 800a3ba:	6013      	str	r3, [r2, #0]
	}
	return ret;
 800a3bc:	79fb      	ldrb	r3, [r7, #7]
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	370c      	adds	r7, #12
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr
 800a3ca:	bf00      	nop
 800a3cc:	20000bfc 	.word	0x20000bfc
 800a3d0:	20000c00 	.word	0x20000c00
 800a3d4:	20000bf8 	.word	0x20000bf8
 800a3d8:	2000012c 	.word	0x2000012c

0800a3dc <cdcDataIn>:

void cdcDataIn(uint8_t rx_data)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b085      	sub	sp, #20
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	71fb      	strb	r3, [r7, #7]
	uint32_t next_rx_in;
	next_rx_in = (rx_in + 1) % rx_len;
 800a3e6:	4b0f      	ldr	r3, [pc, #60]	; (800a424 <cdcDataIn+0x48>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	4a0e      	ldr	r2, [pc, #56]	; (800a428 <cdcDataIn+0x4c>)
 800a3ee:	6812      	ldr	r2, [r2, #0]
 800a3f0:	fbb3 f1f2 	udiv	r1, r3, r2
 800a3f4:	fb01 f202 	mul.w	r2, r1, r2
 800a3f8:	1a9b      	subs	r3, r3, r2
 800a3fa:	60fb      	str	r3, [r7, #12]
	rx_buf[rx_in] = rx_data;
 800a3fc:	4b09      	ldr	r3, [pc, #36]	; (800a424 <cdcDataIn+0x48>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	490a      	ldr	r1, [pc, #40]	; (800a42c <cdcDataIn+0x50>)
 800a402:	79fa      	ldrb	r2, [r7, #7]
 800a404:	54ca      	strb	r2, [r1, r3]
	if(next_rx_in != rx_out)
 800a406:	4b0a      	ldr	r3, [pc, #40]	; (800a430 <cdcDataIn+0x54>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68fa      	ldr	r2, [r7, #12]
 800a40c:	429a      	cmp	r2, r3
 800a40e:	d002      	beq.n	800a416 <cdcDataIn+0x3a>
	{
		rx_in = next_rx_in;
 800a410:	4a04      	ldr	r2, [pc, #16]	; (800a424 <cdcDataIn+0x48>)
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	6013      	str	r3, [r2, #0]
	}
}
 800a416:	bf00      	nop
 800a418:	3714      	adds	r7, #20
 800a41a:	46bd      	mov	sp, r7
 800a41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a420:	4770      	bx	lr
 800a422:	bf00      	nop
 800a424:	20000bf8 	.word	0x20000bf8
 800a428:	2000012c 	.word	0x2000012c
 800a42c:	20000c00 	.word	0x20000c00
 800a430:	20000bfc 	.word	0x20000bfc

0800a434 <cdcWrite>:
uint32_t cdcWrite(uint8_t *pData, uint32_t length)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
  /* 1. basically transmit..
   * */
	uint32_t pre_time;
	uint8_t ret;

	pre_time = millis();
 800a43e:	f7f6 fe50 	bl	80010e2 <millis>
 800a442:	60f8      	str	r0, [r7, #12]
	while(1)
	{
		ret = CDC_Transmit_FS(pData, length);
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	b29b      	uxth	r3, r3
 800a448:	4619      	mov	r1, r3
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f000 f928 	bl	800a6a0 <CDC_Transmit_FS>
 800a450:	4603      	mov	r3, r0
 800a452:	72fb      	strb	r3, [r7, #11]

		if(ret == USBD_OK)
 800a454:	7afb      	ldrb	r3, [r7, #11]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d101      	bne.n	800a45e <cdcWrite+0x2a>
		{
			return length;
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	e00e      	b.n	800a47c <cdcWrite+0x48>
		}
		else if(ret == USBD_FAIL)
 800a45e:	7afb      	ldrb	r3, [r7, #11]
 800a460:	2b03      	cmp	r3, #3
 800a462:	d101      	bne.n	800a468 <cdcWrite+0x34>
		{
			return 0;
 800a464:	2300      	movs	r3, #0
 800a466:	e009      	b.n	800a47c <cdcWrite+0x48>
		}

		if(millis() - pre_time >= 100)
 800a468:	f7f6 fe3b 	bl	80010e2 <millis>
 800a46c:	4602      	mov	r2, r0
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	1ad3      	subs	r3, r2, r3
 800a472:	2b63      	cmp	r3, #99	; 0x63
 800a474:	d800      	bhi.n	800a478 <cdcWrite+0x44>
		ret = CDC_Transmit_FS(pData, length);
 800a476:	e7e5      	b.n	800a444 <cdcWrite+0x10>
		{
		  //time out
			break;
 800a478:	bf00      	nop
		}

	}
	return 0;
 800a47a:	2300      	movs	r3, #0
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	3710      	adds	r7, #16
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}

0800a484 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a488:	2200      	movs	r2, #0
 800a48a:	4905      	ldr	r1, [pc, #20]	; (800a4a0 <CDC_Init_FS+0x1c>)
 800a48c:	4805      	ldr	r0, [pc, #20]	; (800a4a4 <CDC_Init_FS+0x20>)
 800a48e:	f7fe fd32 	bl	8008ef6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a492:	4905      	ldr	r1, [pc, #20]	; (800a4a8 <CDC_Init_FS+0x24>)
 800a494:	4803      	ldr	r0, [pc, #12]	; (800a4a4 <CDC_Init_FS+0x20>)
 800a496:	f7fe fd4c 	bl	8008f32 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a49a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	bd80      	pop	{r7, pc}
 800a4a0:	20001204 	.word	0x20001204
 800a4a4:	20000920 	.word	0x20000920
 800a4a8:	20000e04 	.word	0x20000e04

0800a4ac <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a4b0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr

0800a4bc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	6039      	str	r1, [r7, #0]
 800a4c6:	71fb      	strb	r3, [r7, #7]
 800a4c8:	4613      	mov	r3, r2
 800a4ca:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a4cc:	79fb      	ldrb	r3, [r7, #7]
 800a4ce:	2b23      	cmp	r3, #35	; 0x23
 800a4d0:	f200 80a3 	bhi.w	800a61a <CDC_Control_FS+0x15e>
 800a4d4:	a201      	add	r2, pc, #4	; (adr r2, 800a4dc <CDC_Control_FS+0x20>)
 800a4d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4da:	bf00      	nop
 800a4dc:	0800a61b 	.word	0x0800a61b
 800a4e0:	0800a61b 	.word	0x0800a61b
 800a4e4:	0800a61b 	.word	0x0800a61b
 800a4e8:	0800a61b 	.word	0x0800a61b
 800a4ec:	0800a61b 	.word	0x0800a61b
 800a4f0:	0800a61b 	.word	0x0800a61b
 800a4f4:	0800a61b 	.word	0x0800a61b
 800a4f8:	0800a61b 	.word	0x0800a61b
 800a4fc:	0800a61b 	.word	0x0800a61b
 800a500:	0800a61b 	.word	0x0800a61b
 800a504:	0800a61b 	.word	0x0800a61b
 800a508:	0800a61b 	.word	0x0800a61b
 800a50c:	0800a61b 	.word	0x0800a61b
 800a510:	0800a61b 	.word	0x0800a61b
 800a514:	0800a61b 	.word	0x0800a61b
 800a518:	0800a61b 	.word	0x0800a61b
 800a51c:	0800a61b 	.word	0x0800a61b
 800a520:	0800a61b 	.word	0x0800a61b
 800a524:	0800a61b 	.word	0x0800a61b
 800a528:	0800a61b 	.word	0x0800a61b
 800a52c:	0800a61b 	.word	0x0800a61b
 800a530:	0800a61b 	.word	0x0800a61b
 800a534:	0800a61b 	.word	0x0800a61b
 800a538:	0800a61b 	.word	0x0800a61b
 800a53c:	0800a61b 	.word	0x0800a61b
 800a540:	0800a61b 	.word	0x0800a61b
 800a544:	0800a61b 	.word	0x0800a61b
 800a548:	0800a61b 	.word	0x0800a61b
 800a54c:	0800a61b 	.word	0x0800a61b
 800a550:	0800a61b 	.word	0x0800a61b
 800a554:	0800a61b 	.word	0x0800a61b
 800a558:	0800a61b 	.word	0x0800a61b
 800a55c:	0800a56d 	.word	0x0800a56d
 800a560:	0800a5c7 	.word	0x0800a5c7
 800a564:	0800a61b 	.word	0x0800a61b
 800a568:	0800a61b 	.word	0x0800a61b
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING: // MCU??? ?????? set
    	LineCoding.bitrate 		 = (uint32_t)(pbuf[0]);
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	461a      	mov	r2, r3
 800a572:	4b2e      	ldr	r3, [pc, #184]	; (800a62c <CDC_Control_FS+0x170>)
 800a574:	601a      	str	r2, [r3, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[1]) << 8;
 800a576:	4b2d      	ldr	r3, [pc, #180]	; (800a62c <CDC_Control_FS+0x170>)
 800a578:	681a      	ldr	r2, [r3, #0]
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	3301      	adds	r3, #1
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	021b      	lsls	r3, r3, #8
 800a582:	4313      	orrs	r3, r2
 800a584:	4a29      	ldr	r2, [pc, #164]	; (800a62c <CDC_Control_FS+0x170>)
 800a586:	6013      	str	r3, [r2, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[2]) << 16;
 800a588:	4b28      	ldr	r3, [pc, #160]	; (800a62c <CDC_Control_FS+0x170>)
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	3302      	adds	r3, #2
 800a590:	781b      	ldrb	r3, [r3, #0]
 800a592:	041b      	lsls	r3, r3, #16
 800a594:	4313      	orrs	r3, r2
 800a596:	4a25      	ldr	r2, [pc, #148]	; (800a62c <CDC_Control_FS+0x170>)
 800a598:	6013      	str	r3, [r2, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[3]) << 24;
 800a59a:	4b24      	ldr	r3, [pc, #144]	; (800a62c <CDC_Control_FS+0x170>)
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	3303      	adds	r3, #3
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	061b      	lsls	r3, r3, #24
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	4a20      	ldr	r2, [pc, #128]	; (800a62c <CDC_Control_FS+0x170>)
 800a5aa:	6013      	str	r3, [r2, #0]
    	LineCoding.format 		 = pbuf[4];
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	791a      	ldrb	r2, [r3, #4]
 800a5b0:	4b1e      	ldr	r3, [pc, #120]	; (800a62c <CDC_Control_FS+0x170>)
 800a5b2:	711a      	strb	r2, [r3, #4]
    	LineCoding.paritytype  = pbuf[5];
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	795a      	ldrb	r2, [r3, #5]
 800a5b8:	4b1c      	ldr	r3, [pc, #112]	; (800a62c <CDC_Control_FS+0x170>)
 800a5ba:	715a      	strb	r2, [r3, #5]
    	LineCoding.datatype 	 = pbuf[6];
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	799a      	ldrb	r2, [r3, #6]
 800a5c0:	4b1a      	ldr	r3, [pc, #104]	; (800a62c <CDC_Control_FS+0x170>)
 800a5c2:	719a      	strb	r2, [r3, #6]
    break;
 800a5c4:	e02a      	b.n	800a61c <CDC_Control_FS+0x160>

    case CDC_GET_LINE_CODING: // PC??? ?????? ?????
    	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800a5c6:	4b19      	ldr	r3, [pc, #100]	; (800a62c <CDC_Control_FS+0x170>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	b2da      	uxtb	r2, r3
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	701a      	strb	r2, [r3, #0]
    	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800a5d0:	4b16      	ldr	r3, [pc, #88]	; (800a62c <CDC_Control_FS+0x170>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	0a1a      	lsrs	r2, r3, #8
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	3301      	adds	r3, #1
 800a5da:	b2d2      	uxtb	r2, r2
 800a5dc:	701a      	strb	r2, [r3, #0]
    	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800a5de:	4b13      	ldr	r3, [pc, #76]	; (800a62c <CDC_Control_FS+0x170>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	0c1a      	lsrs	r2, r3, #16
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	3302      	adds	r3, #2
 800a5e8:	b2d2      	uxtb	r2, r2
 800a5ea:	701a      	strb	r2, [r3, #0]
    	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800a5ec:	4b0f      	ldr	r3, [pc, #60]	; (800a62c <CDC_Control_FS+0x170>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	0e1a      	lsrs	r2, r3, #24
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	3303      	adds	r3, #3
 800a5f6:	b2d2      	uxtb	r2, r2
 800a5f8:	701a      	strb	r2, [r3, #0]
    	pbuf[4] = LineCoding.format;
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	3304      	adds	r3, #4
 800a5fe:	4a0b      	ldr	r2, [pc, #44]	; (800a62c <CDC_Control_FS+0x170>)
 800a600:	7912      	ldrb	r2, [r2, #4]
 800a602:	701a      	strb	r2, [r3, #0]
    	pbuf[5] = LineCoding.paritytype;
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	3305      	adds	r3, #5
 800a608:	4a08      	ldr	r2, [pc, #32]	; (800a62c <CDC_Control_FS+0x170>)
 800a60a:	7952      	ldrb	r2, [r2, #5]
 800a60c:	701a      	strb	r2, [r3, #0]
    	pbuf[6] = LineCoding.datatype;
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	3306      	adds	r3, #6
 800a612:	4a06      	ldr	r2, [pc, #24]	; (800a62c <CDC_Control_FS+0x170>)
 800a614:	7992      	ldrb	r2, [r2, #6]
 800a616:	701a      	strb	r2, [r3, #0]
    break;
 800a618:	e000      	b.n	800a61c <CDC_Control_FS+0x160>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a61a:	bf00      	nop
  }

  return (USBD_OK);
 800a61c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a61e:	4618      	mov	r0, r3
 800a620:	370c      	adds	r7, #12
 800a622:	46bd      	mov	sp, r7
 800a624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a628:	4770      	bx	lr
 800a62a:	bf00      	nop
 800a62c:	20000bf0 	.word	0x20000bf0

0800a630 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a630:	b590      	push	{r4, r7, lr}
 800a632:	b085      	sub	sp, #20
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  for(int i=0; i<*Len; i++)
 800a63a:	2300      	movs	r3, #0
 800a63c:	60fb      	str	r3, [r7, #12]
 800a63e:	e009      	b.n	800a654 <CDC_Receive_FS+0x24>
  {
    cdcDataIn(Buf[i]);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	4413      	add	r3, r2
 800a646:	781b      	ldrb	r3, [r3, #0]
 800a648:	4618      	mov	r0, r3
 800a64a:	f7ff fec7 	bl	800a3dc <cdcDataIn>
  for(int i=0; i<*Len; i++)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	3301      	adds	r3, #1
 800a652:	60fb      	str	r3, [r7, #12]
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	681a      	ldr	r2, [r3, #0]
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d8f0      	bhi.n	800a640 <CDC_Receive_FS+0x10>
  }
  uint32_t buf_len;

  //Empty space amount of received buffer
  buf_len = (rx_len - cdcAvailable()) - 1; // for write one space -> -1
 800a65e:	4b0d      	ldr	r3, [pc, #52]	; (800a694 <CDC_Receive_FS+0x64>)
 800a660:	681c      	ldr	r4, [r3, #0]
 800a662:	f7ff fe73 	bl	800a34c <cdcAvailable>
 800a666:	4603      	mov	r3, r0
 800a668:	1ae3      	subs	r3, r4, r3
 800a66a:	3b01      	subs	r3, #1
 800a66c:	60bb      	str	r3, [r7, #8]

  if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	2b3f      	cmp	r3, #63	; 0x3f
 800a672:	d907      	bls.n	800a684 <CDC_Receive_FS+0x54>
  {
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a674:	6879      	ldr	r1, [r7, #4]
 800a676:	4808      	ldr	r0, [pc, #32]	; (800a698 <CDC_Receive_FS+0x68>)
 800a678:	f7fe fc5b 	bl	8008f32 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a67c:	4806      	ldr	r0, [pc, #24]	; (800a698 <CDC_Receive_FS+0x68>)
 800a67e:	f7fe fca1 	bl	8008fc4 <USBD_CDC_ReceivePacket>
 800a682:	e002      	b.n	800a68a <CDC_Receive_FS+0x5a>
  }
  else
  {
    /*buffer not enough space.. please wait*/
    rx_full = true;
 800a684:	4b05      	ldr	r3, [pc, #20]	; (800a69c <CDC_Receive_FS+0x6c>)
 800a686:	2201      	movs	r2, #1
 800a688:	701a      	strb	r2, [r3, #0]
  }

  return (USBD_OK);
 800a68a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3714      	adds	r7, #20
 800a690:	46bd      	mov	sp, r7
 800a692:	bd90      	pop	{r4, r7, pc}
 800a694:	2000012c 	.word	0x2000012c
 800a698:	20000920 	.word	0x20000920
 800a69c:	20000e00 	.word	0x20000e00

0800a6a0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a6b0:	4b0d      	ldr	r3, [pc, #52]	; (800a6e8 <CDC_Transmit_FS+0x48>)
 800a6b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a6b6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d001      	beq.n	800a6c6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e00b      	b.n	800a6de <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a6c6:	887b      	ldrh	r3, [r7, #2]
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	6879      	ldr	r1, [r7, #4]
 800a6cc:	4806      	ldr	r0, [pc, #24]	; (800a6e8 <CDC_Transmit_FS+0x48>)
 800a6ce:	f7fe fc12 	bl	8008ef6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a6d2:	4805      	ldr	r0, [pc, #20]	; (800a6e8 <CDC_Transmit_FS+0x48>)
 800a6d4:	f7fe fc46 	bl	8008f64 <USBD_CDC_TransmitPacket>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a6dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3710      	adds	r7, #16
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
 800a6e6:	bf00      	nop
 800a6e8:	20000920 	.word	0x20000920

0800a6ec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b087      	sub	sp, #28
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	60f8      	str	r0, [r7, #12]
 800a6f4:	60b9      	str	r1, [r7, #8]
 800a6f6:	4613      	mov	r3, r2
 800a6f8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a6fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a702:	4618      	mov	r0, r3
 800a704:	371c      	adds	r7, #28
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr
	...

0800a710 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a710:	b480      	push	{r7}
 800a712:	b083      	sub	sp, #12
 800a714:	af00      	add	r7, sp, #0
 800a716:	4603      	mov	r3, r0
 800a718:	6039      	str	r1, [r7, #0]
 800a71a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	2212      	movs	r2, #18
 800a720:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a722:	4b03      	ldr	r3, [pc, #12]	; (800a730 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a724:	4618      	mov	r0, r3
 800a726:	370c      	adds	r7, #12
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr
 800a730:	20000160 	.word	0x20000160

0800a734 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
 800a73a:	4603      	mov	r3, r0
 800a73c:	6039      	str	r1, [r7, #0]
 800a73e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	2204      	movs	r2, #4
 800a744:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a746:	4b03      	ldr	r3, [pc, #12]	; (800a754 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a748:	4618      	mov	r0, r3
 800a74a:	370c      	adds	r7, #12
 800a74c:	46bd      	mov	sp, r7
 800a74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a752:	4770      	bx	lr
 800a754:	20000174 	.word	0x20000174

0800a758 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b082      	sub	sp, #8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	4603      	mov	r3, r0
 800a760:	6039      	str	r1, [r7, #0]
 800a762:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a764:	79fb      	ldrb	r3, [r7, #7]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d105      	bne.n	800a776 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a76a:	683a      	ldr	r2, [r7, #0]
 800a76c:	4907      	ldr	r1, [pc, #28]	; (800a78c <USBD_FS_ProductStrDescriptor+0x34>)
 800a76e:	4808      	ldr	r0, [pc, #32]	; (800a790 <USBD_FS_ProductStrDescriptor+0x38>)
 800a770:	f7ff fcdb 	bl	800a12a <USBD_GetString>
 800a774:	e004      	b.n	800a780 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a776:	683a      	ldr	r2, [r7, #0]
 800a778:	4904      	ldr	r1, [pc, #16]	; (800a78c <USBD_FS_ProductStrDescriptor+0x34>)
 800a77a:	4805      	ldr	r0, [pc, #20]	; (800a790 <USBD_FS_ProductStrDescriptor+0x38>)
 800a77c:	f7ff fcd5 	bl	800a12a <USBD_GetString>
  }
  return USBD_StrDesc;
 800a780:	4b02      	ldr	r3, [pc, #8]	; (800a78c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a782:	4618      	mov	r0, r3
 800a784:	3708      	adds	r7, #8
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}
 800a78a:	bf00      	nop
 800a78c:	20001604 	.word	0x20001604
 800a790:	0800e4c4 	.word	0x0800e4c4

0800a794 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b082      	sub	sp, #8
 800a798:	af00      	add	r7, sp, #0
 800a79a:	4603      	mov	r3, r0
 800a79c:	6039      	str	r1, [r7, #0]
 800a79e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	4904      	ldr	r1, [pc, #16]	; (800a7b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a7a4:	4804      	ldr	r0, [pc, #16]	; (800a7b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a7a6:	f7ff fcc0 	bl	800a12a <USBD_GetString>
  return USBD_StrDesc;
 800a7aa:	4b02      	ldr	r3, [pc, #8]	; (800a7b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	3708      	adds	r7, #8
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}
 800a7b4:	20001604 	.word	0x20001604
 800a7b8:	0800e4dc 	.word	0x0800e4dc

0800a7bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	6039      	str	r1, [r7, #0]
 800a7c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	221a      	movs	r2, #26
 800a7cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a7ce:	f000 f843 	bl	800a858 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a7d2:	4b02      	ldr	r3, [pc, #8]	; (800a7dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3708      	adds	r7, #8
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}
 800a7dc:	20000178 	.word	0x20000178

0800a7e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b082      	sub	sp, #8
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	4603      	mov	r3, r0
 800a7e8:	6039      	str	r1, [r7, #0]
 800a7ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a7ec:	79fb      	ldrb	r3, [r7, #7]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d105      	bne.n	800a7fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a7f2:	683a      	ldr	r2, [r7, #0]
 800a7f4:	4907      	ldr	r1, [pc, #28]	; (800a814 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a7f6:	4808      	ldr	r0, [pc, #32]	; (800a818 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a7f8:	f7ff fc97 	bl	800a12a <USBD_GetString>
 800a7fc:	e004      	b.n	800a808 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a7fe:	683a      	ldr	r2, [r7, #0]
 800a800:	4904      	ldr	r1, [pc, #16]	; (800a814 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a802:	4805      	ldr	r0, [pc, #20]	; (800a818 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a804:	f7ff fc91 	bl	800a12a <USBD_GetString>
  }
  return USBD_StrDesc;
 800a808:	4b02      	ldr	r3, [pc, #8]	; (800a814 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3708      	adds	r7, #8
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}
 800a812:	bf00      	nop
 800a814:	20001604 	.word	0x20001604
 800a818:	0800e4f0 	.word	0x0800e4f0

0800a81c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b082      	sub	sp, #8
 800a820:	af00      	add	r7, sp, #0
 800a822:	4603      	mov	r3, r0
 800a824:	6039      	str	r1, [r7, #0]
 800a826:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a828:	79fb      	ldrb	r3, [r7, #7]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d105      	bne.n	800a83a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a82e:	683a      	ldr	r2, [r7, #0]
 800a830:	4907      	ldr	r1, [pc, #28]	; (800a850 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a832:	4808      	ldr	r0, [pc, #32]	; (800a854 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a834:	f7ff fc79 	bl	800a12a <USBD_GetString>
 800a838:	e004      	b.n	800a844 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a83a:	683a      	ldr	r2, [r7, #0]
 800a83c:	4904      	ldr	r1, [pc, #16]	; (800a850 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a83e:	4805      	ldr	r0, [pc, #20]	; (800a854 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a840:	f7ff fc73 	bl	800a12a <USBD_GetString>
  }
  return USBD_StrDesc;
 800a844:	4b02      	ldr	r3, [pc, #8]	; (800a850 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a846:	4618      	mov	r0, r3
 800a848:	3708      	adds	r7, #8
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	20001604 	.word	0x20001604
 800a854:	0800e4fc 	.word	0x0800e4fc

0800a858 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a85e:	4b0f      	ldr	r3, [pc, #60]	; (800a89c <Get_SerialNum+0x44>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a864:	4b0e      	ldr	r3, [pc, #56]	; (800a8a0 <Get_SerialNum+0x48>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a86a:	4b0e      	ldr	r3, [pc, #56]	; (800a8a4 <Get_SerialNum+0x4c>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	4413      	add	r3, r2
 800a876:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d009      	beq.n	800a892 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a87e:	2208      	movs	r2, #8
 800a880:	4909      	ldr	r1, [pc, #36]	; (800a8a8 <Get_SerialNum+0x50>)
 800a882:	68f8      	ldr	r0, [r7, #12]
 800a884:	f000 f814 	bl	800a8b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a888:	2204      	movs	r2, #4
 800a88a:	4908      	ldr	r1, [pc, #32]	; (800a8ac <Get_SerialNum+0x54>)
 800a88c:	68b8      	ldr	r0, [r7, #8]
 800a88e:	f000 f80f 	bl	800a8b0 <IntToUnicode>
  }
}
 800a892:	bf00      	nop
 800a894:	3710      	adds	r7, #16
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	1fff7a10 	.word	0x1fff7a10
 800a8a0:	1fff7a14 	.word	0x1fff7a14
 800a8a4:	1fff7a18 	.word	0x1fff7a18
 800a8a8:	2000017a 	.word	0x2000017a
 800a8ac:	2000018a 	.word	0x2000018a

0800a8b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b087      	sub	sp, #28
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	60b9      	str	r1, [r7, #8]
 800a8ba:	4613      	mov	r3, r2
 800a8bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	75fb      	strb	r3, [r7, #23]
 800a8c6:	e027      	b.n	800a918 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	0f1b      	lsrs	r3, r3, #28
 800a8cc:	2b09      	cmp	r3, #9
 800a8ce:	d80b      	bhi.n	800a8e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	0f1b      	lsrs	r3, r3, #28
 800a8d4:	b2da      	uxtb	r2, r3
 800a8d6:	7dfb      	ldrb	r3, [r7, #23]
 800a8d8:	005b      	lsls	r3, r3, #1
 800a8da:	4619      	mov	r1, r3
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	440b      	add	r3, r1
 800a8e0:	3230      	adds	r2, #48	; 0x30
 800a8e2:	b2d2      	uxtb	r2, r2
 800a8e4:	701a      	strb	r2, [r3, #0]
 800a8e6:	e00a      	b.n	800a8fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	0f1b      	lsrs	r3, r3, #28
 800a8ec:	b2da      	uxtb	r2, r3
 800a8ee:	7dfb      	ldrb	r3, [r7, #23]
 800a8f0:	005b      	lsls	r3, r3, #1
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	440b      	add	r3, r1
 800a8f8:	3237      	adds	r2, #55	; 0x37
 800a8fa:	b2d2      	uxtb	r2, r2
 800a8fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	011b      	lsls	r3, r3, #4
 800a902:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a904:	7dfb      	ldrb	r3, [r7, #23]
 800a906:	005b      	lsls	r3, r3, #1
 800a908:	3301      	adds	r3, #1
 800a90a:	68ba      	ldr	r2, [r7, #8]
 800a90c:	4413      	add	r3, r2
 800a90e:	2200      	movs	r2, #0
 800a910:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a912:	7dfb      	ldrb	r3, [r7, #23]
 800a914:	3301      	adds	r3, #1
 800a916:	75fb      	strb	r3, [r7, #23]
 800a918:	7dfa      	ldrb	r2, [r7, #23]
 800a91a:	79fb      	ldrb	r3, [r7, #7]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d3d3      	bcc.n	800a8c8 <IntToUnicode+0x18>
  }
}
 800a920:	bf00      	nop
 800a922:	bf00      	nop
 800a924:	371c      	adds	r7, #28
 800a926:	46bd      	mov	sp, r7
 800a928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92c:	4770      	bx	lr
	...

0800a930 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b08a      	sub	sp, #40	; 0x28
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a938:	f107 0314 	add.w	r3, r7, #20
 800a93c:	2200      	movs	r2, #0
 800a93e:	601a      	str	r2, [r3, #0]
 800a940:	605a      	str	r2, [r3, #4]
 800a942:	609a      	str	r2, [r3, #8]
 800a944:	60da      	str	r2, [r3, #12]
 800a946:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a950:	d13a      	bne.n	800a9c8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a952:	2300      	movs	r3, #0
 800a954:	613b      	str	r3, [r7, #16]
 800a956:	4b1e      	ldr	r3, [pc, #120]	; (800a9d0 <HAL_PCD_MspInit+0xa0>)
 800a958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a95a:	4a1d      	ldr	r2, [pc, #116]	; (800a9d0 <HAL_PCD_MspInit+0xa0>)
 800a95c:	f043 0301 	orr.w	r3, r3, #1
 800a960:	6313      	str	r3, [r2, #48]	; 0x30
 800a962:	4b1b      	ldr	r3, [pc, #108]	; (800a9d0 <HAL_PCD_MspInit+0xa0>)
 800a964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a966:	f003 0301 	and.w	r3, r3, #1
 800a96a:	613b      	str	r3, [r7, #16]
 800a96c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a96e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a974:	2302      	movs	r3, #2
 800a976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a978:	2300      	movs	r3, #0
 800a97a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a97c:	2303      	movs	r3, #3
 800a97e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a980:	230a      	movs	r3, #10
 800a982:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a984:	f107 0314 	add.w	r3, r7, #20
 800a988:	4619      	mov	r1, r3
 800a98a:	4812      	ldr	r0, [pc, #72]	; (800a9d4 <HAL_PCD_MspInit+0xa4>)
 800a98c:	f7f9 f804 	bl	8003998 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a990:	4b0f      	ldr	r3, [pc, #60]	; (800a9d0 <HAL_PCD_MspInit+0xa0>)
 800a992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a994:	4a0e      	ldr	r2, [pc, #56]	; (800a9d0 <HAL_PCD_MspInit+0xa0>)
 800a996:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a99a:	6353      	str	r3, [r2, #52]	; 0x34
 800a99c:	2300      	movs	r3, #0
 800a99e:	60fb      	str	r3, [r7, #12]
 800a9a0:	4b0b      	ldr	r3, [pc, #44]	; (800a9d0 <HAL_PCD_MspInit+0xa0>)
 800a9a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9a4:	4a0a      	ldr	r2, [pc, #40]	; (800a9d0 <HAL_PCD_MspInit+0xa0>)
 800a9a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a9aa:	6453      	str	r3, [r2, #68]	; 0x44
 800a9ac:	4b08      	ldr	r3, [pc, #32]	; (800a9d0 <HAL_PCD_MspInit+0xa0>)
 800a9ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a9b4:	60fb      	str	r3, [r7, #12]
 800a9b6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	2100      	movs	r1, #0
 800a9bc:	2043      	movs	r0, #67	; 0x43
 800a9be:	f7f8 fb46 	bl	800304e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a9c2:	2043      	movs	r0, #67	; 0x43
 800a9c4:	f7f8 fb5f 	bl	8003086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a9c8:	bf00      	nop
 800a9ca:	3728      	adds	r7, #40	; 0x28
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}
 800a9d0:	40023800 	.word	0x40023800
 800a9d4:	40020000 	.word	0x40020000

0800a9d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b082      	sub	sp, #8
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	4610      	mov	r0, r2
 800a9f0:	f7fe fbb4 	bl	800915c <USBD_LL_SetupStage>
}
 800a9f4:	bf00      	nop
 800a9f6:	3708      	adds	r7, #8
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b082      	sub	sp, #8
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	460b      	mov	r3, r1
 800aa06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800aa0e:	78fa      	ldrb	r2, [r7, #3]
 800aa10:	6879      	ldr	r1, [r7, #4]
 800aa12:	4613      	mov	r3, r2
 800aa14:	00db      	lsls	r3, r3, #3
 800aa16:	1a9b      	subs	r3, r3, r2
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	440b      	add	r3, r1
 800aa1c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800aa20:	681a      	ldr	r2, [r3, #0]
 800aa22:	78fb      	ldrb	r3, [r7, #3]
 800aa24:	4619      	mov	r1, r3
 800aa26:	f7fe fbee 	bl	8009206 <USBD_LL_DataOutStage>
}
 800aa2a:	bf00      	nop
 800aa2c:	3708      	adds	r7, #8
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}

0800aa32 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa32:	b580      	push	{r7, lr}
 800aa34:	b082      	sub	sp, #8
 800aa36:	af00      	add	r7, sp, #0
 800aa38:	6078      	str	r0, [r7, #4]
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800aa44:	78fa      	ldrb	r2, [r7, #3]
 800aa46:	6879      	ldr	r1, [r7, #4]
 800aa48:	4613      	mov	r3, r2
 800aa4a:	00db      	lsls	r3, r3, #3
 800aa4c:	1a9b      	subs	r3, r3, r2
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	440b      	add	r3, r1
 800aa52:	3348      	adds	r3, #72	; 0x48
 800aa54:	681a      	ldr	r2, [r3, #0]
 800aa56:	78fb      	ldrb	r3, [r7, #3]
 800aa58:	4619      	mov	r1, r3
 800aa5a:	f7fe fc37 	bl	80092cc <USBD_LL_DataInStage>
}
 800aa5e:	bf00      	nop
 800aa60:	3708      	adds	r7, #8
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}

0800aa66 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa66:	b580      	push	{r7, lr}
 800aa68:	b082      	sub	sp, #8
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aa74:	4618      	mov	r0, r3
 800aa76:	f7fe fd4b 	bl	8009510 <USBD_LL_SOF>
}
 800aa7a:	bf00      	nop
 800aa7c:	3708      	adds	r7, #8
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}

0800aa82 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa82:	b580      	push	{r7, lr}
 800aa84:	b084      	sub	sp, #16
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	68db      	ldr	r3, [r3, #12]
 800aa92:	2b02      	cmp	r3, #2
 800aa94:	d001      	beq.n	800aa9a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800aa96:	f7f6 fba5 	bl	80011e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aaa0:	7bfa      	ldrb	r2, [r7, #15]
 800aaa2:	4611      	mov	r1, r2
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f7fe fcf5 	bl	8009494 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aab0:	4618      	mov	r0, r3
 800aab2:	f7fe fca1 	bl	80093f8 <USBD_LL_Reset>
}
 800aab6:	bf00      	nop
 800aab8:	3710      	adds	r7, #16
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}
	...

0800aac0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b082      	sub	sp, #8
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aace:	4618      	mov	r0, r3
 800aad0:	f7fe fcf0 	bl	80094b4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	6812      	ldr	r2, [r2, #0]
 800aae2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800aae6:	f043 0301 	orr.w	r3, r3, #1
 800aaea:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6a1b      	ldr	r3, [r3, #32]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d005      	beq.n	800ab00 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aaf4:	4b04      	ldr	r3, [pc, #16]	; (800ab08 <HAL_PCD_SuspendCallback+0x48>)
 800aaf6:	691b      	ldr	r3, [r3, #16]
 800aaf8:	4a03      	ldr	r2, [pc, #12]	; (800ab08 <HAL_PCD_SuspendCallback+0x48>)
 800aafa:	f043 0306 	orr.w	r3, r3, #6
 800aafe:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ab00:	bf00      	nop
 800ab02:	3708      	adds	r7, #8
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd80      	pop	{r7, pc}
 800ab08:	e000ed00 	.word	0xe000ed00

0800ab0c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f7fe fce0 	bl	80094e0 <USBD_LL_Resume>
}
 800ab20:	bf00      	nop
 800ab22:	3708      	adds	r7, #8
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b082      	sub	sp, #8
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
 800ab30:	460b      	mov	r3, r1
 800ab32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab3a:	78fa      	ldrb	r2, [r7, #3]
 800ab3c:	4611      	mov	r1, r2
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f7fe fd2e 	bl	80095a0 <USBD_LL_IsoOUTIncomplete>
}
 800ab44:	bf00      	nop
 800ab46:	3708      	adds	r7, #8
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}

0800ab4c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b082      	sub	sp, #8
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	460b      	mov	r3, r1
 800ab56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab5e:	78fa      	ldrb	r2, [r7, #3]
 800ab60:	4611      	mov	r1, r2
 800ab62:	4618      	mov	r0, r3
 800ab64:	f7fe fcf6 	bl	8009554 <USBD_LL_IsoINIncomplete>
}
 800ab68:	bf00      	nop
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b082      	sub	sp, #8
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7fe fd34 	bl	80095ec <USBD_LL_DevConnected>
}
 800ab84:	bf00      	nop
 800ab86:	3708      	adds	r7, #8
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b082      	sub	sp, #8
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7fe fd31 	bl	8009602 <USBD_LL_DevDisconnected>
}
 800aba0:	bf00      	nop
 800aba2:	3708      	adds	r7, #8
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	781b      	ldrb	r3, [r3, #0]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d13c      	bne.n	800ac32 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800abb8:	4a20      	ldr	r2, [pc, #128]	; (800ac3c <USBD_LL_Init+0x94>)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	4a1e      	ldr	r2, [pc, #120]	; (800ac3c <USBD_LL_Init+0x94>)
 800abc4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800abc8:	4b1c      	ldr	r3, [pc, #112]	; (800ac3c <USBD_LL_Init+0x94>)
 800abca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800abce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800abd0:	4b1a      	ldr	r3, [pc, #104]	; (800ac3c <USBD_LL_Init+0x94>)
 800abd2:	2204      	movs	r2, #4
 800abd4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800abd6:	4b19      	ldr	r3, [pc, #100]	; (800ac3c <USBD_LL_Init+0x94>)
 800abd8:	2202      	movs	r2, #2
 800abda:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800abdc:	4b17      	ldr	r3, [pc, #92]	; (800ac3c <USBD_LL_Init+0x94>)
 800abde:	2200      	movs	r2, #0
 800abe0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800abe2:	4b16      	ldr	r3, [pc, #88]	; (800ac3c <USBD_LL_Init+0x94>)
 800abe4:	2202      	movs	r2, #2
 800abe6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800abe8:	4b14      	ldr	r3, [pc, #80]	; (800ac3c <USBD_LL_Init+0x94>)
 800abea:	2200      	movs	r2, #0
 800abec:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800abee:	4b13      	ldr	r3, [pc, #76]	; (800ac3c <USBD_LL_Init+0x94>)
 800abf0:	2200      	movs	r2, #0
 800abf2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800abf4:	4b11      	ldr	r3, [pc, #68]	; (800ac3c <USBD_LL_Init+0x94>)
 800abf6:	2200      	movs	r2, #0
 800abf8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800abfa:	4b10      	ldr	r3, [pc, #64]	; (800ac3c <USBD_LL_Init+0x94>)
 800abfc:	2200      	movs	r2, #0
 800abfe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ac00:	4b0e      	ldr	r3, [pc, #56]	; (800ac3c <USBD_LL_Init+0x94>)
 800ac02:	2200      	movs	r2, #0
 800ac04:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ac06:	480d      	ldr	r0, [pc, #52]	; (800ac3c <USBD_LL_Init+0x94>)
 800ac08:	f7f9 f961 	bl	8003ece <HAL_PCD_Init>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d001      	beq.n	800ac16 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ac12:	f7f6 fae7 	bl	80011e4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ac16:	2180      	movs	r1, #128	; 0x80
 800ac18:	4808      	ldr	r0, [pc, #32]	; (800ac3c <USBD_LL_Init+0x94>)
 800ac1a:	f7fa fabe 	bl	800519a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ac1e:	2240      	movs	r2, #64	; 0x40
 800ac20:	2100      	movs	r1, #0
 800ac22:	4806      	ldr	r0, [pc, #24]	; (800ac3c <USBD_LL_Init+0x94>)
 800ac24:	f7fa fa72 	bl	800510c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ac28:	2280      	movs	r2, #128	; 0x80
 800ac2a:	2101      	movs	r1, #1
 800ac2c:	4803      	ldr	r0, [pc, #12]	; (800ac3c <USBD_LL_Init+0x94>)
 800ac2e:	f7fa fa6d 	bl	800510c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ac32:	2300      	movs	r3, #0
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	3708      	adds	r7, #8
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}
 800ac3c:	20001804 	.word	0x20001804

0800ac40 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ac56:	4618      	mov	r0, r3
 800ac58:	f7f9 fa56 	bl	8004108 <HAL_PCD_Start>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac60:	7bfb      	ldrb	r3, [r7, #15]
 800ac62:	4618      	mov	r0, r3
 800ac64:	f000 f942 	bl	800aeec <USBD_Get_USB_Status>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac6c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3710      	adds	r7, #16
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}

0800ac76 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ac76:	b580      	push	{r7, lr}
 800ac78:	b084      	sub	sp, #16
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	6078      	str	r0, [r7, #4]
 800ac7e:	4608      	mov	r0, r1
 800ac80:	4611      	mov	r1, r2
 800ac82:	461a      	mov	r2, r3
 800ac84:	4603      	mov	r3, r0
 800ac86:	70fb      	strb	r3, [r7, #3]
 800ac88:	460b      	mov	r3, r1
 800ac8a:	70bb      	strb	r3, [r7, #2]
 800ac8c:	4613      	mov	r3, r2
 800ac8e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac90:	2300      	movs	r3, #0
 800ac92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac94:	2300      	movs	r3, #0
 800ac96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ac9e:	78bb      	ldrb	r3, [r7, #2]
 800aca0:	883a      	ldrh	r2, [r7, #0]
 800aca2:	78f9      	ldrb	r1, [r7, #3]
 800aca4:	f7f9 fe3a 	bl	800491c <HAL_PCD_EP_Open>
 800aca8:	4603      	mov	r3, r0
 800acaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acac:	7bfb      	ldrb	r3, [r7, #15]
 800acae:	4618      	mov	r0, r3
 800acb0:	f000 f91c 	bl	800aeec <USBD_Get_USB_Status>
 800acb4:	4603      	mov	r3, r0
 800acb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800acb8:	7bbb      	ldrb	r3, [r7, #14]
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3710      	adds	r7, #16
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}

0800acc2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800acc2:	b580      	push	{r7, lr}
 800acc4:	b084      	sub	sp, #16
 800acc6:	af00      	add	r7, sp, #0
 800acc8:	6078      	str	r0, [r7, #4]
 800acca:	460b      	mov	r3, r1
 800accc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acce:	2300      	movs	r3, #0
 800acd0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acd2:	2300      	movs	r3, #0
 800acd4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800acdc:	78fa      	ldrb	r2, [r7, #3]
 800acde:	4611      	mov	r1, r2
 800ace0:	4618      	mov	r0, r3
 800ace2:	f7f9 fe83 	bl	80049ec <HAL_PCD_EP_Close>
 800ace6:	4603      	mov	r3, r0
 800ace8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acea:	7bfb      	ldrb	r3, [r7, #15]
 800acec:	4618      	mov	r0, r3
 800acee:	f000 f8fd 	bl	800aeec <USBD_Get_USB_Status>
 800acf2:	4603      	mov	r3, r0
 800acf4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800acf6:	7bbb      	ldrb	r3, [r7, #14]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b084      	sub	sp, #16
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
 800ad08:	460b      	mov	r3, r1
 800ad0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad10:	2300      	movs	r3, #0
 800ad12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ad1a:	78fa      	ldrb	r2, [r7, #3]
 800ad1c:	4611      	mov	r1, r2
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f7f9 ff5b 	bl	8004bda <HAL_PCD_EP_SetStall>
 800ad24:	4603      	mov	r3, r0
 800ad26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad28:	7bfb      	ldrb	r3, [r7, #15]
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f000 f8de 	bl	800aeec <USBD_Get_USB_Status>
 800ad30:	4603      	mov	r3, r0
 800ad32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad34:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3710      	adds	r7, #16
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}

0800ad3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b084      	sub	sp, #16
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
 800ad46:	460b      	mov	r3, r1
 800ad48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ad58:	78fa      	ldrb	r2, [r7, #3]
 800ad5a:	4611      	mov	r1, r2
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f7f9 ffa0 	bl	8004ca2 <HAL_PCD_EP_ClrStall>
 800ad62:	4603      	mov	r3, r0
 800ad64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad66:	7bfb      	ldrb	r3, [r7, #15]
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f000 f8bf 	bl	800aeec <USBD_Get_USB_Status>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad72:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3710      	adds	r7, #16
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}

0800ad7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b085      	sub	sp, #20
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
 800ad84:	460b      	mov	r3, r1
 800ad86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ad8e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ad90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	da0b      	bge.n	800adb0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ad98:	78fb      	ldrb	r3, [r7, #3]
 800ad9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ad9e:	68f9      	ldr	r1, [r7, #12]
 800ada0:	4613      	mov	r3, r2
 800ada2:	00db      	lsls	r3, r3, #3
 800ada4:	1a9b      	subs	r3, r3, r2
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	440b      	add	r3, r1
 800adaa:	333e      	adds	r3, #62	; 0x3e
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	e00b      	b.n	800adc8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800adb0:	78fb      	ldrb	r3, [r7, #3]
 800adb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800adb6:	68f9      	ldr	r1, [r7, #12]
 800adb8:	4613      	mov	r3, r2
 800adba:	00db      	lsls	r3, r3, #3
 800adbc:	1a9b      	subs	r3, r3, r2
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	440b      	add	r3, r1
 800adc2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800adc6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3714      	adds	r7, #20
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	460b      	mov	r3, r1
 800adde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ade0:	2300      	movs	r3, #0
 800ade2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ade4:	2300      	movs	r3, #0
 800ade6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800adee:	78fa      	ldrb	r2, [r7, #3]
 800adf0:	4611      	mov	r1, r2
 800adf2:	4618      	mov	r0, r3
 800adf4:	f7f9 fd6d 	bl	80048d2 <HAL_PCD_SetAddress>
 800adf8:	4603      	mov	r3, r0
 800adfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800adfc:	7bfb      	ldrb	r3, [r7, #15]
 800adfe:	4618      	mov	r0, r3
 800ae00:	f000 f874 	bl	800aeec <USBD_Get_USB_Status>
 800ae04:	4603      	mov	r3, r0
 800ae06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae08:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	3710      	adds	r7, #16
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}

0800ae12 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ae12:	b580      	push	{r7, lr}
 800ae14:	b086      	sub	sp, #24
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	60f8      	str	r0, [r7, #12]
 800ae1a:	607a      	str	r2, [r7, #4]
 800ae1c:	603b      	str	r3, [r7, #0]
 800ae1e:	460b      	mov	r3, r1
 800ae20:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae22:	2300      	movs	r3, #0
 800ae24:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae26:	2300      	movs	r3, #0
 800ae28:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ae30:	7af9      	ldrb	r1, [r7, #11]
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	f7f9 fe86 	bl	8004b46 <HAL_PCD_EP_Transmit>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae3e:	7dfb      	ldrb	r3, [r7, #23]
 800ae40:	4618      	mov	r0, r3
 800ae42:	f000 f853 	bl	800aeec <USBD_Get_USB_Status>
 800ae46:	4603      	mov	r3, r0
 800ae48:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ae4a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3718      	adds	r7, #24
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b086      	sub	sp, #24
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	60f8      	str	r0, [r7, #12]
 800ae5c:	607a      	str	r2, [r7, #4]
 800ae5e:	603b      	str	r3, [r7, #0]
 800ae60:	460b      	mov	r3, r1
 800ae62:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae64:	2300      	movs	r3, #0
 800ae66:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ae72:	7af9      	ldrb	r1, [r7, #11]
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	f7f9 fe02 	bl	8004a80 <HAL_PCD_EP_Receive>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae80:	7dfb      	ldrb	r3, [r7, #23]
 800ae82:	4618      	mov	r0, r3
 800ae84:	f000 f832 	bl	800aeec <USBD_Get_USB_Status>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ae8c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3718      	adds	r7, #24
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}

0800ae96 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae96:	b580      	push	{r7, lr}
 800ae98:	b082      	sub	sp, #8
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	6078      	str	r0, [r7, #4]
 800ae9e:	460b      	mov	r3, r1
 800aea0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800aea8:	78fa      	ldrb	r2, [r7, #3]
 800aeaa:	4611      	mov	r1, r2
 800aeac:	4618      	mov	r0, r3
 800aeae:	f7f9 fe32 	bl	8004b16 <HAL_PCD_EP_GetRxCount>
 800aeb2:	4603      	mov	r3, r0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3708      	adds	r7, #8
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b083      	sub	sp, #12
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800aec4:	4b03      	ldr	r3, [pc, #12]	; (800aed4 <USBD_static_malloc+0x18>)
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	370c      	adds	r7, #12
 800aeca:	46bd      	mov	sp, r7
 800aecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed0:	4770      	bx	lr
 800aed2:	bf00      	nop
 800aed4:	20001c0c 	.word	0x20001c0c

0800aed8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aed8:	b480      	push	{r7}
 800aeda:	b083      	sub	sp, #12
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]

}
 800aee0:	bf00      	nop
 800aee2:	370c      	adds	r7, #12
 800aee4:	46bd      	mov	sp, r7
 800aee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeea:	4770      	bx	lr

0800aeec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b085      	sub	sp, #20
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	4603      	mov	r3, r0
 800aef4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aef6:	2300      	movs	r3, #0
 800aef8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aefa:	79fb      	ldrb	r3, [r7, #7]
 800aefc:	2b03      	cmp	r3, #3
 800aefe:	d817      	bhi.n	800af30 <USBD_Get_USB_Status+0x44>
 800af00:	a201      	add	r2, pc, #4	; (adr r2, 800af08 <USBD_Get_USB_Status+0x1c>)
 800af02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af06:	bf00      	nop
 800af08:	0800af19 	.word	0x0800af19
 800af0c:	0800af1f 	.word	0x0800af1f
 800af10:	0800af25 	.word	0x0800af25
 800af14:	0800af2b 	.word	0x0800af2b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800af18:	2300      	movs	r3, #0
 800af1a:	73fb      	strb	r3, [r7, #15]
    break;
 800af1c:	e00b      	b.n	800af36 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800af1e:	2303      	movs	r3, #3
 800af20:	73fb      	strb	r3, [r7, #15]
    break;
 800af22:	e008      	b.n	800af36 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800af24:	2301      	movs	r3, #1
 800af26:	73fb      	strb	r3, [r7, #15]
    break;
 800af28:	e005      	b.n	800af36 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800af2a:	2303      	movs	r3, #3
 800af2c:	73fb      	strb	r3, [r7, #15]
    break;
 800af2e:	e002      	b.n	800af36 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800af30:	2303      	movs	r3, #3
 800af32:	73fb      	strb	r3, [r7, #15]
    break;
 800af34:	bf00      	nop
  }
  return usb_status;
 800af36:	7bfb      	ldrb	r3, [r7, #15]
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3714      	adds	r7, #20
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr

0800af44 <main>:
 */

#include "main.h"

int main(void)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	af00      	add	r7, sp, #0

	hwInit();
 800af48:	f7f7 fed8 	bl	8002cfc <hwInit>
	apInit();
 800af4c:	f7f6 f844 	bl	8000fd8 <apInit>

	apMain();
 800af50:	f7f6 f85a 	bl	8001008 <apMain>
	return 0;
 800af54:	2300      	movs	r3, #0
}
 800af56:	4618      	mov	r0, r3
 800af58:	bd80      	pop	{r7, pc}
	...

0800af5c <__errno>:
 800af5c:	4b01      	ldr	r3, [pc, #4]	; (800af64 <__errno+0x8>)
 800af5e:	6818      	ldr	r0, [r3, #0]
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	20000194 	.word	0x20000194

0800af68 <__libc_init_array>:
 800af68:	b570      	push	{r4, r5, r6, lr}
 800af6a:	4d0d      	ldr	r5, [pc, #52]	; (800afa0 <__libc_init_array+0x38>)
 800af6c:	4c0d      	ldr	r4, [pc, #52]	; (800afa4 <__libc_init_array+0x3c>)
 800af6e:	1b64      	subs	r4, r4, r5
 800af70:	10a4      	asrs	r4, r4, #2
 800af72:	2600      	movs	r6, #0
 800af74:	42a6      	cmp	r6, r4
 800af76:	d109      	bne.n	800af8c <__libc_init_array+0x24>
 800af78:	4d0b      	ldr	r5, [pc, #44]	; (800afa8 <__libc_init_array+0x40>)
 800af7a:	4c0c      	ldr	r4, [pc, #48]	; (800afac <__libc_init_array+0x44>)
 800af7c:	f003 f9c6 	bl	800e30c <_init>
 800af80:	1b64      	subs	r4, r4, r5
 800af82:	10a4      	asrs	r4, r4, #2
 800af84:	2600      	movs	r6, #0
 800af86:	42a6      	cmp	r6, r4
 800af88:	d105      	bne.n	800af96 <__libc_init_array+0x2e>
 800af8a:	bd70      	pop	{r4, r5, r6, pc}
 800af8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800af90:	4798      	blx	r3
 800af92:	3601      	adds	r6, #1
 800af94:	e7ee      	b.n	800af74 <__libc_init_array+0xc>
 800af96:	f855 3b04 	ldr.w	r3, [r5], #4
 800af9a:	4798      	blx	r3
 800af9c:	3601      	adds	r6, #1
 800af9e:	e7f2      	b.n	800af86 <__libc_init_array+0x1e>
 800afa0:	0800e964 	.word	0x0800e964
 800afa4:	0800e964 	.word	0x0800e964
 800afa8:	0800e964 	.word	0x0800e964
 800afac:	0800e968 	.word	0x0800e968

0800afb0 <memset>:
 800afb0:	4402      	add	r2, r0
 800afb2:	4603      	mov	r3, r0
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d100      	bne.n	800afba <memset+0xa>
 800afb8:	4770      	bx	lr
 800afba:	f803 1b01 	strb.w	r1, [r3], #1
 800afbe:	e7f9      	b.n	800afb4 <memset+0x4>

0800afc0 <strcpy>:
 800afc0:	4603      	mov	r3, r0
 800afc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800afc6:	f803 2b01 	strb.w	r2, [r3], #1
 800afca:	2a00      	cmp	r2, #0
 800afcc:	d1f9      	bne.n	800afc2 <strcpy+0x2>
 800afce:	4770      	bx	lr

0800afd0 <sulp>:
 800afd0:	b570      	push	{r4, r5, r6, lr}
 800afd2:	4604      	mov	r4, r0
 800afd4:	460d      	mov	r5, r1
 800afd6:	ec45 4b10 	vmov	d0, r4, r5
 800afda:	4616      	mov	r6, r2
 800afdc:	f001 fe5a 	bl	800cc94 <__ulp>
 800afe0:	ec51 0b10 	vmov	r0, r1, d0
 800afe4:	b17e      	cbz	r6, 800b006 <sulp+0x36>
 800afe6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800afea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800afee:	2b00      	cmp	r3, #0
 800aff0:	dd09      	ble.n	800b006 <sulp+0x36>
 800aff2:	051b      	lsls	r3, r3, #20
 800aff4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800aff8:	2400      	movs	r4, #0
 800affa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800affe:	4622      	mov	r2, r4
 800b000:	462b      	mov	r3, r5
 800b002:	f7f5 fb11 	bl	8000628 <__aeabi_dmul>
 800b006:	bd70      	pop	{r4, r5, r6, pc}

0800b008 <_strtod_l>:
 800b008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	ed2d 8b02 	vpush	{d8}
 800b010:	b09d      	sub	sp, #116	; 0x74
 800b012:	461f      	mov	r7, r3
 800b014:	2300      	movs	r3, #0
 800b016:	9318      	str	r3, [sp, #96]	; 0x60
 800b018:	4ba2      	ldr	r3, [pc, #648]	; (800b2a4 <_strtod_l+0x29c>)
 800b01a:	9213      	str	r2, [sp, #76]	; 0x4c
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	9305      	str	r3, [sp, #20]
 800b020:	4604      	mov	r4, r0
 800b022:	4618      	mov	r0, r3
 800b024:	4688      	mov	r8, r1
 800b026:	f7f5 f8e5 	bl	80001f4 <strlen>
 800b02a:	f04f 0a00 	mov.w	sl, #0
 800b02e:	4605      	mov	r5, r0
 800b030:	f04f 0b00 	mov.w	fp, #0
 800b034:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b038:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b03a:	781a      	ldrb	r2, [r3, #0]
 800b03c:	2a2b      	cmp	r2, #43	; 0x2b
 800b03e:	d04e      	beq.n	800b0de <_strtod_l+0xd6>
 800b040:	d83b      	bhi.n	800b0ba <_strtod_l+0xb2>
 800b042:	2a0d      	cmp	r2, #13
 800b044:	d834      	bhi.n	800b0b0 <_strtod_l+0xa8>
 800b046:	2a08      	cmp	r2, #8
 800b048:	d834      	bhi.n	800b0b4 <_strtod_l+0xac>
 800b04a:	2a00      	cmp	r2, #0
 800b04c:	d03e      	beq.n	800b0cc <_strtod_l+0xc4>
 800b04e:	2300      	movs	r3, #0
 800b050:	930a      	str	r3, [sp, #40]	; 0x28
 800b052:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b054:	7833      	ldrb	r3, [r6, #0]
 800b056:	2b30      	cmp	r3, #48	; 0x30
 800b058:	f040 80b0 	bne.w	800b1bc <_strtod_l+0x1b4>
 800b05c:	7873      	ldrb	r3, [r6, #1]
 800b05e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b062:	2b58      	cmp	r3, #88	; 0x58
 800b064:	d168      	bne.n	800b138 <_strtod_l+0x130>
 800b066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b068:	9301      	str	r3, [sp, #4]
 800b06a:	ab18      	add	r3, sp, #96	; 0x60
 800b06c:	9702      	str	r7, [sp, #8]
 800b06e:	9300      	str	r3, [sp, #0]
 800b070:	4a8d      	ldr	r2, [pc, #564]	; (800b2a8 <_strtod_l+0x2a0>)
 800b072:	ab19      	add	r3, sp, #100	; 0x64
 800b074:	a917      	add	r1, sp, #92	; 0x5c
 800b076:	4620      	mov	r0, r4
 800b078:	f000 ff72 	bl	800bf60 <__gethex>
 800b07c:	f010 0707 	ands.w	r7, r0, #7
 800b080:	4605      	mov	r5, r0
 800b082:	d005      	beq.n	800b090 <_strtod_l+0x88>
 800b084:	2f06      	cmp	r7, #6
 800b086:	d12c      	bne.n	800b0e2 <_strtod_l+0xda>
 800b088:	3601      	adds	r6, #1
 800b08a:	2300      	movs	r3, #0
 800b08c:	9617      	str	r6, [sp, #92]	; 0x5c
 800b08e:	930a      	str	r3, [sp, #40]	; 0x28
 800b090:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b092:	2b00      	cmp	r3, #0
 800b094:	f040 8590 	bne.w	800bbb8 <_strtod_l+0xbb0>
 800b098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b09a:	b1eb      	cbz	r3, 800b0d8 <_strtod_l+0xd0>
 800b09c:	4652      	mov	r2, sl
 800b09e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b0a2:	ec43 2b10 	vmov	d0, r2, r3
 800b0a6:	b01d      	add	sp, #116	; 0x74
 800b0a8:	ecbd 8b02 	vpop	{d8}
 800b0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0b0:	2a20      	cmp	r2, #32
 800b0b2:	d1cc      	bne.n	800b04e <_strtod_l+0x46>
 800b0b4:	3301      	adds	r3, #1
 800b0b6:	9317      	str	r3, [sp, #92]	; 0x5c
 800b0b8:	e7be      	b.n	800b038 <_strtod_l+0x30>
 800b0ba:	2a2d      	cmp	r2, #45	; 0x2d
 800b0bc:	d1c7      	bne.n	800b04e <_strtod_l+0x46>
 800b0be:	2201      	movs	r2, #1
 800b0c0:	920a      	str	r2, [sp, #40]	; 0x28
 800b0c2:	1c5a      	adds	r2, r3, #1
 800b0c4:	9217      	str	r2, [sp, #92]	; 0x5c
 800b0c6:	785b      	ldrb	r3, [r3, #1]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d1c2      	bne.n	800b052 <_strtod_l+0x4a>
 800b0cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b0ce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	f040 856e 	bne.w	800bbb4 <_strtod_l+0xbac>
 800b0d8:	4652      	mov	r2, sl
 800b0da:	465b      	mov	r3, fp
 800b0dc:	e7e1      	b.n	800b0a2 <_strtod_l+0x9a>
 800b0de:	2200      	movs	r2, #0
 800b0e0:	e7ee      	b.n	800b0c0 <_strtod_l+0xb8>
 800b0e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b0e4:	b13a      	cbz	r2, 800b0f6 <_strtod_l+0xee>
 800b0e6:	2135      	movs	r1, #53	; 0x35
 800b0e8:	a81a      	add	r0, sp, #104	; 0x68
 800b0ea:	f001 fede 	bl	800ceaa <__copybits>
 800b0ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f001 fa9d 	bl	800c630 <_Bfree>
 800b0f6:	3f01      	subs	r7, #1
 800b0f8:	2f04      	cmp	r7, #4
 800b0fa:	d806      	bhi.n	800b10a <_strtod_l+0x102>
 800b0fc:	e8df f007 	tbb	[pc, r7]
 800b100:	1714030a 	.word	0x1714030a
 800b104:	0a          	.byte	0x0a
 800b105:	00          	.byte	0x00
 800b106:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800b10a:	0728      	lsls	r0, r5, #28
 800b10c:	d5c0      	bpl.n	800b090 <_strtod_l+0x88>
 800b10e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800b112:	e7bd      	b.n	800b090 <_strtod_l+0x88>
 800b114:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800b118:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b11a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b11e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b122:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b126:	e7f0      	b.n	800b10a <_strtod_l+0x102>
 800b128:	f8df b180 	ldr.w	fp, [pc, #384]	; 800b2ac <_strtod_l+0x2a4>
 800b12c:	e7ed      	b.n	800b10a <_strtod_l+0x102>
 800b12e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b132:	f04f 3aff 	mov.w	sl, #4294967295
 800b136:	e7e8      	b.n	800b10a <_strtod_l+0x102>
 800b138:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b13a:	1c5a      	adds	r2, r3, #1
 800b13c:	9217      	str	r2, [sp, #92]	; 0x5c
 800b13e:	785b      	ldrb	r3, [r3, #1]
 800b140:	2b30      	cmp	r3, #48	; 0x30
 800b142:	d0f9      	beq.n	800b138 <_strtod_l+0x130>
 800b144:	2b00      	cmp	r3, #0
 800b146:	d0a3      	beq.n	800b090 <_strtod_l+0x88>
 800b148:	2301      	movs	r3, #1
 800b14a:	f04f 0900 	mov.w	r9, #0
 800b14e:	9304      	str	r3, [sp, #16]
 800b150:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b152:	9308      	str	r3, [sp, #32]
 800b154:	f8cd 901c 	str.w	r9, [sp, #28]
 800b158:	464f      	mov	r7, r9
 800b15a:	220a      	movs	r2, #10
 800b15c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b15e:	7806      	ldrb	r6, [r0, #0]
 800b160:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b164:	b2d9      	uxtb	r1, r3
 800b166:	2909      	cmp	r1, #9
 800b168:	d92a      	bls.n	800b1c0 <_strtod_l+0x1b8>
 800b16a:	9905      	ldr	r1, [sp, #20]
 800b16c:	462a      	mov	r2, r5
 800b16e:	f002 fa99 	bl	800d6a4 <strncmp>
 800b172:	b398      	cbz	r0, 800b1dc <_strtod_l+0x1d4>
 800b174:	2000      	movs	r0, #0
 800b176:	4632      	mov	r2, r6
 800b178:	463d      	mov	r5, r7
 800b17a:	9005      	str	r0, [sp, #20]
 800b17c:	4603      	mov	r3, r0
 800b17e:	2a65      	cmp	r2, #101	; 0x65
 800b180:	d001      	beq.n	800b186 <_strtod_l+0x17e>
 800b182:	2a45      	cmp	r2, #69	; 0x45
 800b184:	d118      	bne.n	800b1b8 <_strtod_l+0x1b0>
 800b186:	b91d      	cbnz	r5, 800b190 <_strtod_l+0x188>
 800b188:	9a04      	ldr	r2, [sp, #16]
 800b18a:	4302      	orrs	r2, r0
 800b18c:	d09e      	beq.n	800b0cc <_strtod_l+0xc4>
 800b18e:	2500      	movs	r5, #0
 800b190:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800b194:	f108 0201 	add.w	r2, r8, #1
 800b198:	9217      	str	r2, [sp, #92]	; 0x5c
 800b19a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800b19e:	2a2b      	cmp	r2, #43	; 0x2b
 800b1a0:	d075      	beq.n	800b28e <_strtod_l+0x286>
 800b1a2:	2a2d      	cmp	r2, #45	; 0x2d
 800b1a4:	d07b      	beq.n	800b29e <_strtod_l+0x296>
 800b1a6:	f04f 0c00 	mov.w	ip, #0
 800b1aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b1ae:	2909      	cmp	r1, #9
 800b1b0:	f240 8082 	bls.w	800b2b8 <_strtod_l+0x2b0>
 800b1b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b1b8:	2600      	movs	r6, #0
 800b1ba:	e09d      	b.n	800b2f8 <_strtod_l+0x2f0>
 800b1bc:	2300      	movs	r3, #0
 800b1be:	e7c4      	b.n	800b14a <_strtod_l+0x142>
 800b1c0:	2f08      	cmp	r7, #8
 800b1c2:	bfd8      	it	le
 800b1c4:	9907      	ldrle	r1, [sp, #28]
 800b1c6:	f100 0001 	add.w	r0, r0, #1
 800b1ca:	bfda      	itte	le
 800b1cc:	fb02 3301 	mlale	r3, r2, r1, r3
 800b1d0:	9307      	strle	r3, [sp, #28]
 800b1d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800b1d6:	3701      	adds	r7, #1
 800b1d8:	9017      	str	r0, [sp, #92]	; 0x5c
 800b1da:	e7bf      	b.n	800b15c <_strtod_l+0x154>
 800b1dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b1de:	195a      	adds	r2, r3, r5
 800b1e0:	9217      	str	r2, [sp, #92]	; 0x5c
 800b1e2:	5d5a      	ldrb	r2, [r3, r5]
 800b1e4:	2f00      	cmp	r7, #0
 800b1e6:	d037      	beq.n	800b258 <_strtod_l+0x250>
 800b1e8:	9005      	str	r0, [sp, #20]
 800b1ea:	463d      	mov	r5, r7
 800b1ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b1f0:	2b09      	cmp	r3, #9
 800b1f2:	d912      	bls.n	800b21a <_strtod_l+0x212>
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	e7c2      	b.n	800b17e <_strtod_l+0x176>
 800b1f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b1fa:	1c5a      	adds	r2, r3, #1
 800b1fc:	9217      	str	r2, [sp, #92]	; 0x5c
 800b1fe:	785a      	ldrb	r2, [r3, #1]
 800b200:	3001      	adds	r0, #1
 800b202:	2a30      	cmp	r2, #48	; 0x30
 800b204:	d0f8      	beq.n	800b1f8 <_strtod_l+0x1f0>
 800b206:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b20a:	2b08      	cmp	r3, #8
 800b20c:	f200 84d9 	bhi.w	800bbc2 <_strtod_l+0xbba>
 800b210:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b212:	9005      	str	r0, [sp, #20]
 800b214:	2000      	movs	r0, #0
 800b216:	9308      	str	r3, [sp, #32]
 800b218:	4605      	mov	r5, r0
 800b21a:	3a30      	subs	r2, #48	; 0x30
 800b21c:	f100 0301 	add.w	r3, r0, #1
 800b220:	d014      	beq.n	800b24c <_strtod_l+0x244>
 800b222:	9905      	ldr	r1, [sp, #20]
 800b224:	4419      	add	r1, r3
 800b226:	9105      	str	r1, [sp, #20]
 800b228:	462b      	mov	r3, r5
 800b22a:	eb00 0e05 	add.w	lr, r0, r5
 800b22e:	210a      	movs	r1, #10
 800b230:	4573      	cmp	r3, lr
 800b232:	d113      	bne.n	800b25c <_strtod_l+0x254>
 800b234:	182b      	adds	r3, r5, r0
 800b236:	2b08      	cmp	r3, #8
 800b238:	f105 0501 	add.w	r5, r5, #1
 800b23c:	4405      	add	r5, r0
 800b23e:	dc1c      	bgt.n	800b27a <_strtod_l+0x272>
 800b240:	9907      	ldr	r1, [sp, #28]
 800b242:	230a      	movs	r3, #10
 800b244:	fb03 2301 	mla	r3, r3, r1, r2
 800b248:	9307      	str	r3, [sp, #28]
 800b24a:	2300      	movs	r3, #0
 800b24c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b24e:	1c51      	adds	r1, r2, #1
 800b250:	9117      	str	r1, [sp, #92]	; 0x5c
 800b252:	7852      	ldrb	r2, [r2, #1]
 800b254:	4618      	mov	r0, r3
 800b256:	e7c9      	b.n	800b1ec <_strtod_l+0x1e4>
 800b258:	4638      	mov	r0, r7
 800b25a:	e7d2      	b.n	800b202 <_strtod_l+0x1fa>
 800b25c:	2b08      	cmp	r3, #8
 800b25e:	dc04      	bgt.n	800b26a <_strtod_l+0x262>
 800b260:	9e07      	ldr	r6, [sp, #28]
 800b262:	434e      	muls	r6, r1
 800b264:	9607      	str	r6, [sp, #28]
 800b266:	3301      	adds	r3, #1
 800b268:	e7e2      	b.n	800b230 <_strtod_l+0x228>
 800b26a:	f103 0c01 	add.w	ip, r3, #1
 800b26e:	f1bc 0f10 	cmp.w	ip, #16
 800b272:	bfd8      	it	le
 800b274:	fb01 f909 	mulle.w	r9, r1, r9
 800b278:	e7f5      	b.n	800b266 <_strtod_l+0x25e>
 800b27a:	2d10      	cmp	r5, #16
 800b27c:	bfdc      	itt	le
 800b27e:	230a      	movle	r3, #10
 800b280:	fb03 2909 	mlale	r9, r3, r9, r2
 800b284:	e7e1      	b.n	800b24a <_strtod_l+0x242>
 800b286:	2300      	movs	r3, #0
 800b288:	9305      	str	r3, [sp, #20]
 800b28a:	2301      	movs	r3, #1
 800b28c:	e77c      	b.n	800b188 <_strtod_l+0x180>
 800b28e:	f04f 0c00 	mov.w	ip, #0
 800b292:	f108 0202 	add.w	r2, r8, #2
 800b296:	9217      	str	r2, [sp, #92]	; 0x5c
 800b298:	f898 2002 	ldrb.w	r2, [r8, #2]
 800b29c:	e785      	b.n	800b1aa <_strtod_l+0x1a2>
 800b29e:	f04f 0c01 	mov.w	ip, #1
 800b2a2:	e7f6      	b.n	800b292 <_strtod_l+0x28a>
 800b2a4:	0800e708 	.word	0x0800e708
 800b2a8:	0800e53c 	.word	0x0800e53c
 800b2ac:	7ff00000 	.word	0x7ff00000
 800b2b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b2b2:	1c51      	adds	r1, r2, #1
 800b2b4:	9117      	str	r1, [sp, #92]	; 0x5c
 800b2b6:	7852      	ldrb	r2, [r2, #1]
 800b2b8:	2a30      	cmp	r2, #48	; 0x30
 800b2ba:	d0f9      	beq.n	800b2b0 <_strtod_l+0x2a8>
 800b2bc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b2c0:	2908      	cmp	r1, #8
 800b2c2:	f63f af79 	bhi.w	800b1b8 <_strtod_l+0x1b0>
 800b2c6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b2ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b2cc:	9206      	str	r2, [sp, #24]
 800b2ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b2d0:	1c51      	adds	r1, r2, #1
 800b2d2:	9117      	str	r1, [sp, #92]	; 0x5c
 800b2d4:	7852      	ldrb	r2, [r2, #1]
 800b2d6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800b2da:	2e09      	cmp	r6, #9
 800b2dc:	d937      	bls.n	800b34e <_strtod_l+0x346>
 800b2de:	9e06      	ldr	r6, [sp, #24]
 800b2e0:	1b89      	subs	r1, r1, r6
 800b2e2:	2908      	cmp	r1, #8
 800b2e4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b2e8:	dc02      	bgt.n	800b2f0 <_strtod_l+0x2e8>
 800b2ea:	4576      	cmp	r6, lr
 800b2ec:	bfa8      	it	ge
 800b2ee:	4676      	movge	r6, lr
 800b2f0:	f1bc 0f00 	cmp.w	ip, #0
 800b2f4:	d000      	beq.n	800b2f8 <_strtod_l+0x2f0>
 800b2f6:	4276      	negs	r6, r6
 800b2f8:	2d00      	cmp	r5, #0
 800b2fa:	d14d      	bne.n	800b398 <_strtod_l+0x390>
 800b2fc:	9904      	ldr	r1, [sp, #16]
 800b2fe:	4301      	orrs	r1, r0
 800b300:	f47f aec6 	bne.w	800b090 <_strtod_l+0x88>
 800b304:	2b00      	cmp	r3, #0
 800b306:	f47f aee1 	bne.w	800b0cc <_strtod_l+0xc4>
 800b30a:	2a69      	cmp	r2, #105	; 0x69
 800b30c:	d027      	beq.n	800b35e <_strtod_l+0x356>
 800b30e:	dc24      	bgt.n	800b35a <_strtod_l+0x352>
 800b310:	2a49      	cmp	r2, #73	; 0x49
 800b312:	d024      	beq.n	800b35e <_strtod_l+0x356>
 800b314:	2a4e      	cmp	r2, #78	; 0x4e
 800b316:	f47f aed9 	bne.w	800b0cc <_strtod_l+0xc4>
 800b31a:	499f      	ldr	r1, [pc, #636]	; (800b598 <_strtod_l+0x590>)
 800b31c:	a817      	add	r0, sp, #92	; 0x5c
 800b31e:	f001 f877 	bl	800c410 <__match>
 800b322:	2800      	cmp	r0, #0
 800b324:	f43f aed2 	beq.w	800b0cc <_strtod_l+0xc4>
 800b328:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b32a:	781b      	ldrb	r3, [r3, #0]
 800b32c:	2b28      	cmp	r3, #40	; 0x28
 800b32e:	d12d      	bne.n	800b38c <_strtod_l+0x384>
 800b330:	499a      	ldr	r1, [pc, #616]	; (800b59c <_strtod_l+0x594>)
 800b332:	aa1a      	add	r2, sp, #104	; 0x68
 800b334:	a817      	add	r0, sp, #92	; 0x5c
 800b336:	f001 f87f 	bl	800c438 <__hexnan>
 800b33a:	2805      	cmp	r0, #5
 800b33c:	d126      	bne.n	800b38c <_strtod_l+0x384>
 800b33e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b340:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800b344:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b348:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b34c:	e6a0      	b.n	800b090 <_strtod_l+0x88>
 800b34e:	210a      	movs	r1, #10
 800b350:	fb01 2e0e 	mla	lr, r1, lr, r2
 800b354:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b358:	e7b9      	b.n	800b2ce <_strtod_l+0x2c6>
 800b35a:	2a6e      	cmp	r2, #110	; 0x6e
 800b35c:	e7db      	b.n	800b316 <_strtod_l+0x30e>
 800b35e:	4990      	ldr	r1, [pc, #576]	; (800b5a0 <_strtod_l+0x598>)
 800b360:	a817      	add	r0, sp, #92	; 0x5c
 800b362:	f001 f855 	bl	800c410 <__match>
 800b366:	2800      	cmp	r0, #0
 800b368:	f43f aeb0 	beq.w	800b0cc <_strtod_l+0xc4>
 800b36c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b36e:	498d      	ldr	r1, [pc, #564]	; (800b5a4 <_strtod_l+0x59c>)
 800b370:	3b01      	subs	r3, #1
 800b372:	a817      	add	r0, sp, #92	; 0x5c
 800b374:	9317      	str	r3, [sp, #92]	; 0x5c
 800b376:	f001 f84b 	bl	800c410 <__match>
 800b37a:	b910      	cbnz	r0, 800b382 <_strtod_l+0x37a>
 800b37c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b37e:	3301      	adds	r3, #1
 800b380:	9317      	str	r3, [sp, #92]	; 0x5c
 800b382:	f8df b230 	ldr.w	fp, [pc, #560]	; 800b5b4 <_strtod_l+0x5ac>
 800b386:	f04f 0a00 	mov.w	sl, #0
 800b38a:	e681      	b.n	800b090 <_strtod_l+0x88>
 800b38c:	4886      	ldr	r0, [pc, #536]	; (800b5a8 <_strtod_l+0x5a0>)
 800b38e:	f002 f96b 	bl	800d668 <nan>
 800b392:	ec5b ab10 	vmov	sl, fp, d0
 800b396:	e67b      	b.n	800b090 <_strtod_l+0x88>
 800b398:	9b05      	ldr	r3, [sp, #20]
 800b39a:	9807      	ldr	r0, [sp, #28]
 800b39c:	1af3      	subs	r3, r6, r3
 800b39e:	2f00      	cmp	r7, #0
 800b3a0:	bf08      	it	eq
 800b3a2:	462f      	moveq	r7, r5
 800b3a4:	2d10      	cmp	r5, #16
 800b3a6:	9306      	str	r3, [sp, #24]
 800b3a8:	46a8      	mov	r8, r5
 800b3aa:	bfa8      	it	ge
 800b3ac:	f04f 0810 	movge.w	r8, #16
 800b3b0:	f7f5 f8c0 	bl	8000534 <__aeabi_ui2d>
 800b3b4:	2d09      	cmp	r5, #9
 800b3b6:	4682      	mov	sl, r0
 800b3b8:	468b      	mov	fp, r1
 800b3ba:	dd13      	ble.n	800b3e4 <_strtod_l+0x3dc>
 800b3bc:	4b7b      	ldr	r3, [pc, #492]	; (800b5ac <_strtod_l+0x5a4>)
 800b3be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b3c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b3c6:	f7f5 f92f 	bl	8000628 <__aeabi_dmul>
 800b3ca:	4682      	mov	sl, r0
 800b3cc:	4648      	mov	r0, r9
 800b3ce:	468b      	mov	fp, r1
 800b3d0:	f7f5 f8b0 	bl	8000534 <__aeabi_ui2d>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	4650      	mov	r0, sl
 800b3da:	4659      	mov	r1, fp
 800b3dc:	f7f4 ff6e 	bl	80002bc <__adddf3>
 800b3e0:	4682      	mov	sl, r0
 800b3e2:	468b      	mov	fp, r1
 800b3e4:	2d0f      	cmp	r5, #15
 800b3e6:	dc38      	bgt.n	800b45a <_strtod_l+0x452>
 800b3e8:	9b06      	ldr	r3, [sp, #24]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	f43f ae50 	beq.w	800b090 <_strtod_l+0x88>
 800b3f0:	dd24      	ble.n	800b43c <_strtod_l+0x434>
 800b3f2:	2b16      	cmp	r3, #22
 800b3f4:	dc0b      	bgt.n	800b40e <_strtod_l+0x406>
 800b3f6:	496d      	ldr	r1, [pc, #436]	; (800b5ac <_strtod_l+0x5a4>)
 800b3f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b3fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b400:	4652      	mov	r2, sl
 800b402:	465b      	mov	r3, fp
 800b404:	f7f5 f910 	bl	8000628 <__aeabi_dmul>
 800b408:	4682      	mov	sl, r0
 800b40a:	468b      	mov	fp, r1
 800b40c:	e640      	b.n	800b090 <_strtod_l+0x88>
 800b40e:	9a06      	ldr	r2, [sp, #24]
 800b410:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800b414:	4293      	cmp	r3, r2
 800b416:	db20      	blt.n	800b45a <_strtod_l+0x452>
 800b418:	4c64      	ldr	r4, [pc, #400]	; (800b5ac <_strtod_l+0x5a4>)
 800b41a:	f1c5 050f 	rsb	r5, r5, #15
 800b41e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b422:	4652      	mov	r2, sl
 800b424:	465b      	mov	r3, fp
 800b426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b42a:	f7f5 f8fd 	bl	8000628 <__aeabi_dmul>
 800b42e:	9b06      	ldr	r3, [sp, #24]
 800b430:	1b5d      	subs	r5, r3, r5
 800b432:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b436:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b43a:	e7e3      	b.n	800b404 <_strtod_l+0x3fc>
 800b43c:	9b06      	ldr	r3, [sp, #24]
 800b43e:	3316      	adds	r3, #22
 800b440:	db0b      	blt.n	800b45a <_strtod_l+0x452>
 800b442:	9b05      	ldr	r3, [sp, #20]
 800b444:	1b9e      	subs	r6, r3, r6
 800b446:	4b59      	ldr	r3, [pc, #356]	; (800b5ac <_strtod_l+0x5a4>)
 800b448:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800b44c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b450:	4650      	mov	r0, sl
 800b452:	4659      	mov	r1, fp
 800b454:	f7f5 fa12 	bl	800087c <__aeabi_ddiv>
 800b458:	e7d6      	b.n	800b408 <_strtod_l+0x400>
 800b45a:	9b06      	ldr	r3, [sp, #24]
 800b45c:	eba5 0808 	sub.w	r8, r5, r8
 800b460:	4498      	add	r8, r3
 800b462:	f1b8 0f00 	cmp.w	r8, #0
 800b466:	dd74      	ble.n	800b552 <_strtod_l+0x54a>
 800b468:	f018 030f 	ands.w	r3, r8, #15
 800b46c:	d00a      	beq.n	800b484 <_strtod_l+0x47c>
 800b46e:	494f      	ldr	r1, [pc, #316]	; (800b5ac <_strtod_l+0x5a4>)
 800b470:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b474:	4652      	mov	r2, sl
 800b476:	465b      	mov	r3, fp
 800b478:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b47c:	f7f5 f8d4 	bl	8000628 <__aeabi_dmul>
 800b480:	4682      	mov	sl, r0
 800b482:	468b      	mov	fp, r1
 800b484:	f038 080f 	bics.w	r8, r8, #15
 800b488:	d04f      	beq.n	800b52a <_strtod_l+0x522>
 800b48a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b48e:	dd22      	ble.n	800b4d6 <_strtod_l+0x4ce>
 800b490:	2500      	movs	r5, #0
 800b492:	462e      	mov	r6, r5
 800b494:	9507      	str	r5, [sp, #28]
 800b496:	9505      	str	r5, [sp, #20]
 800b498:	2322      	movs	r3, #34	; 0x22
 800b49a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800b5b4 <_strtod_l+0x5ac>
 800b49e:	6023      	str	r3, [r4, #0]
 800b4a0:	f04f 0a00 	mov.w	sl, #0
 800b4a4:	9b07      	ldr	r3, [sp, #28]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	f43f adf2 	beq.w	800b090 <_strtod_l+0x88>
 800b4ac:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f001 f8be 	bl	800c630 <_Bfree>
 800b4b4:	9905      	ldr	r1, [sp, #20]
 800b4b6:	4620      	mov	r0, r4
 800b4b8:	f001 f8ba 	bl	800c630 <_Bfree>
 800b4bc:	4631      	mov	r1, r6
 800b4be:	4620      	mov	r0, r4
 800b4c0:	f001 f8b6 	bl	800c630 <_Bfree>
 800b4c4:	9907      	ldr	r1, [sp, #28]
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	f001 f8b2 	bl	800c630 <_Bfree>
 800b4cc:	4629      	mov	r1, r5
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	f001 f8ae 	bl	800c630 <_Bfree>
 800b4d4:	e5dc      	b.n	800b090 <_strtod_l+0x88>
 800b4d6:	4b36      	ldr	r3, [pc, #216]	; (800b5b0 <_strtod_l+0x5a8>)
 800b4d8:	9304      	str	r3, [sp, #16]
 800b4da:	2300      	movs	r3, #0
 800b4dc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b4e0:	4650      	mov	r0, sl
 800b4e2:	4659      	mov	r1, fp
 800b4e4:	4699      	mov	r9, r3
 800b4e6:	f1b8 0f01 	cmp.w	r8, #1
 800b4ea:	dc21      	bgt.n	800b530 <_strtod_l+0x528>
 800b4ec:	b10b      	cbz	r3, 800b4f2 <_strtod_l+0x4ea>
 800b4ee:	4682      	mov	sl, r0
 800b4f0:	468b      	mov	fp, r1
 800b4f2:	4b2f      	ldr	r3, [pc, #188]	; (800b5b0 <_strtod_l+0x5a8>)
 800b4f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b4f8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b4fc:	4652      	mov	r2, sl
 800b4fe:	465b      	mov	r3, fp
 800b500:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b504:	f7f5 f890 	bl	8000628 <__aeabi_dmul>
 800b508:	4b2a      	ldr	r3, [pc, #168]	; (800b5b4 <_strtod_l+0x5ac>)
 800b50a:	460a      	mov	r2, r1
 800b50c:	400b      	ands	r3, r1
 800b50e:	492a      	ldr	r1, [pc, #168]	; (800b5b8 <_strtod_l+0x5b0>)
 800b510:	428b      	cmp	r3, r1
 800b512:	4682      	mov	sl, r0
 800b514:	d8bc      	bhi.n	800b490 <_strtod_l+0x488>
 800b516:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b51a:	428b      	cmp	r3, r1
 800b51c:	bf86      	itte	hi
 800b51e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800b5bc <_strtod_l+0x5b4>
 800b522:	f04f 3aff 	movhi.w	sl, #4294967295
 800b526:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b52a:	2300      	movs	r3, #0
 800b52c:	9304      	str	r3, [sp, #16]
 800b52e:	e084      	b.n	800b63a <_strtod_l+0x632>
 800b530:	f018 0f01 	tst.w	r8, #1
 800b534:	d005      	beq.n	800b542 <_strtod_l+0x53a>
 800b536:	9b04      	ldr	r3, [sp, #16]
 800b538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53c:	f7f5 f874 	bl	8000628 <__aeabi_dmul>
 800b540:	2301      	movs	r3, #1
 800b542:	9a04      	ldr	r2, [sp, #16]
 800b544:	3208      	adds	r2, #8
 800b546:	f109 0901 	add.w	r9, r9, #1
 800b54a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b54e:	9204      	str	r2, [sp, #16]
 800b550:	e7c9      	b.n	800b4e6 <_strtod_l+0x4de>
 800b552:	d0ea      	beq.n	800b52a <_strtod_l+0x522>
 800b554:	f1c8 0800 	rsb	r8, r8, #0
 800b558:	f018 020f 	ands.w	r2, r8, #15
 800b55c:	d00a      	beq.n	800b574 <_strtod_l+0x56c>
 800b55e:	4b13      	ldr	r3, [pc, #76]	; (800b5ac <_strtod_l+0x5a4>)
 800b560:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b564:	4650      	mov	r0, sl
 800b566:	4659      	mov	r1, fp
 800b568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56c:	f7f5 f986 	bl	800087c <__aeabi_ddiv>
 800b570:	4682      	mov	sl, r0
 800b572:	468b      	mov	fp, r1
 800b574:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b578:	d0d7      	beq.n	800b52a <_strtod_l+0x522>
 800b57a:	f1b8 0f1f 	cmp.w	r8, #31
 800b57e:	dd1f      	ble.n	800b5c0 <_strtod_l+0x5b8>
 800b580:	2500      	movs	r5, #0
 800b582:	462e      	mov	r6, r5
 800b584:	9507      	str	r5, [sp, #28]
 800b586:	9505      	str	r5, [sp, #20]
 800b588:	2322      	movs	r3, #34	; 0x22
 800b58a:	f04f 0a00 	mov.w	sl, #0
 800b58e:	f04f 0b00 	mov.w	fp, #0
 800b592:	6023      	str	r3, [r4, #0]
 800b594:	e786      	b.n	800b4a4 <_strtod_l+0x49c>
 800b596:	bf00      	nop
 800b598:	0800e539 	.word	0x0800e539
 800b59c:	0800e550 	.word	0x0800e550
 800b5a0:	0800e530 	.word	0x0800e530
 800b5a4:	0800e533 	.word	0x0800e533
 800b5a8:	0800e8fa 	.word	0x0800e8fa
 800b5ac:	0800e7b8 	.word	0x0800e7b8
 800b5b0:	0800e790 	.word	0x0800e790
 800b5b4:	7ff00000 	.word	0x7ff00000
 800b5b8:	7ca00000 	.word	0x7ca00000
 800b5bc:	7fefffff 	.word	0x7fefffff
 800b5c0:	f018 0310 	ands.w	r3, r8, #16
 800b5c4:	bf18      	it	ne
 800b5c6:	236a      	movne	r3, #106	; 0x6a
 800b5c8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b978 <_strtod_l+0x970>
 800b5cc:	9304      	str	r3, [sp, #16]
 800b5ce:	4650      	mov	r0, sl
 800b5d0:	4659      	mov	r1, fp
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	f018 0f01 	tst.w	r8, #1
 800b5d8:	d004      	beq.n	800b5e4 <_strtod_l+0x5dc>
 800b5da:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b5de:	f7f5 f823 	bl	8000628 <__aeabi_dmul>
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b5e8:	f109 0908 	add.w	r9, r9, #8
 800b5ec:	d1f2      	bne.n	800b5d4 <_strtod_l+0x5cc>
 800b5ee:	b10b      	cbz	r3, 800b5f4 <_strtod_l+0x5ec>
 800b5f0:	4682      	mov	sl, r0
 800b5f2:	468b      	mov	fp, r1
 800b5f4:	9b04      	ldr	r3, [sp, #16]
 800b5f6:	b1c3      	cbz	r3, 800b62a <_strtod_l+0x622>
 800b5f8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b5fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b600:	2b00      	cmp	r3, #0
 800b602:	4659      	mov	r1, fp
 800b604:	dd11      	ble.n	800b62a <_strtod_l+0x622>
 800b606:	2b1f      	cmp	r3, #31
 800b608:	f340 8124 	ble.w	800b854 <_strtod_l+0x84c>
 800b60c:	2b34      	cmp	r3, #52	; 0x34
 800b60e:	bfde      	ittt	le
 800b610:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b614:	f04f 33ff 	movle.w	r3, #4294967295
 800b618:	fa03 f202 	lslle.w	r2, r3, r2
 800b61c:	f04f 0a00 	mov.w	sl, #0
 800b620:	bfcc      	ite	gt
 800b622:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b626:	ea02 0b01 	andle.w	fp, r2, r1
 800b62a:	2200      	movs	r2, #0
 800b62c:	2300      	movs	r3, #0
 800b62e:	4650      	mov	r0, sl
 800b630:	4659      	mov	r1, fp
 800b632:	f7f5 fa61 	bl	8000af8 <__aeabi_dcmpeq>
 800b636:	2800      	cmp	r0, #0
 800b638:	d1a2      	bne.n	800b580 <_strtod_l+0x578>
 800b63a:	9b07      	ldr	r3, [sp, #28]
 800b63c:	9300      	str	r3, [sp, #0]
 800b63e:	9908      	ldr	r1, [sp, #32]
 800b640:	462b      	mov	r3, r5
 800b642:	463a      	mov	r2, r7
 800b644:	4620      	mov	r0, r4
 800b646:	f001 f85b 	bl	800c700 <__s2b>
 800b64a:	9007      	str	r0, [sp, #28]
 800b64c:	2800      	cmp	r0, #0
 800b64e:	f43f af1f 	beq.w	800b490 <_strtod_l+0x488>
 800b652:	9b05      	ldr	r3, [sp, #20]
 800b654:	1b9e      	subs	r6, r3, r6
 800b656:	9b06      	ldr	r3, [sp, #24]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	bfb4      	ite	lt
 800b65c:	4633      	movlt	r3, r6
 800b65e:	2300      	movge	r3, #0
 800b660:	930c      	str	r3, [sp, #48]	; 0x30
 800b662:	9b06      	ldr	r3, [sp, #24]
 800b664:	2500      	movs	r5, #0
 800b666:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b66a:	9312      	str	r3, [sp, #72]	; 0x48
 800b66c:	462e      	mov	r6, r5
 800b66e:	9b07      	ldr	r3, [sp, #28]
 800b670:	4620      	mov	r0, r4
 800b672:	6859      	ldr	r1, [r3, #4]
 800b674:	f000 ff9c 	bl	800c5b0 <_Balloc>
 800b678:	9005      	str	r0, [sp, #20]
 800b67a:	2800      	cmp	r0, #0
 800b67c:	f43f af0c 	beq.w	800b498 <_strtod_l+0x490>
 800b680:	9b07      	ldr	r3, [sp, #28]
 800b682:	691a      	ldr	r2, [r3, #16]
 800b684:	3202      	adds	r2, #2
 800b686:	f103 010c 	add.w	r1, r3, #12
 800b68a:	0092      	lsls	r2, r2, #2
 800b68c:	300c      	adds	r0, #12
 800b68e:	f000 ff81 	bl	800c594 <memcpy>
 800b692:	ec4b ab10 	vmov	d0, sl, fp
 800b696:	aa1a      	add	r2, sp, #104	; 0x68
 800b698:	a919      	add	r1, sp, #100	; 0x64
 800b69a:	4620      	mov	r0, r4
 800b69c:	f001 fb76 	bl	800cd8c <__d2b>
 800b6a0:	ec4b ab18 	vmov	d8, sl, fp
 800b6a4:	9018      	str	r0, [sp, #96]	; 0x60
 800b6a6:	2800      	cmp	r0, #0
 800b6a8:	f43f aef6 	beq.w	800b498 <_strtod_l+0x490>
 800b6ac:	2101      	movs	r1, #1
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	f001 f8c0 	bl	800c834 <__i2b>
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	f43f aeee 	beq.w	800b498 <_strtod_l+0x490>
 800b6bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b6be:	9904      	ldr	r1, [sp, #16]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	bfab      	itete	ge
 800b6c4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800b6c6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800b6c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b6ca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800b6ce:	bfac      	ite	ge
 800b6d0:	eb03 0902 	addge.w	r9, r3, r2
 800b6d4:	1ad7      	sublt	r7, r2, r3
 800b6d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b6d8:	eba3 0801 	sub.w	r8, r3, r1
 800b6dc:	4490      	add	r8, r2
 800b6de:	4ba1      	ldr	r3, [pc, #644]	; (800b964 <_strtod_l+0x95c>)
 800b6e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b6e4:	4598      	cmp	r8, r3
 800b6e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b6ea:	f280 80c7 	bge.w	800b87c <_strtod_l+0x874>
 800b6ee:	eba3 0308 	sub.w	r3, r3, r8
 800b6f2:	2b1f      	cmp	r3, #31
 800b6f4:	eba2 0203 	sub.w	r2, r2, r3
 800b6f8:	f04f 0101 	mov.w	r1, #1
 800b6fc:	f300 80b1 	bgt.w	800b862 <_strtod_l+0x85a>
 800b700:	fa01 f303 	lsl.w	r3, r1, r3
 800b704:	930d      	str	r3, [sp, #52]	; 0x34
 800b706:	2300      	movs	r3, #0
 800b708:	9308      	str	r3, [sp, #32]
 800b70a:	eb09 0802 	add.w	r8, r9, r2
 800b70e:	9b04      	ldr	r3, [sp, #16]
 800b710:	45c1      	cmp	r9, r8
 800b712:	4417      	add	r7, r2
 800b714:	441f      	add	r7, r3
 800b716:	464b      	mov	r3, r9
 800b718:	bfa8      	it	ge
 800b71a:	4643      	movge	r3, r8
 800b71c:	42bb      	cmp	r3, r7
 800b71e:	bfa8      	it	ge
 800b720:	463b      	movge	r3, r7
 800b722:	2b00      	cmp	r3, #0
 800b724:	bfc2      	ittt	gt
 800b726:	eba8 0803 	subgt.w	r8, r8, r3
 800b72a:	1aff      	subgt	r7, r7, r3
 800b72c:	eba9 0903 	subgt.w	r9, r9, r3
 800b730:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b732:	2b00      	cmp	r3, #0
 800b734:	dd17      	ble.n	800b766 <_strtod_l+0x75e>
 800b736:	4631      	mov	r1, r6
 800b738:	461a      	mov	r2, r3
 800b73a:	4620      	mov	r0, r4
 800b73c:	f001 f93a 	bl	800c9b4 <__pow5mult>
 800b740:	4606      	mov	r6, r0
 800b742:	2800      	cmp	r0, #0
 800b744:	f43f aea8 	beq.w	800b498 <_strtod_l+0x490>
 800b748:	4601      	mov	r1, r0
 800b74a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b74c:	4620      	mov	r0, r4
 800b74e:	f001 f887 	bl	800c860 <__multiply>
 800b752:	900b      	str	r0, [sp, #44]	; 0x2c
 800b754:	2800      	cmp	r0, #0
 800b756:	f43f ae9f 	beq.w	800b498 <_strtod_l+0x490>
 800b75a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b75c:	4620      	mov	r0, r4
 800b75e:	f000 ff67 	bl	800c630 <_Bfree>
 800b762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b764:	9318      	str	r3, [sp, #96]	; 0x60
 800b766:	f1b8 0f00 	cmp.w	r8, #0
 800b76a:	f300 808c 	bgt.w	800b886 <_strtod_l+0x87e>
 800b76e:	9b06      	ldr	r3, [sp, #24]
 800b770:	2b00      	cmp	r3, #0
 800b772:	dd08      	ble.n	800b786 <_strtod_l+0x77e>
 800b774:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b776:	9905      	ldr	r1, [sp, #20]
 800b778:	4620      	mov	r0, r4
 800b77a:	f001 f91b 	bl	800c9b4 <__pow5mult>
 800b77e:	9005      	str	r0, [sp, #20]
 800b780:	2800      	cmp	r0, #0
 800b782:	f43f ae89 	beq.w	800b498 <_strtod_l+0x490>
 800b786:	2f00      	cmp	r7, #0
 800b788:	dd08      	ble.n	800b79c <_strtod_l+0x794>
 800b78a:	9905      	ldr	r1, [sp, #20]
 800b78c:	463a      	mov	r2, r7
 800b78e:	4620      	mov	r0, r4
 800b790:	f001 f96a 	bl	800ca68 <__lshift>
 800b794:	9005      	str	r0, [sp, #20]
 800b796:	2800      	cmp	r0, #0
 800b798:	f43f ae7e 	beq.w	800b498 <_strtod_l+0x490>
 800b79c:	f1b9 0f00 	cmp.w	r9, #0
 800b7a0:	dd08      	ble.n	800b7b4 <_strtod_l+0x7ac>
 800b7a2:	4631      	mov	r1, r6
 800b7a4:	464a      	mov	r2, r9
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	f001 f95e 	bl	800ca68 <__lshift>
 800b7ac:	4606      	mov	r6, r0
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	f43f ae72 	beq.w	800b498 <_strtod_l+0x490>
 800b7b4:	9a05      	ldr	r2, [sp, #20]
 800b7b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b7b8:	4620      	mov	r0, r4
 800b7ba:	f001 f9e1 	bl	800cb80 <__mdiff>
 800b7be:	4605      	mov	r5, r0
 800b7c0:	2800      	cmp	r0, #0
 800b7c2:	f43f ae69 	beq.w	800b498 <_strtod_l+0x490>
 800b7c6:	68c3      	ldr	r3, [r0, #12]
 800b7c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	60c3      	str	r3, [r0, #12]
 800b7ce:	4631      	mov	r1, r6
 800b7d0:	f001 f9ba 	bl	800cb48 <__mcmp>
 800b7d4:	2800      	cmp	r0, #0
 800b7d6:	da60      	bge.n	800b89a <_strtod_l+0x892>
 800b7d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7da:	ea53 030a 	orrs.w	r3, r3, sl
 800b7de:	f040 8082 	bne.w	800b8e6 <_strtod_l+0x8de>
 800b7e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d17d      	bne.n	800b8e6 <_strtod_l+0x8de>
 800b7ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b7ee:	0d1b      	lsrs	r3, r3, #20
 800b7f0:	051b      	lsls	r3, r3, #20
 800b7f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b7f6:	d976      	bls.n	800b8e6 <_strtod_l+0x8de>
 800b7f8:	696b      	ldr	r3, [r5, #20]
 800b7fa:	b913      	cbnz	r3, 800b802 <_strtod_l+0x7fa>
 800b7fc:	692b      	ldr	r3, [r5, #16]
 800b7fe:	2b01      	cmp	r3, #1
 800b800:	dd71      	ble.n	800b8e6 <_strtod_l+0x8de>
 800b802:	4629      	mov	r1, r5
 800b804:	2201      	movs	r2, #1
 800b806:	4620      	mov	r0, r4
 800b808:	f001 f92e 	bl	800ca68 <__lshift>
 800b80c:	4631      	mov	r1, r6
 800b80e:	4605      	mov	r5, r0
 800b810:	f001 f99a 	bl	800cb48 <__mcmp>
 800b814:	2800      	cmp	r0, #0
 800b816:	dd66      	ble.n	800b8e6 <_strtod_l+0x8de>
 800b818:	9904      	ldr	r1, [sp, #16]
 800b81a:	4a53      	ldr	r2, [pc, #332]	; (800b968 <_strtod_l+0x960>)
 800b81c:	465b      	mov	r3, fp
 800b81e:	2900      	cmp	r1, #0
 800b820:	f000 8081 	beq.w	800b926 <_strtod_l+0x91e>
 800b824:	ea02 010b 	and.w	r1, r2, fp
 800b828:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b82c:	dc7b      	bgt.n	800b926 <_strtod_l+0x91e>
 800b82e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b832:	f77f aea9 	ble.w	800b588 <_strtod_l+0x580>
 800b836:	4b4d      	ldr	r3, [pc, #308]	; (800b96c <_strtod_l+0x964>)
 800b838:	4650      	mov	r0, sl
 800b83a:	4659      	mov	r1, fp
 800b83c:	2200      	movs	r2, #0
 800b83e:	f7f4 fef3 	bl	8000628 <__aeabi_dmul>
 800b842:	460b      	mov	r3, r1
 800b844:	4303      	orrs	r3, r0
 800b846:	bf08      	it	eq
 800b848:	2322      	moveq	r3, #34	; 0x22
 800b84a:	4682      	mov	sl, r0
 800b84c:	468b      	mov	fp, r1
 800b84e:	bf08      	it	eq
 800b850:	6023      	streq	r3, [r4, #0]
 800b852:	e62b      	b.n	800b4ac <_strtod_l+0x4a4>
 800b854:	f04f 32ff 	mov.w	r2, #4294967295
 800b858:	fa02 f303 	lsl.w	r3, r2, r3
 800b85c:	ea03 0a0a 	and.w	sl, r3, sl
 800b860:	e6e3      	b.n	800b62a <_strtod_l+0x622>
 800b862:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b866:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b86a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b86e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b872:	fa01 f308 	lsl.w	r3, r1, r8
 800b876:	9308      	str	r3, [sp, #32]
 800b878:	910d      	str	r1, [sp, #52]	; 0x34
 800b87a:	e746      	b.n	800b70a <_strtod_l+0x702>
 800b87c:	2300      	movs	r3, #0
 800b87e:	9308      	str	r3, [sp, #32]
 800b880:	2301      	movs	r3, #1
 800b882:	930d      	str	r3, [sp, #52]	; 0x34
 800b884:	e741      	b.n	800b70a <_strtod_l+0x702>
 800b886:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b888:	4642      	mov	r2, r8
 800b88a:	4620      	mov	r0, r4
 800b88c:	f001 f8ec 	bl	800ca68 <__lshift>
 800b890:	9018      	str	r0, [sp, #96]	; 0x60
 800b892:	2800      	cmp	r0, #0
 800b894:	f47f af6b 	bne.w	800b76e <_strtod_l+0x766>
 800b898:	e5fe      	b.n	800b498 <_strtod_l+0x490>
 800b89a:	465f      	mov	r7, fp
 800b89c:	d16e      	bne.n	800b97c <_strtod_l+0x974>
 800b89e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b8a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b8a4:	b342      	cbz	r2, 800b8f8 <_strtod_l+0x8f0>
 800b8a6:	4a32      	ldr	r2, [pc, #200]	; (800b970 <_strtod_l+0x968>)
 800b8a8:	4293      	cmp	r3, r2
 800b8aa:	d128      	bne.n	800b8fe <_strtod_l+0x8f6>
 800b8ac:	9b04      	ldr	r3, [sp, #16]
 800b8ae:	4651      	mov	r1, sl
 800b8b0:	b1eb      	cbz	r3, 800b8ee <_strtod_l+0x8e6>
 800b8b2:	4b2d      	ldr	r3, [pc, #180]	; (800b968 <_strtod_l+0x960>)
 800b8b4:	403b      	ands	r3, r7
 800b8b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b8ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b8be:	d819      	bhi.n	800b8f4 <_strtod_l+0x8ec>
 800b8c0:	0d1b      	lsrs	r3, r3, #20
 800b8c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b8c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b8ca:	4299      	cmp	r1, r3
 800b8cc:	d117      	bne.n	800b8fe <_strtod_l+0x8f6>
 800b8ce:	4b29      	ldr	r3, [pc, #164]	; (800b974 <_strtod_l+0x96c>)
 800b8d0:	429f      	cmp	r7, r3
 800b8d2:	d102      	bne.n	800b8da <_strtod_l+0x8d2>
 800b8d4:	3101      	adds	r1, #1
 800b8d6:	f43f addf 	beq.w	800b498 <_strtod_l+0x490>
 800b8da:	4b23      	ldr	r3, [pc, #140]	; (800b968 <_strtod_l+0x960>)
 800b8dc:	403b      	ands	r3, r7
 800b8de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b8e2:	f04f 0a00 	mov.w	sl, #0
 800b8e6:	9b04      	ldr	r3, [sp, #16]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d1a4      	bne.n	800b836 <_strtod_l+0x82e>
 800b8ec:	e5de      	b.n	800b4ac <_strtod_l+0x4a4>
 800b8ee:	f04f 33ff 	mov.w	r3, #4294967295
 800b8f2:	e7ea      	b.n	800b8ca <_strtod_l+0x8c2>
 800b8f4:	4613      	mov	r3, r2
 800b8f6:	e7e8      	b.n	800b8ca <_strtod_l+0x8c2>
 800b8f8:	ea53 030a 	orrs.w	r3, r3, sl
 800b8fc:	d08c      	beq.n	800b818 <_strtod_l+0x810>
 800b8fe:	9b08      	ldr	r3, [sp, #32]
 800b900:	b1db      	cbz	r3, 800b93a <_strtod_l+0x932>
 800b902:	423b      	tst	r3, r7
 800b904:	d0ef      	beq.n	800b8e6 <_strtod_l+0x8de>
 800b906:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b908:	9a04      	ldr	r2, [sp, #16]
 800b90a:	4650      	mov	r0, sl
 800b90c:	4659      	mov	r1, fp
 800b90e:	b1c3      	cbz	r3, 800b942 <_strtod_l+0x93a>
 800b910:	f7ff fb5e 	bl	800afd0 <sulp>
 800b914:	4602      	mov	r2, r0
 800b916:	460b      	mov	r3, r1
 800b918:	ec51 0b18 	vmov	r0, r1, d8
 800b91c:	f7f4 fcce 	bl	80002bc <__adddf3>
 800b920:	4682      	mov	sl, r0
 800b922:	468b      	mov	fp, r1
 800b924:	e7df      	b.n	800b8e6 <_strtod_l+0x8de>
 800b926:	4013      	ands	r3, r2
 800b928:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b92c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b930:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b934:	f04f 3aff 	mov.w	sl, #4294967295
 800b938:	e7d5      	b.n	800b8e6 <_strtod_l+0x8de>
 800b93a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b93c:	ea13 0f0a 	tst.w	r3, sl
 800b940:	e7e0      	b.n	800b904 <_strtod_l+0x8fc>
 800b942:	f7ff fb45 	bl	800afd0 <sulp>
 800b946:	4602      	mov	r2, r0
 800b948:	460b      	mov	r3, r1
 800b94a:	ec51 0b18 	vmov	r0, r1, d8
 800b94e:	f7f4 fcb3 	bl	80002b8 <__aeabi_dsub>
 800b952:	2200      	movs	r2, #0
 800b954:	2300      	movs	r3, #0
 800b956:	4682      	mov	sl, r0
 800b958:	468b      	mov	fp, r1
 800b95a:	f7f5 f8cd 	bl	8000af8 <__aeabi_dcmpeq>
 800b95e:	2800      	cmp	r0, #0
 800b960:	d0c1      	beq.n	800b8e6 <_strtod_l+0x8de>
 800b962:	e611      	b.n	800b588 <_strtod_l+0x580>
 800b964:	fffffc02 	.word	0xfffffc02
 800b968:	7ff00000 	.word	0x7ff00000
 800b96c:	39500000 	.word	0x39500000
 800b970:	000fffff 	.word	0x000fffff
 800b974:	7fefffff 	.word	0x7fefffff
 800b978:	0800e568 	.word	0x0800e568
 800b97c:	4631      	mov	r1, r6
 800b97e:	4628      	mov	r0, r5
 800b980:	f001 fa60 	bl	800ce44 <__ratio>
 800b984:	ec59 8b10 	vmov	r8, r9, d0
 800b988:	ee10 0a10 	vmov	r0, s0
 800b98c:	2200      	movs	r2, #0
 800b98e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b992:	4649      	mov	r1, r9
 800b994:	f7f5 f8c4 	bl	8000b20 <__aeabi_dcmple>
 800b998:	2800      	cmp	r0, #0
 800b99a:	d07a      	beq.n	800ba92 <_strtod_l+0xa8a>
 800b99c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d04a      	beq.n	800ba38 <_strtod_l+0xa30>
 800b9a2:	4b95      	ldr	r3, [pc, #596]	; (800bbf8 <_strtod_l+0xbf0>)
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b9aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800bbf8 <_strtod_l+0xbf0>
 800b9ae:	f04f 0800 	mov.w	r8, #0
 800b9b2:	4b92      	ldr	r3, [pc, #584]	; (800bbfc <_strtod_l+0xbf4>)
 800b9b4:	403b      	ands	r3, r7
 800b9b6:	930d      	str	r3, [sp, #52]	; 0x34
 800b9b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9ba:	4b91      	ldr	r3, [pc, #580]	; (800bc00 <_strtod_l+0xbf8>)
 800b9bc:	429a      	cmp	r2, r3
 800b9be:	f040 80b0 	bne.w	800bb22 <_strtod_l+0xb1a>
 800b9c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b9c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b9ca:	ec4b ab10 	vmov	d0, sl, fp
 800b9ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b9d2:	f001 f95f 	bl	800cc94 <__ulp>
 800b9d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b9da:	ec53 2b10 	vmov	r2, r3, d0
 800b9de:	f7f4 fe23 	bl	8000628 <__aeabi_dmul>
 800b9e2:	4652      	mov	r2, sl
 800b9e4:	465b      	mov	r3, fp
 800b9e6:	f7f4 fc69 	bl	80002bc <__adddf3>
 800b9ea:	460b      	mov	r3, r1
 800b9ec:	4983      	ldr	r1, [pc, #524]	; (800bbfc <_strtod_l+0xbf4>)
 800b9ee:	4a85      	ldr	r2, [pc, #532]	; (800bc04 <_strtod_l+0xbfc>)
 800b9f0:	4019      	ands	r1, r3
 800b9f2:	4291      	cmp	r1, r2
 800b9f4:	4682      	mov	sl, r0
 800b9f6:	d960      	bls.n	800baba <_strtod_l+0xab2>
 800b9f8:	ee18 3a90 	vmov	r3, s17
 800b9fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d104      	bne.n	800ba0e <_strtod_l+0xa06>
 800ba04:	ee18 3a10 	vmov	r3, s16
 800ba08:	3301      	adds	r3, #1
 800ba0a:	f43f ad45 	beq.w	800b498 <_strtod_l+0x490>
 800ba0e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800bc10 <_strtod_l+0xc08>
 800ba12:	f04f 3aff 	mov.w	sl, #4294967295
 800ba16:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f000 fe09 	bl	800c630 <_Bfree>
 800ba1e:	9905      	ldr	r1, [sp, #20]
 800ba20:	4620      	mov	r0, r4
 800ba22:	f000 fe05 	bl	800c630 <_Bfree>
 800ba26:	4631      	mov	r1, r6
 800ba28:	4620      	mov	r0, r4
 800ba2a:	f000 fe01 	bl	800c630 <_Bfree>
 800ba2e:	4629      	mov	r1, r5
 800ba30:	4620      	mov	r0, r4
 800ba32:	f000 fdfd 	bl	800c630 <_Bfree>
 800ba36:	e61a      	b.n	800b66e <_strtod_l+0x666>
 800ba38:	f1ba 0f00 	cmp.w	sl, #0
 800ba3c:	d11b      	bne.n	800ba76 <_strtod_l+0xa6e>
 800ba3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ba42:	b9f3      	cbnz	r3, 800ba82 <_strtod_l+0xa7a>
 800ba44:	4b6c      	ldr	r3, [pc, #432]	; (800bbf8 <_strtod_l+0xbf0>)
 800ba46:	2200      	movs	r2, #0
 800ba48:	4640      	mov	r0, r8
 800ba4a:	4649      	mov	r1, r9
 800ba4c:	f7f5 f85e 	bl	8000b0c <__aeabi_dcmplt>
 800ba50:	b9d0      	cbnz	r0, 800ba88 <_strtod_l+0xa80>
 800ba52:	4640      	mov	r0, r8
 800ba54:	4649      	mov	r1, r9
 800ba56:	4b6c      	ldr	r3, [pc, #432]	; (800bc08 <_strtod_l+0xc00>)
 800ba58:	2200      	movs	r2, #0
 800ba5a:	f7f4 fde5 	bl	8000628 <__aeabi_dmul>
 800ba5e:	4680      	mov	r8, r0
 800ba60:	4689      	mov	r9, r1
 800ba62:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ba66:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ba6a:	9315      	str	r3, [sp, #84]	; 0x54
 800ba6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ba70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ba74:	e79d      	b.n	800b9b2 <_strtod_l+0x9aa>
 800ba76:	f1ba 0f01 	cmp.w	sl, #1
 800ba7a:	d102      	bne.n	800ba82 <_strtod_l+0xa7a>
 800ba7c:	2f00      	cmp	r7, #0
 800ba7e:	f43f ad83 	beq.w	800b588 <_strtod_l+0x580>
 800ba82:	4b62      	ldr	r3, [pc, #392]	; (800bc0c <_strtod_l+0xc04>)
 800ba84:	2200      	movs	r2, #0
 800ba86:	e78e      	b.n	800b9a6 <_strtod_l+0x99e>
 800ba88:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800bc08 <_strtod_l+0xc00>
 800ba8c:	f04f 0800 	mov.w	r8, #0
 800ba90:	e7e7      	b.n	800ba62 <_strtod_l+0xa5a>
 800ba92:	4b5d      	ldr	r3, [pc, #372]	; (800bc08 <_strtod_l+0xc00>)
 800ba94:	4640      	mov	r0, r8
 800ba96:	4649      	mov	r1, r9
 800ba98:	2200      	movs	r2, #0
 800ba9a:	f7f4 fdc5 	bl	8000628 <__aeabi_dmul>
 800ba9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800baa0:	4680      	mov	r8, r0
 800baa2:	4689      	mov	r9, r1
 800baa4:	b933      	cbnz	r3, 800bab4 <_strtod_l+0xaac>
 800baa6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800baaa:	900e      	str	r0, [sp, #56]	; 0x38
 800baac:	930f      	str	r3, [sp, #60]	; 0x3c
 800baae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800bab2:	e7dd      	b.n	800ba70 <_strtod_l+0xa68>
 800bab4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800bab8:	e7f9      	b.n	800baae <_strtod_l+0xaa6>
 800baba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800babe:	9b04      	ldr	r3, [sp, #16]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d1a8      	bne.n	800ba16 <_strtod_l+0xa0e>
 800bac4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bac8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800baca:	0d1b      	lsrs	r3, r3, #20
 800bacc:	051b      	lsls	r3, r3, #20
 800bace:	429a      	cmp	r2, r3
 800bad0:	d1a1      	bne.n	800ba16 <_strtod_l+0xa0e>
 800bad2:	4640      	mov	r0, r8
 800bad4:	4649      	mov	r1, r9
 800bad6:	f7f5 f8df 	bl	8000c98 <__aeabi_d2lz>
 800bada:	f7f4 fd77 	bl	80005cc <__aeabi_l2d>
 800bade:	4602      	mov	r2, r0
 800bae0:	460b      	mov	r3, r1
 800bae2:	4640      	mov	r0, r8
 800bae4:	4649      	mov	r1, r9
 800bae6:	f7f4 fbe7 	bl	80002b8 <__aeabi_dsub>
 800baea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800baec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800baf0:	ea43 030a 	orr.w	r3, r3, sl
 800baf4:	4313      	orrs	r3, r2
 800baf6:	4680      	mov	r8, r0
 800baf8:	4689      	mov	r9, r1
 800bafa:	d055      	beq.n	800bba8 <_strtod_l+0xba0>
 800bafc:	a336      	add	r3, pc, #216	; (adr r3, 800bbd8 <_strtod_l+0xbd0>)
 800bafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb02:	f7f5 f803 	bl	8000b0c <__aeabi_dcmplt>
 800bb06:	2800      	cmp	r0, #0
 800bb08:	f47f acd0 	bne.w	800b4ac <_strtod_l+0x4a4>
 800bb0c:	a334      	add	r3, pc, #208	; (adr r3, 800bbe0 <_strtod_l+0xbd8>)
 800bb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb12:	4640      	mov	r0, r8
 800bb14:	4649      	mov	r1, r9
 800bb16:	f7f5 f817 	bl	8000b48 <__aeabi_dcmpgt>
 800bb1a:	2800      	cmp	r0, #0
 800bb1c:	f43f af7b 	beq.w	800ba16 <_strtod_l+0xa0e>
 800bb20:	e4c4      	b.n	800b4ac <_strtod_l+0x4a4>
 800bb22:	9b04      	ldr	r3, [sp, #16]
 800bb24:	b333      	cbz	r3, 800bb74 <_strtod_l+0xb6c>
 800bb26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb28:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bb2c:	d822      	bhi.n	800bb74 <_strtod_l+0xb6c>
 800bb2e:	a32e      	add	r3, pc, #184	; (adr r3, 800bbe8 <_strtod_l+0xbe0>)
 800bb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb34:	4640      	mov	r0, r8
 800bb36:	4649      	mov	r1, r9
 800bb38:	f7f4 fff2 	bl	8000b20 <__aeabi_dcmple>
 800bb3c:	b1a0      	cbz	r0, 800bb68 <_strtod_l+0xb60>
 800bb3e:	4649      	mov	r1, r9
 800bb40:	4640      	mov	r0, r8
 800bb42:	f7f5 f821 	bl	8000b88 <__aeabi_d2uiz>
 800bb46:	2801      	cmp	r0, #1
 800bb48:	bf38      	it	cc
 800bb4a:	2001      	movcc	r0, #1
 800bb4c:	f7f4 fcf2 	bl	8000534 <__aeabi_ui2d>
 800bb50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb52:	4680      	mov	r8, r0
 800bb54:	4689      	mov	r9, r1
 800bb56:	bb23      	cbnz	r3, 800bba2 <_strtod_l+0xb9a>
 800bb58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bb5c:	9010      	str	r0, [sp, #64]	; 0x40
 800bb5e:	9311      	str	r3, [sp, #68]	; 0x44
 800bb60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bb64:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bb68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bb6c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800bb70:	1a9b      	subs	r3, r3, r2
 800bb72:	9309      	str	r3, [sp, #36]	; 0x24
 800bb74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bb78:	eeb0 0a48 	vmov.f32	s0, s16
 800bb7c:	eef0 0a68 	vmov.f32	s1, s17
 800bb80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bb84:	f001 f886 	bl	800cc94 <__ulp>
 800bb88:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bb8c:	ec53 2b10 	vmov	r2, r3, d0
 800bb90:	f7f4 fd4a 	bl	8000628 <__aeabi_dmul>
 800bb94:	ec53 2b18 	vmov	r2, r3, d8
 800bb98:	f7f4 fb90 	bl	80002bc <__adddf3>
 800bb9c:	4682      	mov	sl, r0
 800bb9e:	468b      	mov	fp, r1
 800bba0:	e78d      	b.n	800babe <_strtod_l+0xab6>
 800bba2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800bba6:	e7db      	b.n	800bb60 <_strtod_l+0xb58>
 800bba8:	a311      	add	r3, pc, #68	; (adr r3, 800bbf0 <_strtod_l+0xbe8>)
 800bbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbae:	f7f4 ffad 	bl	8000b0c <__aeabi_dcmplt>
 800bbb2:	e7b2      	b.n	800bb1a <_strtod_l+0xb12>
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	930a      	str	r3, [sp, #40]	; 0x28
 800bbb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bbba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bbbc:	6013      	str	r3, [r2, #0]
 800bbbe:	f7ff ba6b 	b.w	800b098 <_strtod_l+0x90>
 800bbc2:	2a65      	cmp	r2, #101	; 0x65
 800bbc4:	f43f ab5f 	beq.w	800b286 <_strtod_l+0x27e>
 800bbc8:	2a45      	cmp	r2, #69	; 0x45
 800bbca:	f43f ab5c 	beq.w	800b286 <_strtod_l+0x27e>
 800bbce:	2301      	movs	r3, #1
 800bbd0:	f7ff bb94 	b.w	800b2fc <_strtod_l+0x2f4>
 800bbd4:	f3af 8000 	nop.w
 800bbd8:	94a03595 	.word	0x94a03595
 800bbdc:	3fdfffff 	.word	0x3fdfffff
 800bbe0:	35afe535 	.word	0x35afe535
 800bbe4:	3fe00000 	.word	0x3fe00000
 800bbe8:	ffc00000 	.word	0xffc00000
 800bbec:	41dfffff 	.word	0x41dfffff
 800bbf0:	94a03595 	.word	0x94a03595
 800bbf4:	3fcfffff 	.word	0x3fcfffff
 800bbf8:	3ff00000 	.word	0x3ff00000
 800bbfc:	7ff00000 	.word	0x7ff00000
 800bc00:	7fe00000 	.word	0x7fe00000
 800bc04:	7c9fffff 	.word	0x7c9fffff
 800bc08:	3fe00000 	.word	0x3fe00000
 800bc0c:	bff00000 	.word	0xbff00000
 800bc10:	7fefffff 	.word	0x7fefffff

0800bc14 <strtof>:
 800bc14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc18:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800bcc8 <strtof+0xb4>
 800bc1c:	4b26      	ldr	r3, [pc, #152]	; (800bcb8 <strtof+0xa4>)
 800bc1e:	460a      	mov	r2, r1
 800bc20:	ed2d 8b02 	vpush	{d8}
 800bc24:	4601      	mov	r1, r0
 800bc26:	f8d8 0000 	ldr.w	r0, [r8]
 800bc2a:	f7ff f9ed 	bl	800b008 <_strtod_l>
 800bc2e:	ec55 4b10 	vmov	r4, r5, d0
 800bc32:	ee10 2a10 	vmov	r2, s0
 800bc36:	ee10 0a10 	vmov	r0, s0
 800bc3a:	462b      	mov	r3, r5
 800bc3c:	4629      	mov	r1, r5
 800bc3e:	f7f4 ff8d 	bl	8000b5c <__aeabi_dcmpun>
 800bc42:	b190      	cbz	r0, 800bc6a <strtof+0x56>
 800bc44:	2d00      	cmp	r5, #0
 800bc46:	481d      	ldr	r0, [pc, #116]	; (800bcbc <strtof+0xa8>)
 800bc48:	da09      	bge.n	800bc5e <strtof+0x4a>
 800bc4a:	f001 fd25 	bl	800d698 <nanf>
 800bc4e:	eeb1 8a40 	vneg.f32	s16, s0
 800bc52:	eeb0 0a48 	vmov.f32	s0, s16
 800bc56:	ecbd 8b02 	vpop	{d8}
 800bc5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc5e:	ecbd 8b02 	vpop	{d8}
 800bc62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc66:	f001 bd17 	b.w	800d698 <nanf>
 800bc6a:	4620      	mov	r0, r4
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	f7f4 ffab 	bl	8000bc8 <__aeabi_d2f>
 800bc72:	ee08 0a10 	vmov	s16, r0
 800bc76:	eddf 7a12 	vldr	s15, [pc, #72]	; 800bcc0 <strtof+0xac>
 800bc7a:	eeb0 7ac8 	vabs.f32	s14, s16
 800bc7e:	eeb4 7a67 	vcmp.f32	s14, s15
 800bc82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc86:	dde4      	ble.n	800bc52 <strtof+0x3e>
 800bc88:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800bc8c:	4b0d      	ldr	r3, [pc, #52]	; (800bcc4 <strtof+0xb0>)
 800bc8e:	f04f 32ff 	mov.w	r2, #4294967295
 800bc92:	4620      	mov	r0, r4
 800bc94:	4639      	mov	r1, r7
 800bc96:	f7f4 ff61 	bl	8000b5c <__aeabi_dcmpun>
 800bc9a:	b940      	cbnz	r0, 800bcae <strtof+0x9a>
 800bc9c:	4b09      	ldr	r3, [pc, #36]	; (800bcc4 <strtof+0xb0>)
 800bc9e:	f04f 32ff 	mov.w	r2, #4294967295
 800bca2:	4620      	mov	r0, r4
 800bca4:	4639      	mov	r1, r7
 800bca6:	f7f4 ff3b 	bl	8000b20 <__aeabi_dcmple>
 800bcaa:	2800      	cmp	r0, #0
 800bcac:	d0d1      	beq.n	800bc52 <strtof+0x3e>
 800bcae:	f8d8 3000 	ldr.w	r3, [r8]
 800bcb2:	2222      	movs	r2, #34	; 0x22
 800bcb4:	601a      	str	r2, [r3, #0]
 800bcb6:	e7cc      	b.n	800bc52 <strtof+0x3e>
 800bcb8:	200001fc 	.word	0x200001fc
 800bcbc:	0800e8fa 	.word	0x0800e8fa
 800bcc0:	7f7fffff 	.word	0x7f7fffff
 800bcc4:	7fefffff 	.word	0x7fefffff
 800bcc8:	20000194 	.word	0x20000194

0800bccc <__strtok_r>:
 800bccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcce:	b908      	cbnz	r0, 800bcd4 <__strtok_r+0x8>
 800bcd0:	6810      	ldr	r0, [r2, #0]
 800bcd2:	b188      	cbz	r0, 800bcf8 <__strtok_r+0x2c>
 800bcd4:	4604      	mov	r4, r0
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800bcdc:	460f      	mov	r7, r1
 800bcde:	f817 6b01 	ldrb.w	r6, [r7], #1
 800bce2:	b91e      	cbnz	r6, 800bcec <__strtok_r+0x20>
 800bce4:	b965      	cbnz	r5, 800bd00 <__strtok_r+0x34>
 800bce6:	6015      	str	r5, [r2, #0]
 800bce8:	4628      	mov	r0, r5
 800bcea:	e005      	b.n	800bcf8 <__strtok_r+0x2c>
 800bcec:	42b5      	cmp	r5, r6
 800bcee:	d1f6      	bne.n	800bcde <__strtok_r+0x12>
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d1f0      	bne.n	800bcd6 <__strtok_r+0xa>
 800bcf4:	6014      	str	r4, [r2, #0]
 800bcf6:	7003      	strb	r3, [r0, #0]
 800bcf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcfa:	461c      	mov	r4, r3
 800bcfc:	e00c      	b.n	800bd18 <__strtok_r+0x4c>
 800bcfe:	b915      	cbnz	r5, 800bd06 <__strtok_r+0x3a>
 800bd00:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bd04:	460e      	mov	r6, r1
 800bd06:	f816 5b01 	ldrb.w	r5, [r6], #1
 800bd0a:	42ab      	cmp	r3, r5
 800bd0c:	d1f7      	bne.n	800bcfe <__strtok_r+0x32>
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d0f3      	beq.n	800bcfa <__strtok_r+0x2e>
 800bd12:	2300      	movs	r3, #0
 800bd14:	f804 3c01 	strb.w	r3, [r4, #-1]
 800bd18:	6014      	str	r4, [r2, #0]
 800bd1a:	e7ed      	b.n	800bcf8 <__strtok_r+0x2c>

0800bd1c <strtok_r>:
 800bd1c:	2301      	movs	r3, #1
 800bd1e:	f7ff bfd5 	b.w	800bccc <__strtok_r>
	...

0800bd24 <_strtoul_l.constprop.0>:
 800bd24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd28:	4f36      	ldr	r7, [pc, #216]	; (800be04 <_strtoul_l.constprop.0+0xe0>)
 800bd2a:	4686      	mov	lr, r0
 800bd2c:	460d      	mov	r5, r1
 800bd2e:	4628      	mov	r0, r5
 800bd30:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd34:	5de6      	ldrb	r6, [r4, r7]
 800bd36:	f016 0608 	ands.w	r6, r6, #8
 800bd3a:	d1f8      	bne.n	800bd2e <_strtoul_l.constprop.0+0xa>
 800bd3c:	2c2d      	cmp	r4, #45	; 0x2d
 800bd3e:	d12f      	bne.n	800bda0 <_strtoul_l.constprop.0+0x7c>
 800bd40:	782c      	ldrb	r4, [r5, #0]
 800bd42:	2601      	movs	r6, #1
 800bd44:	1c85      	adds	r5, r0, #2
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d057      	beq.n	800bdfa <_strtoul_l.constprop.0+0xd6>
 800bd4a:	2b10      	cmp	r3, #16
 800bd4c:	d109      	bne.n	800bd62 <_strtoul_l.constprop.0+0x3e>
 800bd4e:	2c30      	cmp	r4, #48	; 0x30
 800bd50:	d107      	bne.n	800bd62 <_strtoul_l.constprop.0+0x3e>
 800bd52:	7828      	ldrb	r0, [r5, #0]
 800bd54:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bd58:	2858      	cmp	r0, #88	; 0x58
 800bd5a:	d149      	bne.n	800bdf0 <_strtoul_l.constprop.0+0xcc>
 800bd5c:	786c      	ldrb	r4, [r5, #1]
 800bd5e:	2310      	movs	r3, #16
 800bd60:	3502      	adds	r5, #2
 800bd62:	f04f 38ff 	mov.w	r8, #4294967295
 800bd66:	2700      	movs	r7, #0
 800bd68:	fbb8 f8f3 	udiv	r8, r8, r3
 800bd6c:	fb03 f908 	mul.w	r9, r3, r8
 800bd70:	ea6f 0909 	mvn.w	r9, r9
 800bd74:	4638      	mov	r0, r7
 800bd76:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800bd7a:	f1bc 0f09 	cmp.w	ip, #9
 800bd7e:	d814      	bhi.n	800bdaa <_strtoul_l.constprop.0+0x86>
 800bd80:	4664      	mov	r4, ip
 800bd82:	42a3      	cmp	r3, r4
 800bd84:	dd22      	ble.n	800bdcc <_strtoul_l.constprop.0+0xa8>
 800bd86:	2f00      	cmp	r7, #0
 800bd88:	db1d      	blt.n	800bdc6 <_strtoul_l.constprop.0+0xa2>
 800bd8a:	4580      	cmp	r8, r0
 800bd8c:	d31b      	bcc.n	800bdc6 <_strtoul_l.constprop.0+0xa2>
 800bd8e:	d101      	bne.n	800bd94 <_strtoul_l.constprop.0+0x70>
 800bd90:	45a1      	cmp	r9, r4
 800bd92:	db18      	blt.n	800bdc6 <_strtoul_l.constprop.0+0xa2>
 800bd94:	fb00 4003 	mla	r0, r0, r3, r4
 800bd98:	2701      	movs	r7, #1
 800bd9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd9e:	e7ea      	b.n	800bd76 <_strtoul_l.constprop.0+0x52>
 800bda0:	2c2b      	cmp	r4, #43	; 0x2b
 800bda2:	bf04      	itt	eq
 800bda4:	782c      	ldrbeq	r4, [r5, #0]
 800bda6:	1c85      	addeq	r5, r0, #2
 800bda8:	e7cd      	b.n	800bd46 <_strtoul_l.constprop.0+0x22>
 800bdaa:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800bdae:	f1bc 0f19 	cmp.w	ip, #25
 800bdb2:	d801      	bhi.n	800bdb8 <_strtoul_l.constprop.0+0x94>
 800bdb4:	3c37      	subs	r4, #55	; 0x37
 800bdb6:	e7e4      	b.n	800bd82 <_strtoul_l.constprop.0+0x5e>
 800bdb8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800bdbc:	f1bc 0f19 	cmp.w	ip, #25
 800bdc0:	d804      	bhi.n	800bdcc <_strtoul_l.constprop.0+0xa8>
 800bdc2:	3c57      	subs	r4, #87	; 0x57
 800bdc4:	e7dd      	b.n	800bd82 <_strtoul_l.constprop.0+0x5e>
 800bdc6:	f04f 37ff 	mov.w	r7, #4294967295
 800bdca:	e7e6      	b.n	800bd9a <_strtoul_l.constprop.0+0x76>
 800bdcc:	2f00      	cmp	r7, #0
 800bdce:	da07      	bge.n	800bde0 <_strtoul_l.constprop.0+0xbc>
 800bdd0:	2322      	movs	r3, #34	; 0x22
 800bdd2:	f8ce 3000 	str.w	r3, [lr]
 800bdd6:	f04f 30ff 	mov.w	r0, #4294967295
 800bdda:	b932      	cbnz	r2, 800bdea <_strtoul_l.constprop.0+0xc6>
 800bddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bde0:	b106      	cbz	r6, 800bde4 <_strtoul_l.constprop.0+0xc0>
 800bde2:	4240      	negs	r0, r0
 800bde4:	2a00      	cmp	r2, #0
 800bde6:	d0f9      	beq.n	800bddc <_strtoul_l.constprop.0+0xb8>
 800bde8:	b107      	cbz	r7, 800bdec <_strtoul_l.constprop.0+0xc8>
 800bdea:	1e69      	subs	r1, r5, #1
 800bdec:	6011      	str	r1, [r2, #0]
 800bdee:	e7f5      	b.n	800bddc <_strtoul_l.constprop.0+0xb8>
 800bdf0:	2430      	movs	r4, #48	; 0x30
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d1b5      	bne.n	800bd62 <_strtoul_l.constprop.0+0x3e>
 800bdf6:	2308      	movs	r3, #8
 800bdf8:	e7b3      	b.n	800bd62 <_strtoul_l.constprop.0+0x3e>
 800bdfa:	2c30      	cmp	r4, #48	; 0x30
 800bdfc:	d0a9      	beq.n	800bd52 <_strtoul_l.constprop.0+0x2e>
 800bdfe:	230a      	movs	r3, #10
 800be00:	e7af      	b.n	800bd62 <_strtoul_l.constprop.0+0x3e>
 800be02:	bf00      	nop
 800be04:	0800e591 	.word	0x0800e591

0800be08 <strtoul>:
 800be08:	4613      	mov	r3, r2
 800be0a:	460a      	mov	r2, r1
 800be0c:	4601      	mov	r1, r0
 800be0e:	4802      	ldr	r0, [pc, #8]	; (800be18 <strtoul+0x10>)
 800be10:	6800      	ldr	r0, [r0, #0]
 800be12:	f7ff bf87 	b.w	800bd24 <_strtoul_l.constprop.0>
 800be16:	bf00      	nop
 800be18:	20000194 	.word	0x20000194

0800be1c <_vsniprintf_r>:
 800be1c:	b530      	push	{r4, r5, lr}
 800be1e:	4614      	mov	r4, r2
 800be20:	2c00      	cmp	r4, #0
 800be22:	b09b      	sub	sp, #108	; 0x6c
 800be24:	4605      	mov	r5, r0
 800be26:	461a      	mov	r2, r3
 800be28:	da05      	bge.n	800be36 <_vsniprintf_r+0x1a>
 800be2a:	238b      	movs	r3, #139	; 0x8b
 800be2c:	6003      	str	r3, [r0, #0]
 800be2e:	f04f 30ff 	mov.w	r0, #4294967295
 800be32:	b01b      	add	sp, #108	; 0x6c
 800be34:	bd30      	pop	{r4, r5, pc}
 800be36:	f44f 7302 	mov.w	r3, #520	; 0x208
 800be3a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800be3e:	bf14      	ite	ne
 800be40:	f104 33ff 	addne.w	r3, r4, #4294967295
 800be44:	4623      	moveq	r3, r4
 800be46:	9302      	str	r3, [sp, #8]
 800be48:	9305      	str	r3, [sp, #20]
 800be4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800be4e:	9100      	str	r1, [sp, #0]
 800be50:	9104      	str	r1, [sp, #16]
 800be52:	f8ad 300e 	strh.w	r3, [sp, #14]
 800be56:	4669      	mov	r1, sp
 800be58:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800be5a:	f001 f971 	bl	800d140 <_svfiprintf_r>
 800be5e:	1c43      	adds	r3, r0, #1
 800be60:	bfbc      	itt	lt
 800be62:	238b      	movlt	r3, #139	; 0x8b
 800be64:	602b      	strlt	r3, [r5, #0]
 800be66:	2c00      	cmp	r4, #0
 800be68:	d0e3      	beq.n	800be32 <_vsniprintf_r+0x16>
 800be6a:	9b00      	ldr	r3, [sp, #0]
 800be6c:	2200      	movs	r2, #0
 800be6e:	701a      	strb	r2, [r3, #0]
 800be70:	e7df      	b.n	800be32 <_vsniprintf_r+0x16>
	...

0800be74 <vsniprintf>:
 800be74:	b507      	push	{r0, r1, r2, lr}
 800be76:	9300      	str	r3, [sp, #0]
 800be78:	4613      	mov	r3, r2
 800be7a:	460a      	mov	r2, r1
 800be7c:	4601      	mov	r1, r0
 800be7e:	4803      	ldr	r0, [pc, #12]	; (800be8c <vsniprintf+0x18>)
 800be80:	6800      	ldr	r0, [r0, #0]
 800be82:	f7ff ffcb 	bl	800be1c <_vsniprintf_r>
 800be86:	b003      	add	sp, #12
 800be88:	f85d fb04 	ldr.w	pc, [sp], #4
 800be8c:	20000194 	.word	0x20000194

0800be90 <rshift>:
 800be90:	6903      	ldr	r3, [r0, #16]
 800be92:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800be96:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800be9a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800be9e:	f100 0414 	add.w	r4, r0, #20
 800bea2:	dd45      	ble.n	800bf30 <rshift+0xa0>
 800bea4:	f011 011f 	ands.w	r1, r1, #31
 800bea8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800beac:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800beb0:	d10c      	bne.n	800becc <rshift+0x3c>
 800beb2:	f100 0710 	add.w	r7, r0, #16
 800beb6:	4629      	mov	r1, r5
 800beb8:	42b1      	cmp	r1, r6
 800beba:	d334      	bcc.n	800bf26 <rshift+0x96>
 800bebc:	1a9b      	subs	r3, r3, r2
 800bebe:	009b      	lsls	r3, r3, #2
 800bec0:	1eea      	subs	r2, r5, #3
 800bec2:	4296      	cmp	r6, r2
 800bec4:	bf38      	it	cc
 800bec6:	2300      	movcc	r3, #0
 800bec8:	4423      	add	r3, r4
 800beca:	e015      	b.n	800bef8 <rshift+0x68>
 800becc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bed0:	f1c1 0820 	rsb	r8, r1, #32
 800bed4:	40cf      	lsrs	r7, r1
 800bed6:	f105 0e04 	add.w	lr, r5, #4
 800beda:	46a1      	mov	r9, r4
 800bedc:	4576      	cmp	r6, lr
 800bede:	46f4      	mov	ip, lr
 800bee0:	d815      	bhi.n	800bf0e <rshift+0x7e>
 800bee2:	1a9a      	subs	r2, r3, r2
 800bee4:	0092      	lsls	r2, r2, #2
 800bee6:	3a04      	subs	r2, #4
 800bee8:	3501      	adds	r5, #1
 800beea:	42ae      	cmp	r6, r5
 800beec:	bf38      	it	cc
 800beee:	2200      	movcc	r2, #0
 800bef0:	18a3      	adds	r3, r4, r2
 800bef2:	50a7      	str	r7, [r4, r2]
 800bef4:	b107      	cbz	r7, 800bef8 <rshift+0x68>
 800bef6:	3304      	adds	r3, #4
 800bef8:	1b1a      	subs	r2, r3, r4
 800befa:	42a3      	cmp	r3, r4
 800befc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bf00:	bf08      	it	eq
 800bf02:	2300      	moveq	r3, #0
 800bf04:	6102      	str	r2, [r0, #16]
 800bf06:	bf08      	it	eq
 800bf08:	6143      	streq	r3, [r0, #20]
 800bf0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf0e:	f8dc c000 	ldr.w	ip, [ip]
 800bf12:	fa0c fc08 	lsl.w	ip, ip, r8
 800bf16:	ea4c 0707 	orr.w	r7, ip, r7
 800bf1a:	f849 7b04 	str.w	r7, [r9], #4
 800bf1e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf22:	40cf      	lsrs	r7, r1
 800bf24:	e7da      	b.n	800bedc <rshift+0x4c>
 800bf26:	f851 cb04 	ldr.w	ip, [r1], #4
 800bf2a:	f847 cf04 	str.w	ip, [r7, #4]!
 800bf2e:	e7c3      	b.n	800beb8 <rshift+0x28>
 800bf30:	4623      	mov	r3, r4
 800bf32:	e7e1      	b.n	800bef8 <rshift+0x68>

0800bf34 <__hexdig_fun>:
 800bf34:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bf38:	2b09      	cmp	r3, #9
 800bf3a:	d802      	bhi.n	800bf42 <__hexdig_fun+0xe>
 800bf3c:	3820      	subs	r0, #32
 800bf3e:	b2c0      	uxtb	r0, r0
 800bf40:	4770      	bx	lr
 800bf42:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bf46:	2b05      	cmp	r3, #5
 800bf48:	d801      	bhi.n	800bf4e <__hexdig_fun+0x1a>
 800bf4a:	3847      	subs	r0, #71	; 0x47
 800bf4c:	e7f7      	b.n	800bf3e <__hexdig_fun+0xa>
 800bf4e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bf52:	2b05      	cmp	r3, #5
 800bf54:	d801      	bhi.n	800bf5a <__hexdig_fun+0x26>
 800bf56:	3827      	subs	r0, #39	; 0x27
 800bf58:	e7f1      	b.n	800bf3e <__hexdig_fun+0xa>
 800bf5a:	2000      	movs	r0, #0
 800bf5c:	4770      	bx	lr
	...

0800bf60 <__gethex>:
 800bf60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf64:	ed2d 8b02 	vpush	{d8}
 800bf68:	b089      	sub	sp, #36	; 0x24
 800bf6a:	ee08 0a10 	vmov	s16, r0
 800bf6e:	9304      	str	r3, [sp, #16]
 800bf70:	4bb4      	ldr	r3, [pc, #720]	; (800c244 <__gethex+0x2e4>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	9301      	str	r3, [sp, #4]
 800bf76:	4618      	mov	r0, r3
 800bf78:	468b      	mov	fp, r1
 800bf7a:	4690      	mov	r8, r2
 800bf7c:	f7f4 f93a 	bl	80001f4 <strlen>
 800bf80:	9b01      	ldr	r3, [sp, #4]
 800bf82:	f8db 2000 	ldr.w	r2, [fp]
 800bf86:	4403      	add	r3, r0
 800bf88:	4682      	mov	sl, r0
 800bf8a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bf8e:	9305      	str	r3, [sp, #20]
 800bf90:	1c93      	adds	r3, r2, #2
 800bf92:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bf96:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bf9a:	32fe      	adds	r2, #254	; 0xfe
 800bf9c:	18d1      	adds	r1, r2, r3
 800bf9e:	461f      	mov	r7, r3
 800bfa0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bfa4:	9100      	str	r1, [sp, #0]
 800bfa6:	2830      	cmp	r0, #48	; 0x30
 800bfa8:	d0f8      	beq.n	800bf9c <__gethex+0x3c>
 800bfaa:	f7ff ffc3 	bl	800bf34 <__hexdig_fun>
 800bfae:	4604      	mov	r4, r0
 800bfb0:	2800      	cmp	r0, #0
 800bfb2:	d13a      	bne.n	800c02a <__gethex+0xca>
 800bfb4:	9901      	ldr	r1, [sp, #4]
 800bfb6:	4652      	mov	r2, sl
 800bfb8:	4638      	mov	r0, r7
 800bfba:	f001 fb73 	bl	800d6a4 <strncmp>
 800bfbe:	4605      	mov	r5, r0
 800bfc0:	2800      	cmp	r0, #0
 800bfc2:	d168      	bne.n	800c096 <__gethex+0x136>
 800bfc4:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bfc8:	eb07 060a 	add.w	r6, r7, sl
 800bfcc:	f7ff ffb2 	bl	800bf34 <__hexdig_fun>
 800bfd0:	2800      	cmp	r0, #0
 800bfd2:	d062      	beq.n	800c09a <__gethex+0x13a>
 800bfd4:	4633      	mov	r3, r6
 800bfd6:	7818      	ldrb	r0, [r3, #0]
 800bfd8:	2830      	cmp	r0, #48	; 0x30
 800bfda:	461f      	mov	r7, r3
 800bfdc:	f103 0301 	add.w	r3, r3, #1
 800bfe0:	d0f9      	beq.n	800bfd6 <__gethex+0x76>
 800bfe2:	f7ff ffa7 	bl	800bf34 <__hexdig_fun>
 800bfe6:	2301      	movs	r3, #1
 800bfe8:	fab0 f480 	clz	r4, r0
 800bfec:	0964      	lsrs	r4, r4, #5
 800bfee:	4635      	mov	r5, r6
 800bff0:	9300      	str	r3, [sp, #0]
 800bff2:	463a      	mov	r2, r7
 800bff4:	4616      	mov	r6, r2
 800bff6:	3201      	adds	r2, #1
 800bff8:	7830      	ldrb	r0, [r6, #0]
 800bffa:	f7ff ff9b 	bl	800bf34 <__hexdig_fun>
 800bffe:	2800      	cmp	r0, #0
 800c000:	d1f8      	bne.n	800bff4 <__gethex+0x94>
 800c002:	9901      	ldr	r1, [sp, #4]
 800c004:	4652      	mov	r2, sl
 800c006:	4630      	mov	r0, r6
 800c008:	f001 fb4c 	bl	800d6a4 <strncmp>
 800c00c:	b980      	cbnz	r0, 800c030 <__gethex+0xd0>
 800c00e:	b94d      	cbnz	r5, 800c024 <__gethex+0xc4>
 800c010:	eb06 050a 	add.w	r5, r6, sl
 800c014:	462a      	mov	r2, r5
 800c016:	4616      	mov	r6, r2
 800c018:	3201      	adds	r2, #1
 800c01a:	7830      	ldrb	r0, [r6, #0]
 800c01c:	f7ff ff8a 	bl	800bf34 <__hexdig_fun>
 800c020:	2800      	cmp	r0, #0
 800c022:	d1f8      	bne.n	800c016 <__gethex+0xb6>
 800c024:	1bad      	subs	r5, r5, r6
 800c026:	00ad      	lsls	r5, r5, #2
 800c028:	e004      	b.n	800c034 <__gethex+0xd4>
 800c02a:	2400      	movs	r4, #0
 800c02c:	4625      	mov	r5, r4
 800c02e:	e7e0      	b.n	800bff2 <__gethex+0x92>
 800c030:	2d00      	cmp	r5, #0
 800c032:	d1f7      	bne.n	800c024 <__gethex+0xc4>
 800c034:	7833      	ldrb	r3, [r6, #0]
 800c036:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c03a:	2b50      	cmp	r3, #80	; 0x50
 800c03c:	d13b      	bne.n	800c0b6 <__gethex+0x156>
 800c03e:	7873      	ldrb	r3, [r6, #1]
 800c040:	2b2b      	cmp	r3, #43	; 0x2b
 800c042:	d02c      	beq.n	800c09e <__gethex+0x13e>
 800c044:	2b2d      	cmp	r3, #45	; 0x2d
 800c046:	d02e      	beq.n	800c0a6 <__gethex+0x146>
 800c048:	1c71      	adds	r1, r6, #1
 800c04a:	f04f 0900 	mov.w	r9, #0
 800c04e:	7808      	ldrb	r0, [r1, #0]
 800c050:	f7ff ff70 	bl	800bf34 <__hexdig_fun>
 800c054:	1e43      	subs	r3, r0, #1
 800c056:	b2db      	uxtb	r3, r3
 800c058:	2b18      	cmp	r3, #24
 800c05a:	d82c      	bhi.n	800c0b6 <__gethex+0x156>
 800c05c:	f1a0 0210 	sub.w	r2, r0, #16
 800c060:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c064:	f7ff ff66 	bl	800bf34 <__hexdig_fun>
 800c068:	1e43      	subs	r3, r0, #1
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	2b18      	cmp	r3, #24
 800c06e:	d91d      	bls.n	800c0ac <__gethex+0x14c>
 800c070:	f1b9 0f00 	cmp.w	r9, #0
 800c074:	d000      	beq.n	800c078 <__gethex+0x118>
 800c076:	4252      	negs	r2, r2
 800c078:	4415      	add	r5, r2
 800c07a:	f8cb 1000 	str.w	r1, [fp]
 800c07e:	b1e4      	cbz	r4, 800c0ba <__gethex+0x15a>
 800c080:	9b00      	ldr	r3, [sp, #0]
 800c082:	2b00      	cmp	r3, #0
 800c084:	bf14      	ite	ne
 800c086:	2700      	movne	r7, #0
 800c088:	2706      	moveq	r7, #6
 800c08a:	4638      	mov	r0, r7
 800c08c:	b009      	add	sp, #36	; 0x24
 800c08e:	ecbd 8b02 	vpop	{d8}
 800c092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c096:	463e      	mov	r6, r7
 800c098:	4625      	mov	r5, r4
 800c09a:	2401      	movs	r4, #1
 800c09c:	e7ca      	b.n	800c034 <__gethex+0xd4>
 800c09e:	f04f 0900 	mov.w	r9, #0
 800c0a2:	1cb1      	adds	r1, r6, #2
 800c0a4:	e7d3      	b.n	800c04e <__gethex+0xee>
 800c0a6:	f04f 0901 	mov.w	r9, #1
 800c0aa:	e7fa      	b.n	800c0a2 <__gethex+0x142>
 800c0ac:	230a      	movs	r3, #10
 800c0ae:	fb03 0202 	mla	r2, r3, r2, r0
 800c0b2:	3a10      	subs	r2, #16
 800c0b4:	e7d4      	b.n	800c060 <__gethex+0x100>
 800c0b6:	4631      	mov	r1, r6
 800c0b8:	e7df      	b.n	800c07a <__gethex+0x11a>
 800c0ba:	1bf3      	subs	r3, r6, r7
 800c0bc:	3b01      	subs	r3, #1
 800c0be:	4621      	mov	r1, r4
 800c0c0:	2b07      	cmp	r3, #7
 800c0c2:	dc0b      	bgt.n	800c0dc <__gethex+0x17c>
 800c0c4:	ee18 0a10 	vmov	r0, s16
 800c0c8:	f000 fa72 	bl	800c5b0 <_Balloc>
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	b940      	cbnz	r0, 800c0e2 <__gethex+0x182>
 800c0d0:	4b5d      	ldr	r3, [pc, #372]	; (800c248 <__gethex+0x2e8>)
 800c0d2:	4602      	mov	r2, r0
 800c0d4:	21de      	movs	r1, #222	; 0xde
 800c0d6:	485d      	ldr	r0, [pc, #372]	; (800c24c <__gethex+0x2ec>)
 800c0d8:	f001 fb06 	bl	800d6e8 <__assert_func>
 800c0dc:	3101      	adds	r1, #1
 800c0de:	105b      	asrs	r3, r3, #1
 800c0e0:	e7ee      	b.n	800c0c0 <__gethex+0x160>
 800c0e2:	f100 0914 	add.w	r9, r0, #20
 800c0e6:	f04f 0b00 	mov.w	fp, #0
 800c0ea:	f1ca 0301 	rsb	r3, sl, #1
 800c0ee:	f8cd 9008 	str.w	r9, [sp, #8]
 800c0f2:	f8cd b000 	str.w	fp, [sp]
 800c0f6:	9306      	str	r3, [sp, #24]
 800c0f8:	42b7      	cmp	r7, r6
 800c0fa:	d340      	bcc.n	800c17e <__gethex+0x21e>
 800c0fc:	9802      	ldr	r0, [sp, #8]
 800c0fe:	9b00      	ldr	r3, [sp, #0]
 800c100:	f840 3b04 	str.w	r3, [r0], #4
 800c104:	eba0 0009 	sub.w	r0, r0, r9
 800c108:	1080      	asrs	r0, r0, #2
 800c10a:	0146      	lsls	r6, r0, #5
 800c10c:	6120      	str	r0, [r4, #16]
 800c10e:	4618      	mov	r0, r3
 800c110:	f000 fb40 	bl	800c794 <__hi0bits>
 800c114:	1a30      	subs	r0, r6, r0
 800c116:	f8d8 6000 	ldr.w	r6, [r8]
 800c11a:	42b0      	cmp	r0, r6
 800c11c:	dd63      	ble.n	800c1e6 <__gethex+0x286>
 800c11e:	1b87      	subs	r7, r0, r6
 800c120:	4639      	mov	r1, r7
 800c122:	4620      	mov	r0, r4
 800c124:	f000 fee4 	bl	800cef0 <__any_on>
 800c128:	4682      	mov	sl, r0
 800c12a:	b1a8      	cbz	r0, 800c158 <__gethex+0x1f8>
 800c12c:	1e7b      	subs	r3, r7, #1
 800c12e:	1159      	asrs	r1, r3, #5
 800c130:	f003 021f 	and.w	r2, r3, #31
 800c134:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c138:	f04f 0a01 	mov.w	sl, #1
 800c13c:	fa0a f202 	lsl.w	r2, sl, r2
 800c140:	420a      	tst	r2, r1
 800c142:	d009      	beq.n	800c158 <__gethex+0x1f8>
 800c144:	4553      	cmp	r3, sl
 800c146:	dd05      	ble.n	800c154 <__gethex+0x1f4>
 800c148:	1eb9      	subs	r1, r7, #2
 800c14a:	4620      	mov	r0, r4
 800c14c:	f000 fed0 	bl	800cef0 <__any_on>
 800c150:	2800      	cmp	r0, #0
 800c152:	d145      	bne.n	800c1e0 <__gethex+0x280>
 800c154:	f04f 0a02 	mov.w	sl, #2
 800c158:	4639      	mov	r1, r7
 800c15a:	4620      	mov	r0, r4
 800c15c:	f7ff fe98 	bl	800be90 <rshift>
 800c160:	443d      	add	r5, r7
 800c162:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c166:	42ab      	cmp	r3, r5
 800c168:	da4c      	bge.n	800c204 <__gethex+0x2a4>
 800c16a:	ee18 0a10 	vmov	r0, s16
 800c16e:	4621      	mov	r1, r4
 800c170:	f000 fa5e 	bl	800c630 <_Bfree>
 800c174:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c176:	2300      	movs	r3, #0
 800c178:	6013      	str	r3, [r2, #0]
 800c17a:	27a3      	movs	r7, #163	; 0xa3
 800c17c:	e785      	b.n	800c08a <__gethex+0x12a>
 800c17e:	1e73      	subs	r3, r6, #1
 800c180:	9a05      	ldr	r2, [sp, #20]
 800c182:	9303      	str	r3, [sp, #12]
 800c184:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c188:	4293      	cmp	r3, r2
 800c18a:	d019      	beq.n	800c1c0 <__gethex+0x260>
 800c18c:	f1bb 0f20 	cmp.w	fp, #32
 800c190:	d107      	bne.n	800c1a2 <__gethex+0x242>
 800c192:	9b02      	ldr	r3, [sp, #8]
 800c194:	9a00      	ldr	r2, [sp, #0]
 800c196:	f843 2b04 	str.w	r2, [r3], #4
 800c19a:	9302      	str	r3, [sp, #8]
 800c19c:	2300      	movs	r3, #0
 800c19e:	9300      	str	r3, [sp, #0]
 800c1a0:	469b      	mov	fp, r3
 800c1a2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c1a6:	f7ff fec5 	bl	800bf34 <__hexdig_fun>
 800c1aa:	9b00      	ldr	r3, [sp, #0]
 800c1ac:	f000 000f 	and.w	r0, r0, #15
 800c1b0:	fa00 f00b 	lsl.w	r0, r0, fp
 800c1b4:	4303      	orrs	r3, r0
 800c1b6:	9300      	str	r3, [sp, #0]
 800c1b8:	f10b 0b04 	add.w	fp, fp, #4
 800c1bc:	9b03      	ldr	r3, [sp, #12]
 800c1be:	e00d      	b.n	800c1dc <__gethex+0x27c>
 800c1c0:	9b03      	ldr	r3, [sp, #12]
 800c1c2:	9a06      	ldr	r2, [sp, #24]
 800c1c4:	4413      	add	r3, r2
 800c1c6:	42bb      	cmp	r3, r7
 800c1c8:	d3e0      	bcc.n	800c18c <__gethex+0x22c>
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	9901      	ldr	r1, [sp, #4]
 800c1ce:	9307      	str	r3, [sp, #28]
 800c1d0:	4652      	mov	r2, sl
 800c1d2:	f001 fa67 	bl	800d6a4 <strncmp>
 800c1d6:	9b07      	ldr	r3, [sp, #28]
 800c1d8:	2800      	cmp	r0, #0
 800c1da:	d1d7      	bne.n	800c18c <__gethex+0x22c>
 800c1dc:	461e      	mov	r6, r3
 800c1de:	e78b      	b.n	800c0f8 <__gethex+0x198>
 800c1e0:	f04f 0a03 	mov.w	sl, #3
 800c1e4:	e7b8      	b.n	800c158 <__gethex+0x1f8>
 800c1e6:	da0a      	bge.n	800c1fe <__gethex+0x29e>
 800c1e8:	1a37      	subs	r7, r6, r0
 800c1ea:	4621      	mov	r1, r4
 800c1ec:	ee18 0a10 	vmov	r0, s16
 800c1f0:	463a      	mov	r2, r7
 800c1f2:	f000 fc39 	bl	800ca68 <__lshift>
 800c1f6:	1bed      	subs	r5, r5, r7
 800c1f8:	4604      	mov	r4, r0
 800c1fa:	f100 0914 	add.w	r9, r0, #20
 800c1fe:	f04f 0a00 	mov.w	sl, #0
 800c202:	e7ae      	b.n	800c162 <__gethex+0x202>
 800c204:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c208:	42a8      	cmp	r0, r5
 800c20a:	dd72      	ble.n	800c2f2 <__gethex+0x392>
 800c20c:	1b45      	subs	r5, r0, r5
 800c20e:	42ae      	cmp	r6, r5
 800c210:	dc36      	bgt.n	800c280 <__gethex+0x320>
 800c212:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c216:	2b02      	cmp	r3, #2
 800c218:	d02a      	beq.n	800c270 <__gethex+0x310>
 800c21a:	2b03      	cmp	r3, #3
 800c21c:	d02c      	beq.n	800c278 <__gethex+0x318>
 800c21e:	2b01      	cmp	r3, #1
 800c220:	d11c      	bne.n	800c25c <__gethex+0x2fc>
 800c222:	42ae      	cmp	r6, r5
 800c224:	d11a      	bne.n	800c25c <__gethex+0x2fc>
 800c226:	2e01      	cmp	r6, #1
 800c228:	d112      	bne.n	800c250 <__gethex+0x2f0>
 800c22a:	9a04      	ldr	r2, [sp, #16]
 800c22c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c230:	6013      	str	r3, [r2, #0]
 800c232:	2301      	movs	r3, #1
 800c234:	6123      	str	r3, [r4, #16]
 800c236:	f8c9 3000 	str.w	r3, [r9]
 800c23a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c23c:	2762      	movs	r7, #98	; 0x62
 800c23e:	601c      	str	r4, [r3, #0]
 800c240:	e723      	b.n	800c08a <__gethex+0x12a>
 800c242:	bf00      	nop
 800c244:	0800e708 	.word	0x0800e708
 800c248:	0800e691 	.word	0x0800e691
 800c24c:	0800e6a2 	.word	0x0800e6a2
 800c250:	1e71      	subs	r1, r6, #1
 800c252:	4620      	mov	r0, r4
 800c254:	f000 fe4c 	bl	800cef0 <__any_on>
 800c258:	2800      	cmp	r0, #0
 800c25a:	d1e6      	bne.n	800c22a <__gethex+0x2ca>
 800c25c:	ee18 0a10 	vmov	r0, s16
 800c260:	4621      	mov	r1, r4
 800c262:	f000 f9e5 	bl	800c630 <_Bfree>
 800c266:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c268:	2300      	movs	r3, #0
 800c26a:	6013      	str	r3, [r2, #0]
 800c26c:	2750      	movs	r7, #80	; 0x50
 800c26e:	e70c      	b.n	800c08a <__gethex+0x12a>
 800c270:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c272:	2b00      	cmp	r3, #0
 800c274:	d1f2      	bne.n	800c25c <__gethex+0x2fc>
 800c276:	e7d8      	b.n	800c22a <__gethex+0x2ca>
 800c278:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d1d5      	bne.n	800c22a <__gethex+0x2ca>
 800c27e:	e7ed      	b.n	800c25c <__gethex+0x2fc>
 800c280:	1e6f      	subs	r7, r5, #1
 800c282:	f1ba 0f00 	cmp.w	sl, #0
 800c286:	d131      	bne.n	800c2ec <__gethex+0x38c>
 800c288:	b127      	cbz	r7, 800c294 <__gethex+0x334>
 800c28a:	4639      	mov	r1, r7
 800c28c:	4620      	mov	r0, r4
 800c28e:	f000 fe2f 	bl	800cef0 <__any_on>
 800c292:	4682      	mov	sl, r0
 800c294:	117b      	asrs	r3, r7, #5
 800c296:	2101      	movs	r1, #1
 800c298:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c29c:	f007 071f 	and.w	r7, r7, #31
 800c2a0:	fa01 f707 	lsl.w	r7, r1, r7
 800c2a4:	421f      	tst	r7, r3
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	bf18      	it	ne
 800c2ac:	f04a 0a02 	orrne.w	sl, sl, #2
 800c2b0:	1b76      	subs	r6, r6, r5
 800c2b2:	f7ff fded 	bl	800be90 <rshift>
 800c2b6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c2ba:	2702      	movs	r7, #2
 800c2bc:	f1ba 0f00 	cmp.w	sl, #0
 800c2c0:	d048      	beq.n	800c354 <__gethex+0x3f4>
 800c2c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c2c6:	2b02      	cmp	r3, #2
 800c2c8:	d015      	beq.n	800c2f6 <__gethex+0x396>
 800c2ca:	2b03      	cmp	r3, #3
 800c2cc:	d017      	beq.n	800c2fe <__gethex+0x39e>
 800c2ce:	2b01      	cmp	r3, #1
 800c2d0:	d109      	bne.n	800c2e6 <__gethex+0x386>
 800c2d2:	f01a 0f02 	tst.w	sl, #2
 800c2d6:	d006      	beq.n	800c2e6 <__gethex+0x386>
 800c2d8:	f8d9 0000 	ldr.w	r0, [r9]
 800c2dc:	ea4a 0a00 	orr.w	sl, sl, r0
 800c2e0:	f01a 0f01 	tst.w	sl, #1
 800c2e4:	d10e      	bne.n	800c304 <__gethex+0x3a4>
 800c2e6:	f047 0710 	orr.w	r7, r7, #16
 800c2ea:	e033      	b.n	800c354 <__gethex+0x3f4>
 800c2ec:	f04f 0a01 	mov.w	sl, #1
 800c2f0:	e7d0      	b.n	800c294 <__gethex+0x334>
 800c2f2:	2701      	movs	r7, #1
 800c2f4:	e7e2      	b.n	800c2bc <__gethex+0x35c>
 800c2f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2f8:	f1c3 0301 	rsb	r3, r3, #1
 800c2fc:	9315      	str	r3, [sp, #84]	; 0x54
 800c2fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c300:	2b00      	cmp	r3, #0
 800c302:	d0f0      	beq.n	800c2e6 <__gethex+0x386>
 800c304:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c308:	f104 0314 	add.w	r3, r4, #20
 800c30c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c310:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c314:	f04f 0c00 	mov.w	ip, #0
 800c318:	4618      	mov	r0, r3
 800c31a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c31e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c322:	d01c      	beq.n	800c35e <__gethex+0x3fe>
 800c324:	3201      	adds	r2, #1
 800c326:	6002      	str	r2, [r0, #0]
 800c328:	2f02      	cmp	r7, #2
 800c32a:	f104 0314 	add.w	r3, r4, #20
 800c32e:	d13f      	bne.n	800c3b0 <__gethex+0x450>
 800c330:	f8d8 2000 	ldr.w	r2, [r8]
 800c334:	3a01      	subs	r2, #1
 800c336:	42b2      	cmp	r2, r6
 800c338:	d10a      	bne.n	800c350 <__gethex+0x3f0>
 800c33a:	1171      	asrs	r1, r6, #5
 800c33c:	2201      	movs	r2, #1
 800c33e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c342:	f006 061f 	and.w	r6, r6, #31
 800c346:	fa02 f606 	lsl.w	r6, r2, r6
 800c34a:	421e      	tst	r6, r3
 800c34c:	bf18      	it	ne
 800c34e:	4617      	movne	r7, r2
 800c350:	f047 0720 	orr.w	r7, r7, #32
 800c354:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c356:	601c      	str	r4, [r3, #0]
 800c358:	9b04      	ldr	r3, [sp, #16]
 800c35a:	601d      	str	r5, [r3, #0]
 800c35c:	e695      	b.n	800c08a <__gethex+0x12a>
 800c35e:	4299      	cmp	r1, r3
 800c360:	f843 cc04 	str.w	ip, [r3, #-4]
 800c364:	d8d8      	bhi.n	800c318 <__gethex+0x3b8>
 800c366:	68a3      	ldr	r3, [r4, #8]
 800c368:	459b      	cmp	fp, r3
 800c36a:	db19      	blt.n	800c3a0 <__gethex+0x440>
 800c36c:	6861      	ldr	r1, [r4, #4]
 800c36e:	ee18 0a10 	vmov	r0, s16
 800c372:	3101      	adds	r1, #1
 800c374:	f000 f91c 	bl	800c5b0 <_Balloc>
 800c378:	4681      	mov	r9, r0
 800c37a:	b918      	cbnz	r0, 800c384 <__gethex+0x424>
 800c37c:	4b1a      	ldr	r3, [pc, #104]	; (800c3e8 <__gethex+0x488>)
 800c37e:	4602      	mov	r2, r0
 800c380:	2184      	movs	r1, #132	; 0x84
 800c382:	e6a8      	b.n	800c0d6 <__gethex+0x176>
 800c384:	6922      	ldr	r2, [r4, #16]
 800c386:	3202      	adds	r2, #2
 800c388:	f104 010c 	add.w	r1, r4, #12
 800c38c:	0092      	lsls	r2, r2, #2
 800c38e:	300c      	adds	r0, #12
 800c390:	f000 f900 	bl	800c594 <memcpy>
 800c394:	4621      	mov	r1, r4
 800c396:	ee18 0a10 	vmov	r0, s16
 800c39a:	f000 f949 	bl	800c630 <_Bfree>
 800c39e:	464c      	mov	r4, r9
 800c3a0:	6923      	ldr	r3, [r4, #16]
 800c3a2:	1c5a      	adds	r2, r3, #1
 800c3a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c3a8:	6122      	str	r2, [r4, #16]
 800c3aa:	2201      	movs	r2, #1
 800c3ac:	615a      	str	r2, [r3, #20]
 800c3ae:	e7bb      	b.n	800c328 <__gethex+0x3c8>
 800c3b0:	6922      	ldr	r2, [r4, #16]
 800c3b2:	455a      	cmp	r2, fp
 800c3b4:	dd0b      	ble.n	800c3ce <__gethex+0x46e>
 800c3b6:	2101      	movs	r1, #1
 800c3b8:	4620      	mov	r0, r4
 800c3ba:	f7ff fd69 	bl	800be90 <rshift>
 800c3be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c3c2:	3501      	adds	r5, #1
 800c3c4:	42ab      	cmp	r3, r5
 800c3c6:	f6ff aed0 	blt.w	800c16a <__gethex+0x20a>
 800c3ca:	2701      	movs	r7, #1
 800c3cc:	e7c0      	b.n	800c350 <__gethex+0x3f0>
 800c3ce:	f016 061f 	ands.w	r6, r6, #31
 800c3d2:	d0fa      	beq.n	800c3ca <__gethex+0x46a>
 800c3d4:	4453      	add	r3, sl
 800c3d6:	f1c6 0620 	rsb	r6, r6, #32
 800c3da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c3de:	f000 f9d9 	bl	800c794 <__hi0bits>
 800c3e2:	42b0      	cmp	r0, r6
 800c3e4:	dbe7      	blt.n	800c3b6 <__gethex+0x456>
 800c3e6:	e7f0      	b.n	800c3ca <__gethex+0x46a>
 800c3e8:	0800e691 	.word	0x0800e691

0800c3ec <L_shift>:
 800c3ec:	f1c2 0208 	rsb	r2, r2, #8
 800c3f0:	0092      	lsls	r2, r2, #2
 800c3f2:	b570      	push	{r4, r5, r6, lr}
 800c3f4:	f1c2 0620 	rsb	r6, r2, #32
 800c3f8:	6843      	ldr	r3, [r0, #4]
 800c3fa:	6804      	ldr	r4, [r0, #0]
 800c3fc:	fa03 f506 	lsl.w	r5, r3, r6
 800c400:	432c      	orrs	r4, r5
 800c402:	40d3      	lsrs	r3, r2
 800c404:	6004      	str	r4, [r0, #0]
 800c406:	f840 3f04 	str.w	r3, [r0, #4]!
 800c40a:	4288      	cmp	r0, r1
 800c40c:	d3f4      	bcc.n	800c3f8 <L_shift+0xc>
 800c40e:	bd70      	pop	{r4, r5, r6, pc}

0800c410 <__match>:
 800c410:	b530      	push	{r4, r5, lr}
 800c412:	6803      	ldr	r3, [r0, #0]
 800c414:	3301      	adds	r3, #1
 800c416:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c41a:	b914      	cbnz	r4, 800c422 <__match+0x12>
 800c41c:	6003      	str	r3, [r0, #0]
 800c41e:	2001      	movs	r0, #1
 800c420:	bd30      	pop	{r4, r5, pc}
 800c422:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c426:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c42a:	2d19      	cmp	r5, #25
 800c42c:	bf98      	it	ls
 800c42e:	3220      	addls	r2, #32
 800c430:	42a2      	cmp	r2, r4
 800c432:	d0f0      	beq.n	800c416 <__match+0x6>
 800c434:	2000      	movs	r0, #0
 800c436:	e7f3      	b.n	800c420 <__match+0x10>

0800c438 <__hexnan>:
 800c438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c43c:	680b      	ldr	r3, [r1, #0]
 800c43e:	115e      	asrs	r6, r3, #5
 800c440:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c444:	f013 031f 	ands.w	r3, r3, #31
 800c448:	b087      	sub	sp, #28
 800c44a:	bf18      	it	ne
 800c44c:	3604      	addne	r6, #4
 800c44e:	2500      	movs	r5, #0
 800c450:	1f37      	subs	r7, r6, #4
 800c452:	4690      	mov	r8, r2
 800c454:	6802      	ldr	r2, [r0, #0]
 800c456:	9301      	str	r3, [sp, #4]
 800c458:	4682      	mov	sl, r0
 800c45a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c45e:	46b9      	mov	r9, r7
 800c460:	463c      	mov	r4, r7
 800c462:	9502      	str	r5, [sp, #8]
 800c464:	46ab      	mov	fp, r5
 800c466:	7851      	ldrb	r1, [r2, #1]
 800c468:	1c53      	adds	r3, r2, #1
 800c46a:	9303      	str	r3, [sp, #12]
 800c46c:	b341      	cbz	r1, 800c4c0 <__hexnan+0x88>
 800c46e:	4608      	mov	r0, r1
 800c470:	9205      	str	r2, [sp, #20]
 800c472:	9104      	str	r1, [sp, #16]
 800c474:	f7ff fd5e 	bl	800bf34 <__hexdig_fun>
 800c478:	2800      	cmp	r0, #0
 800c47a:	d14f      	bne.n	800c51c <__hexnan+0xe4>
 800c47c:	9904      	ldr	r1, [sp, #16]
 800c47e:	9a05      	ldr	r2, [sp, #20]
 800c480:	2920      	cmp	r1, #32
 800c482:	d818      	bhi.n	800c4b6 <__hexnan+0x7e>
 800c484:	9b02      	ldr	r3, [sp, #8]
 800c486:	459b      	cmp	fp, r3
 800c488:	dd13      	ble.n	800c4b2 <__hexnan+0x7a>
 800c48a:	454c      	cmp	r4, r9
 800c48c:	d206      	bcs.n	800c49c <__hexnan+0x64>
 800c48e:	2d07      	cmp	r5, #7
 800c490:	dc04      	bgt.n	800c49c <__hexnan+0x64>
 800c492:	462a      	mov	r2, r5
 800c494:	4649      	mov	r1, r9
 800c496:	4620      	mov	r0, r4
 800c498:	f7ff ffa8 	bl	800c3ec <L_shift>
 800c49c:	4544      	cmp	r4, r8
 800c49e:	d950      	bls.n	800c542 <__hexnan+0x10a>
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	f1a4 0904 	sub.w	r9, r4, #4
 800c4a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4aa:	f8cd b008 	str.w	fp, [sp, #8]
 800c4ae:	464c      	mov	r4, r9
 800c4b0:	461d      	mov	r5, r3
 800c4b2:	9a03      	ldr	r2, [sp, #12]
 800c4b4:	e7d7      	b.n	800c466 <__hexnan+0x2e>
 800c4b6:	2929      	cmp	r1, #41	; 0x29
 800c4b8:	d156      	bne.n	800c568 <__hexnan+0x130>
 800c4ba:	3202      	adds	r2, #2
 800c4bc:	f8ca 2000 	str.w	r2, [sl]
 800c4c0:	f1bb 0f00 	cmp.w	fp, #0
 800c4c4:	d050      	beq.n	800c568 <__hexnan+0x130>
 800c4c6:	454c      	cmp	r4, r9
 800c4c8:	d206      	bcs.n	800c4d8 <__hexnan+0xa0>
 800c4ca:	2d07      	cmp	r5, #7
 800c4cc:	dc04      	bgt.n	800c4d8 <__hexnan+0xa0>
 800c4ce:	462a      	mov	r2, r5
 800c4d0:	4649      	mov	r1, r9
 800c4d2:	4620      	mov	r0, r4
 800c4d4:	f7ff ff8a 	bl	800c3ec <L_shift>
 800c4d8:	4544      	cmp	r4, r8
 800c4da:	d934      	bls.n	800c546 <__hexnan+0x10e>
 800c4dc:	f1a8 0204 	sub.w	r2, r8, #4
 800c4e0:	4623      	mov	r3, r4
 800c4e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800c4e6:	f842 1f04 	str.w	r1, [r2, #4]!
 800c4ea:	429f      	cmp	r7, r3
 800c4ec:	d2f9      	bcs.n	800c4e2 <__hexnan+0xaa>
 800c4ee:	1b3b      	subs	r3, r7, r4
 800c4f0:	f023 0303 	bic.w	r3, r3, #3
 800c4f4:	3304      	adds	r3, #4
 800c4f6:	3401      	adds	r4, #1
 800c4f8:	3e03      	subs	r6, #3
 800c4fa:	42b4      	cmp	r4, r6
 800c4fc:	bf88      	it	hi
 800c4fe:	2304      	movhi	r3, #4
 800c500:	4443      	add	r3, r8
 800c502:	2200      	movs	r2, #0
 800c504:	f843 2b04 	str.w	r2, [r3], #4
 800c508:	429f      	cmp	r7, r3
 800c50a:	d2fb      	bcs.n	800c504 <__hexnan+0xcc>
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	b91b      	cbnz	r3, 800c518 <__hexnan+0xe0>
 800c510:	4547      	cmp	r7, r8
 800c512:	d127      	bne.n	800c564 <__hexnan+0x12c>
 800c514:	2301      	movs	r3, #1
 800c516:	603b      	str	r3, [r7, #0]
 800c518:	2005      	movs	r0, #5
 800c51a:	e026      	b.n	800c56a <__hexnan+0x132>
 800c51c:	3501      	adds	r5, #1
 800c51e:	2d08      	cmp	r5, #8
 800c520:	f10b 0b01 	add.w	fp, fp, #1
 800c524:	dd06      	ble.n	800c534 <__hexnan+0xfc>
 800c526:	4544      	cmp	r4, r8
 800c528:	d9c3      	bls.n	800c4b2 <__hexnan+0x7a>
 800c52a:	2300      	movs	r3, #0
 800c52c:	f844 3c04 	str.w	r3, [r4, #-4]
 800c530:	2501      	movs	r5, #1
 800c532:	3c04      	subs	r4, #4
 800c534:	6822      	ldr	r2, [r4, #0]
 800c536:	f000 000f 	and.w	r0, r0, #15
 800c53a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c53e:	6022      	str	r2, [r4, #0]
 800c540:	e7b7      	b.n	800c4b2 <__hexnan+0x7a>
 800c542:	2508      	movs	r5, #8
 800c544:	e7b5      	b.n	800c4b2 <__hexnan+0x7a>
 800c546:	9b01      	ldr	r3, [sp, #4]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d0df      	beq.n	800c50c <__hexnan+0xd4>
 800c54c:	f04f 32ff 	mov.w	r2, #4294967295
 800c550:	f1c3 0320 	rsb	r3, r3, #32
 800c554:	fa22 f303 	lsr.w	r3, r2, r3
 800c558:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c55c:	401a      	ands	r2, r3
 800c55e:	f846 2c04 	str.w	r2, [r6, #-4]
 800c562:	e7d3      	b.n	800c50c <__hexnan+0xd4>
 800c564:	3f04      	subs	r7, #4
 800c566:	e7d1      	b.n	800c50c <__hexnan+0xd4>
 800c568:	2004      	movs	r0, #4
 800c56a:	b007      	add	sp, #28
 800c56c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c570 <__ascii_mbtowc>:
 800c570:	b082      	sub	sp, #8
 800c572:	b901      	cbnz	r1, 800c576 <__ascii_mbtowc+0x6>
 800c574:	a901      	add	r1, sp, #4
 800c576:	b142      	cbz	r2, 800c58a <__ascii_mbtowc+0x1a>
 800c578:	b14b      	cbz	r3, 800c58e <__ascii_mbtowc+0x1e>
 800c57a:	7813      	ldrb	r3, [r2, #0]
 800c57c:	600b      	str	r3, [r1, #0]
 800c57e:	7812      	ldrb	r2, [r2, #0]
 800c580:	1e10      	subs	r0, r2, #0
 800c582:	bf18      	it	ne
 800c584:	2001      	movne	r0, #1
 800c586:	b002      	add	sp, #8
 800c588:	4770      	bx	lr
 800c58a:	4610      	mov	r0, r2
 800c58c:	e7fb      	b.n	800c586 <__ascii_mbtowc+0x16>
 800c58e:	f06f 0001 	mvn.w	r0, #1
 800c592:	e7f8      	b.n	800c586 <__ascii_mbtowc+0x16>

0800c594 <memcpy>:
 800c594:	440a      	add	r2, r1
 800c596:	4291      	cmp	r1, r2
 800c598:	f100 33ff 	add.w	r3, r0, #4294967295
 800c59c:	d100      	bne.n	800c5a0 <memcpy+0xc>
 800c59e:	4770      	bx	lr
 800c5a0:	b510      	push	{r4, lr}
 800c5a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c5aa:	4291      	cmp	r1, r2
 800c5ac:	d1f9      	bne.n	800c5a2 <memcpy+0xe>
 800c5ae:	bd10      	pop	{r4, pc}

0800c5b0 <_Balloc>:
 800c5b0:	b570      	push	{r4, r5, r6, lr}
 800c5b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c5b4:	4604      	mov	r4, r0
 800c5b6:	460d      	mov	r5, r1
 800c5b8:	b976      	cbnz	r6, 800c5d8 <_Balloc+0x28>
 800c5ba:	2010      	movs	r0, #16
 800c5bc:	f001 f8c4 	bl	800d748 <malloc>
 800c5c0:	4602      	mov	r2, r0
 800c5c2:	6260      	str	r0, [r4, #36]	; 0x24
 800c5c4:	b920      	cbnz	r0, 800c5d0 <_Balloc+0x20>
 800c5c6:	4b18      	ldr	r3, [pc, #96]	; (800c628 <_Balloc+0x78>)
 800c5c8:	4818      	ldr	r0, [pc, #96]	; (800c62c <_Balloc+0x7c>)
 800c5ca:	2166      	movs	r1, #102	; 0x66
 800c5cc:	f001 f88c 	bl	800d6e8 <__assert_func>
 800c5d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5d4:	6006      	str	r6, [r0, #0]
 800c5d6:	60c6      	str	r6, [r0, #12]
 800c5d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c5da:	68f3      	ldr	r3, [r6, #12]
 800c5dc:	b183      	cbz	r3, 800c600 <_Balloc+0x50>
 800c5de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5e0:	68db      	ldr	r3, [r3, #12]
 800c5e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c5e6:	b9b8      	cbnz	r0, 800c618 <_Balloc+0x68>
 800c5e8:	2101      	movs	r1, #1
 800c5ea:	fa01 f605 	lsl.w	r6, r1, r5
 800c5ee:	1d72      	adds	r2, r6, #5
 800c5f0:	0092      	lsls	r2, r2, #2
 800c5f2:	4620      	mov	r0, r4
 800c5f4:	f000 fc9d 	bl	800cf32 <_calloc_r>
 800c5f8:	b160      	cbz	r0, 800c614 <_Balloc+0x64>
 800c5fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c5fe:	e00e      	b.n	800c61e <_Balloc+0x6e>
 800c600:	2221      	movs	r2, #33	; 0x21
 800c602:	2104      	movs	r1, #4
 800c604:	4620      	mov	r0, r4
 800c606:	f000 fc94 	bl	800cf32 <_calloc_r>
 800c60a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c60c:	60f0      	str	r0, [r6, #12]
 800c60e:	68db      	ldr	r3, [r3, #12]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d1e4      	bne.n	800c5de <_Balloc+0x2e>
 800c614:	2000      	movs	r0, #0
 800c616:	bd70      	pop	{r4, r5, r6, pc}
 800c618:	6802      	ldr	r2, [r0, #0]
 800c61a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c61e:	2300      	movs	r3, #0
 800c620:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c624:	e7f7      	b.n	800c616 <_Balloc+0x66>
 800c626:	bf00      	nop
 800c628:	0800e71c 	.word	0x0800e71c
 800c62c:	0800e733 	.word	0x0800e733

0800c630 <_Bfree>:
 800c630:	b570      	push	{r4, r5, r6, lr}
 800c632:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c634:	4605      	mov	r5, r0
 800c636:	460c      	mov	r4, r1
 800c638:	b976      	cbnz	r6, 800c658 <_Bfree+0x28>
 800c63a:	2010      	movs	r0, #16
 800c63c:	f001 f884 	bl	800d748 <malloc>
 800c640:	4602      	mov	r2, r0
 800c642:	6268      	str	r0, [r5, #36]	; 0x24
 800c644:	b920      	cbnz	r0, 800c650 <_Bfree+0x20>
 800c646:	4b09      	ldr	r3, [pc, #36]	; (800c66c <_Bfree+0x3c>)
 800c648:	4809      	ldr	r0, [pc, #36]	; (800c670 <_Bfree+0x40>)
 800c64a:	218a      	movs	r1, #138	; 0x8a
 800c64c:	f001 f84c 	bl	800d6e8 <__assert_func>
 800c650:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c654:	6006      	str	r6, [r0, #0]
 800c656:	60c6      	str	r6, [r0, #12]
 800c658:	b13c      	cbz	r4, 800c66a <_Bfree+0x3a>
 800c65a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c65c:	6862      	ldr	r2, [r4, #4]
 800c65e:	68db      	ldr	r3, [r3, #12]
 800c660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c664:	6021      	str	r1, [r4, #0]
 800c666:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c66a:	bd70      	pop	{r4, r5, r6, pc}
 800c66c:	0800e71c 	.word	0x0800e71c
 800c670:	0800e733 	.word	0x0800e733

0800c674 <__multadd>:
 800c674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c678:	690d      	ldr	r5, [r1, #16]
 800c67a:	4607      	mov	r7, r0
 800c67c:	460c      	mov	r4, r1
 800c67e:	461e      	mov	r6, r3
 800c680:	f101 0c14 	add.w	ip, r1, #20
 800c684:	2000      	movs	r0, #0
 800c686:	f8dc 3000 	ldr.w	r3, [ip]
 800c68a:	b299      	uxth	r1, r3
 800c68c:	fb02 6101 	mla	r1, r2, r1, r6
 800c690:	0c1e      	lsrs	r6, r3, #16
 800c692:	0c0b      	lsrs	r3, r1, #16
 800c694:	fb02 3306 	mla	r3, r2, r6, r3
 800c698:	b289      	uxth	r1, r1
 800c69a:	3001      	adds	r0, #1
 800c69c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c6a0:	4285      	cmp	r5, r0
 800c6a2:	f84c 1b04 	str.w	r1, [ip], #4
 800c6a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c6aa:	dcec      	bgt.n	800c686 <__multadd+0x12>
 800c6ac:	b30e      	cbz	r6, 800c6f2 <__multadd+0x7e>
 800c6ae:	68a3      	ldr	r3, [r4, #8]
 800c6b0:	42ab      	cmp	r3, r5
 800c6b2:	dc19      	bgt.n	800c6e8 <__multadd+0x74>
 800c6b4:	6861      	ldr	r1, [r4, #4]
 800c6b6:	4638      	mov	r0, r7
 800c6b8:	3101      	adds	r1, #1
 800c6ba:	f7ff ff79 	bl	800c5b0 <_Balloc>
 800c6be:	4680      	mov	r8, r0
 800c6c0:	b928      	cbnz	r0, 800c6ce <__multadd+0x5a>
 800c6c2:	4602      	mov	r2, r0
 800c6c4:	4b0c      	ldr	r3, [pc, #48]	; (800c6f8 <__multadd+0x84>)
 800c6c6:	480d      	ldr	r0, [pc, #52]	; (800c6fc <__multadd+0x88>)
 800c6c8:	21b5      	movs	r1, #181	; 0xb5
 800c6ca:	f001 f80d 	bl	800d6e8 <__assert_func>
 800c6ce:	6922      	ldr	r2, [r4, #16]
 800c6d0:	3202      	adds	r2, #2
 800c6d2:	f104 010c 	add.w	r1, r4, #12
 800c6d6:	0092      	lsls	r2, r2, #2
 800c6d8:	300c      	adds	r0, #12
 800c6da:	f7ff ff5b 	bl	800c594 <memcpy>
 800c6de:	4621      	mov	r1, r4
 800c6e0:	4638      	mov	r0, r7
 800c6e2:	f7ff ffa5 	bl	800c630 <_Bfree>
 800c6e6:	4644      	mov	r4, r8
 800c6e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c6ec:	3501      	adds	r5, #1
 800c6ee:	615e      	str	r6, [r3, #20]
 800c6f0:	6125      	str	r5, [r4, #16]
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6f8:	0800e691 	.word	0x0800e691
 800c6fc:	0800e733 	.word	0x0800e733

0800c700 <__s2b>:
 800c700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c704:	460c      	mov	r4, r1
 800c706:	4615      	mov	r5, r2
 800c708:	461f      	mov	r7, r3
 800c70a:	2209      	movs	r2, #9
 800c70c:	3308      	adds	r3, #8
 800c70e:	4606      	mov	r6, r0
 800c710:	fb93 f3f2 	sdiv	r3, r3, r2
 800c714:	2100      	movs	r1, #0
 800c716:	2201      	movs	r2, #1
 800c718:	429a      	cmp	r2, r3
 800c71a:	db09      	blt.n	800c730 <__s2b+0x30>
 800c71c:	4630      	mov	r0, r6
 800c71e:	f7ff ff47 	bl	800c5b0 <_Balloc>
 800c722:	b940      	cbnz	r0, 800c736 <__s2b+0x36>
 800c724:	4602      	mov	r2, r0
 800c726:	4b19      	ldr	r3, [pc, #100]	; (800c78c <__s2b+0x8c>)
 800c728:	4819      	ldr	r0, [pc, #100]	; (800c790 <__s2b+0x90>)
 800c72a:	21ce      	movs	r1, #206	; 0xce
 800c72c:	f000 ffdc 	bl	800d6e8 <__assert_func>
 800c730:	0052      	lsls	r2, r2, #1
 800c732:	3101      	adds	r1, #1
 800c734:	e7f0      	b.n	800c718 <__s2b+0x18>
 800c736:	9b08      	ldr	r3, [sp, #32]
 800c738:	6143      	str	r3, [r0, #20]
 800c73a:	2d09      	cmp	r5, #9
 800c73c:	f04f 0301 	mov.w	r3, #1
 800c740:	6103      	str	r3, [r0, #16]
 800c742:	dd16      	ble.n	800c772 <__s2b+0x72>
 800c744:	f104 0909 	add.w	r9, r4, #9
 800c748:	46c8      	mov	r8, r9
 800c74a:	442c      	add	r4, r5
 800c74c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c750:	4601      	mov	r1, r0
 800c752:	3b30      	subs	r3, #48	; 0x30
 800c754:	220a      	movs	r2, #10
 800c756:	4630      	mov	r0, r6
 800c758:	f7ff ff8c 	bl	800c674 <__multadd>
 800c75c:	45a0      	cmp	r8, r4
 800c75e:	d1f5      	bne.n	800c74c <__s2b+0x4c>
 800c760:	f1a5 0408 	sub.w	r4, r5, #8
 800c764:	444c      	add	r4, r9
 800c766:	1b2d      	subs	r5, r5, r4
 800c768:	1963      	adds	r3, r4, r5
 800c76a:	42bb      	cmp	r3, r7
 800c76c:	db04      	blt.n	800c778 <__s2b+0x78>
 800c76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c772:	340a      	adds	r4, #10
 800c774:	2509      	movs	r5, #9
 800c776:	e7f6      	b.n	800c766 <__s2b+0x66>
 800c778:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c77c:	4601      	mov	r1, r0
 800c77e:	3b30      	subs	r3, #48	; 0x30
 800c780:	220a      	movs	r2, #10
 800c782:	4630      	mov	r0, r6
 800c784:	f7ff ff76 	bl	800c674 <__multadd>
 800c788:	e7ee      	b.n	800c768 <__s2b+0x68>
 800c78a:	bf00      	nop
 800c78c:	0800e691 	.word	0x0800e691
 800c790:	0800e733 	.word	0x0800e733

0800c794 <__hi0bits>:
 800c794:	0c03      	lsrs	r3, r0, #16
 800c796:	041b      	lsls	r3, r3, #16
 800c798:	b9d3      	cbnz	r3, 800c7d0 <__hi0bits+0x3c>
 800c79a:	0400      	lsls	r0, r0, #16
 800c79c:	2310      	movs	r3, #16
 800c79e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c7a2:	bf04      	itt	eq
 800c7a4:	0200      	lsleq	r0, r0, #8
 800c7a6:	3308      	addeq	r3, #8
 800c7a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c7ac:	bf04      	itt	eq
 800c7ae:	0100      	lsleq	r0, r0, #4
 800c7b0:	3304      	addeq	r3, #4
 800c7b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c7b6:	bf04      	itt	eq
 800c7b8:	0080      	lsleq	r0, r0, #2
 800c7ba:	3302      	addeq	r3, #2
 800c7bc:	2800      	cmp	r0, #0
 800c7be:	db05      	blt.n	800c7cc <__hi0bits+0x38>
 800c7c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c7c4:	f103 0301 	add.w	r3, r3, #1
 800c7c8:	bf08      	it	eq
 800c7ca:	2320      	moveq	r3, #32
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	4770      	bx	lr
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	e7e4      	b.n	800c79e <__hi0bits+0xa>

0800c7d4 <__lo0bits>:
 800c7d4:	6803      	ldr	r3, [r0, #0]
 800c7d6:	f013 0207 	ands.w	r2, r3, #7
 800c7da:	4601      	mov	r1, r0
 800c7dc:	d00b      	beq.n	800c7f6 <__lo0bits+0x22>
 800c7de:	07da      	lsls	r2, r3, #31
 800c7e0:	d423      	bmi.n	800c82a <__lo0bits+0x56>
 800c7e2:	0798      	lsls	r0, r3, #30
 800c7e4:	bf49      	itett	mi
 800c7e6:	085b      	lsrmi	r3, r3, #1
 800c7e8:	089b      	lsrpl	r3, r3, #2
 800c7ea:	2001      	movmi	r0, #1
 800c7ec:	600b      	strmi	r3, [r1, #0]
 800c7ee:	bf5c      	itt	pl
 800c7f0:	600b      	strpl	r3, [r1, #0]
 800c7f2:	2002      	movpl	r0, #2
 800c7f4:	4770      	bx	lr
 800c7f6:	b298      	uxth	r0, r3
 800c7f8:	b9a8      	cbnz	r0, 800c826 <__lo0bits+0x52>
 800c7fa:	0c1b      	lsrs	r3, r3, #16
 800c7fc:	2010      	movs	r0, #16
 800c7fe:	b2da      	uxtb	r2, r3
 800c800:	b90a      	cbnz	r2, 800c806 <__lo0bits+0x32>
 800c802:	3008      	adds	r0, #8
 800c804:	0a1b      	lsrs	r3, r3, #8
 800c806:	071a      	lsls	r2, r3, #28
 800c808:	bf04      	itt	eq
 800c80a:	091b      	lsreq	r3, r3, #4
 800c80c:	3004      	addeq	r0, #4
 800c80e:	079a      	lsls	r2, r3, #30
 800c810:	bf04      	itt	eq
 800c812:	089b      	lsreq	r3, r3, #2
 800c814:	3002      	addeq	r0, #2
 800c816:	07da      	lsls	r2, r3, #31
 800c818:	d403      	bmi.n	800c822 <__lo0bits+0x4e>
 800c81a:	085b      	lsrs	r3, r3, #1
 800c81c:	f100 0001 	add.w	r0, r0, #1
 800c820:	d005      	beq.n	800c82e <__lo0bits+0x5a>
 800c822:	600b      	str	r3, [r1, #0]
 800c824:	4770      	bx	lr
 800c826:	4610      	mov	r0, r2
 800c828:	e7e9      	b.n	800c7fe <__lo0bits+0x2a>
 800c82a:	2000      	movs	r0, #0
 800c82c:	4770      	bx	lr
 800c82e:	2020      	movs	r0, #32
 800c830:	4770      	bx	lr
	...

0800c834 <__i2b>:
 800c834:	b510      	push	{r4, lr}
 800c836:	460c      	mov	r4, r1
 800c838:	2101      	movs	r1, #1
 800c83a:	f7ff feb9 	bl	800c5b0 <_Balloc>
 800c83e:	4602      	mov	r2, r0
 800c840:	b928      	cbnz	r0, 800c84e <__i2b+0x1a>
 800c842:	4b05      	ldr	r3, [pc, #20]	; (800c858 <__i2b+0x24>)
 800c844:	4805      	ldr	r0, [pc, #20]	; (800c85c <__i2b+0x28>)
 800c846:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c84a:	f000 ff4d 	bl	800d6e8 <__assert_func>
 800c84e:	2301      	movs	r3, #1
 800c850:	6144      	str	r4, [r0, #20]
 800c852:	6103      	str	r3, [r0, #16]
 800c854:	bd10      	pop	{r4, pc}
 800c856:	bf00      	nop
 800c858:	0800e691 	.word	0x0800e691
 800c85c:	0800e733 	.word	0x0800e733

0800c860 <__multiply>:
 800c860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c864:	4691      	mov	r9, r2
 800c866:	690a      	ldr	r2, [r1, #16]
 800c868:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c86c:	429a      	cmp	r2, r3
 800c86e:	bfb8      	it	lt
 800c870:	460b      	movlt	r3, r1
 800c872:	460c      	mov	r4, r1
 800c874:	bfbc      	itt	lt
 800c876:	464c      	movlt	r4, r9
 800c878:	4699      	movlt	r9, r3
 800c87a:	6927      	ldr	r7, [r4, #16]
 800c87c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c880:	68a3      	ldr	r3, [r4, #8]
 800c882:	6861      	ldr	r1, [r4, #4]
 800c884:	eb07 060a 	add.w	r6, r7, sl
 800c888:	42b3      	cmp	r3, r6
 800c88a:	b085      	sub	sp, #20
 800c88c:	bfb8      	it	lt
 800c88e:	3101      	addlt	r1, #1
 800c890:	f7ff fe8e 	bl	800c5b0 <_Balloc>
 800c894:	b930      	cbnz	r0, 800c8a4 <__multiply+0x44>
 800c896:	4602      	mov	r2, r0
 800c898:	4b44      	ldr	r3, [pc, #272]	; (800c9ac <__multiply+0x14c>)
 800c89a:	4845      	ldr	r0, [pc, #276]	; (800c9b0 <__multiply+0x150>)
 800c89c:	f240 115d 	movw	r1, #349	; 0x15d
 800c8a0:	f000 ff22 	bl	800d6e8 <__assert_func>
 800c8a4:	f100 0514 	add.w	r5, r0, #20
 800c8a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c8ac:	462b      	mov	r3, r5
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	4543      	cmp	r3, r8
 800c8b2:	d321      	bcc.n	800c8f8 <__multiply+0x98>
 800c8b4:	f104 0314 	add.w	r3, r4, #20
 800c8b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c8bc:	f109 0314 	add.w	r3, r9, #20
 800c8c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c8c4:	9202      	str	r2, [sp, #8]
 800c8c6:	1b3a      	subs	r2, r7, r4
 800c8c8:	3a15      	subs	r2, #21
 800c8ca:	f022 0203 	bic.w	r2, r2, #3
 800c8ce:	3204      	adds	r2, #4
 800c8d0:	f104 0115 	add.w	r1, r4, #21
 800c8d4:	428f      	cmp	r7, r1
 800c8d6:	bf38      	it	cc
 800c8d8:	2204      	movcc	r2, #4
 800c8da:	9201      	str	r2, [sp, #4]
 800c8dc:	9a02      	ldr	r2, [sp, #8]
 800c8de:	9303      	str	r3, [sp, #12]
 800c8e0:	429a      	cmp	r2, r3
 800c8e2:	d80c      	bhi.n	800c8fe <__multiply+0x9e>
 800c8e4:	2e00      	cmp	r6, #0
 800c8e6:	dd03      	ble.n	800c8f0 <__multiply+0x90>
 800c8e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d05a      	beq.n	800c9a6 <__multiply+0x146>
 800c8f0:	6106      	str	r6, [r0, #16]
 800c8f2:	b005      	add	sp, #20
 800c8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8f8:	f843 2b04 	str.w	r2, [r3], #4
 800c8fc:	e7d8      	b.n	800c8b0 <__multiply+0x50>
 800c8fe:	f8b3 a000 	ldrh.w	sl, [r3]
 800c902:	f1ba 0f00 	cmp.w	sl, #0
 800c906:	d024      	beq.n	800c952 <__multiply+0xf2>
 800c908:	f104 0e14 	add.w	lr, r4, #20
 800c90c:	46a9      	mov	r9, r5
 800c90e:	f04f 0c00 	mov.w	ip, #0
 800c912:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c916:	f8d9 1000 	ldr.w	r1, [r9]
 800c91a:	fa1f fb82 	uxth.w	fp, r2
 800c91e:	b289      	uxth	r1, r1
 800c920:	fb0a 110b 	mla	r1, sl, fp, r1
 800c924:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c928:	f8d9 2000 	ldr.w	r2, [r9]
 800c92c:	4461      	add	r1, ip
 800c92e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c932:	fb0a c20b 	mla	r2, sl, fp, ip
 800c936:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c93a:	b289      	uxth	r1, r1
 800c93c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c940:	4577      	cmp	r7, lr
 800c942:	f849 1b04 	str.w	r1, [r9], #4
 800c946:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c94a:	d8e2      	bhi.n	800c912 <__multiply+0xb2>
 800c94c:	9a01      	ldr	r2, [sp, #4]
 800c94e:	f845 c002 	str.w	ip, [r5, r2]
 800c952:	9a03      	ldr	r2, [sp, #12]
 800c954:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c958:	3304      	adds	r3, #4
 800c95a:	f1b9 0f00 	cmp.w	r9, #0
 800c95e:	d020      	beq.n	800c9a2 <__multiply+0x142>
 800c960:	6829      	ldr	r1, [r5, #0]
 800c962:	f104 0c14 	add.w	ip, r4, #20
 800c966:	46ae      	mov	lr, r5
 800c968:	f04f 0a00 	mov.w	sl, #0
 800c96c:	f8bc b000 	ldrh.w	fp, [ip]
 800c970:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c974:	fb09 220b 	mla	r2, r9, fp, r2
 800c978:	4492      	add	sl, r2
 800c97a:	b289      	uxth	r1, r1
 800c97c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c980:	f84e 1b04 	str.w	r1, [lr], #4
 800c984:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c988:	f8be 1000 	ldrh.w	r1, [lr]
 800c98c:	0c12      	lsrs	r2, r2, #16
 800c98e:	fb09 1102 	mla	r1, r9, r2, r1
 800c992:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c996:	4567      	cmp	r7, ip
 800c998:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c99c:	d8e6      	bhi.n	800c96c <__multiply+0x10c>
 800c99e:	9a01      	ldr	r2, [sp, #4]
 800c9a0:	50a9      	str	r1, [r5, r2]
 800c9a2:	3504      	adds	r5, #4
 800c9a4:	e79a      	b.n	800c8dc <__multiply+0x7c>
 800c9a6:	3e01      	subs	r6, #1
 800c9a8:	e79c      	b.n	800c8e4 <__multiply+0x84>
 800c9aa:	bf00      	nop
 800c9ac:	0800e691 	.word	0x0800e691
 800c9b0:	0800e733 	.word	0x0800e733

0800c9b4 <__pow5mult>:
 800c9b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9b8:	4615      	mov	r5, r2
 800c9ba:	f012 0203 	ands.w	r2, r2, #3
 800c9be:	4606      	mov	r6, r0
 800c9c0:	460f      	mov	r7, r1
 800c9c2:	d007      	beq.n	800c9d4 <__pow5mult+0x20>
 800c9c4:	4c25      	ldr	r4, [pc, #148]	; (800ca5c <__pow5mult+0xa8>)
 800c9c6:	3a01      	subs	r2, #1
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c9ce:	f7ff fe51 	bl	800c674 <__multadd>
 800c9d2:	4607      	mov	r7, r0
 800c9d4:	10ad      	asrs	r5, r5, #2
 800c9d6:	d03d      	beq.n	800ca54 <__pow5mult+0xa0>
 800c9d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c9da:	b97c      	cbnz	r4, 800c9fc <__pow5mult+0x48>
 800c9dc:	2010      	movs	r0, #16
 800c9de:	f000 feb3 	bl	800d748 <malloc>
 800c9e2:	4602      	mov	r2, r0
 800c9e4:	6270      	str	r0, [r6, #36]	; 0x24
 800c9e6:	b928      	cbnz	r0, 800c9f4 <__pow5mult+0x40>
 800c9e8:	4b1d      	ldr	r3, [pc, #116]	; (800ca60 <__pow5mult+0xac>)
 800c9ea:	481e      	ldr	r0, [pc, #120]	; (800ca64 <__pow5mult+0xb0>)
 800c9ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c9f0:	f000 fe7a 	bl	800d6e8 <__assert_func>
 800c9f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c9f8:	6004      	str	r4, [r0, #0]
 800c9fa:	60c4      	str	r4, [r0, #12]
 800c9fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ca00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca04:	b94c      	cbnz	r4, 800ca1a <__pow5mult+0x66>
 800ca06:	f240 2171 	movw	r1, #625	; 0x271
 800ca0a:	4630      	mov	r0, r6
 800ca0c:	f7ff ff12 	bl	800c834 <__i2b>
 800ca10:	2300      	movs	r3, #0
 800ca12:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca16:	4604      	mov	r4, r0
 800ca18:	6003      	str	r3, [r0, #0]
 800ca1a:	f04f 0900 	mov.w	r9, #0
 800ca1e:	07eb      	lsls	r3, r5, #31
 800ca20:	d50a      	bpl.n	800ca38 <__pow5mult+0x84>
 800ca22:	4639      	mov	r1, r7
 800ca24:	4622      	mov	r2, r4
 800ca26:	4630      	mov	r0, r6
 800ca28:	f7ff ff1a 	bl	800c860 <__multiply>
 800ca2c:	4639      	mov	r1, r7
 800ca2e:	4680      	mov	r8, r0
 800ca30:	4630      	mov	r0, r6
 800ca32:	f7ff fdfd 	bl	800c630 <_Bfree>
 800ca36:	4647      	mov	r7, r8
 800ca38:	106d      	asrs	r5, r5, #1
 800ca3a:	d00b      	beq.n	800ca54 <__pow5mult+0xa0>
 800ca3c:	6820      	ldr	r0, [r4, #0]
 800ca3e:	b938      	cbnz	r0, 800ca50 <__pow5mult+0x9c>
 800ca40:	4622      	mov	r2, r4
 800ca42:	4621      	mov	r1, r4
 800ca44:	4630      	mov	r0, r6
 800ca46:	f7ff ff0b 	bl	800c860 <__multiply>
 800ca4a:	6020      	str	r0, [r4, #0]
 800ca4c:	f8c0 9000 	str.w	r9, [r0]
 800ca50:	4604      	mov	r4, r0
 800ca52:	e7e4      	b.n	800ca1e <__pow5mult+0x6a>
 800ca54:	4638      	mov	r0, r7
 800ca56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca5a:	bf00      	nop
 800ca5c:	0800e880 	.word	0x0800e880
 800ca60:	0800e71c 	.word	0x0800e71c
 800ca64:	0800e733 	.word	0x0800e733

0800ca68 <__lshift>:
 800ca68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca6c:	460c      	mov	r4, r1
 800ca6e:	6849      	ldr	r1, [r1, #4]
 800ca70:	6923      	ldr	r3, [r4, #16]
 800ca72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca76:	68a3      	ldr	r3, [r4, #8]
 800ca78:	4607      	mov	r7, r0
 800ca7a:	4691      	mov	r9, r2
 800ca7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca80:	f108 0601 	add.w	r6, r8, #1
 800ca84:	42b3      	cmp	r3, r6
 800ca86:	db0b      	blt.n	800caa0 <__lshift+0x38>
 800ca88:	4638      	mov	r0, r7
 800ca8a:	f7ff fd91 	bl	800c5b0 <_Balloc>
 800ca8e:	4605      	mov	r5, r0
 800ca90:	b948      	cbnz	r0, 800caa6 <__lshift+0x3e>
 800ca92:	4602      	mov	r2, r0
 800ca94:	4b2a      	ldr	r3, [pc, #168]	; (800cb40 <__lshift+0xd8>)
 800ca96:	482b      	ldr	r0, [pc, #172]	; (800cb44 <__lshift+0xdc>)
 800ca98:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ca9c:	f000 fe24 	bl	800d6e8 <__assert_func>
 800caa0:	3101      	adds	r1, #1
 800caa2:	005b      	lsls	r3, r3, #1
 800caa4:	e7ee      	b.n	800ca84 <__lshift+0x1c>
 800caa6:	2300      	movs	r3, #0
 800caa8:	f100 0114 	add.w	r1, r0, #20
 800caac:	f100 0210 	add.w	r2, r0, #16
 800cab0:	4618      	mov	r0, r3
 800cab2:	4553      	cmp	r3, sl
 800cab4:	db37      	blt.n	800cb26 <__lshift+0xbe>
 800cab6:	6920      	ldr	r0, [r4, #16]
 800cab8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cabc:	f104 0314 	add.w	r3, r4, #20
 800cac0:	f019 091f 	ands.w	r9, r9, #31
 800cac4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cac8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cacc:	d02f      	beq.n	800cb2e <__lshift+0xc6>
 800cace:	f1c9 0e20 	rsb	lr, r9, #32
 800cad2:	468a      	mov	sl, r1
 800cad4:	f04f 0c00 	mov.w	ip, #0
 800cad8:	681a      	ldr	r2, [r3, #0]
 800cada:	fa02 f209 	lsl.w	r2, r2, r9
 800cade:	ea42 020c 	orr.w	r2, r2, ip
 800cae2:	f84a 2b04 	str.w	r2, [sl], #4
 800cae6:	f853 2b04 	ldr.w	r2, [r3], #4
 800caea:	4298      	cmp	r0, r3
 800caec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800caf0:	d8f2      	bhi.n	800cad8 <__lshift+0x70>
 800caf2:	1b03      	subs	r3, r0, r4
 800caf4:	3b15      	subs	r3, #21
 800caf6:	f023 0303 	bic.w	r3, r3, #3
 800cafa:	3304      	adds	r3, #4
 800cafc:	f104 0215 	add.w	r2, r4, #21
 800cb00:	4290      	cmp	r0, r2
 800cb02:	bf38      	it	cc
 800cb04:	2304      	movcc	r3, #4
 800cb06:	f841 c003 	str.w	ip, [r1, r3]
 800cb0a:	f1bc 0f00 	cmp.w	ip, #0
 800cb0e:	d001      	beq.n	800cb14 <__lshift+0xac>
 800cb10:	f108 0602 	add.w	r6, r8, #2
 800cb14:	3e01      	subs	r6, #1
 800cb16:	4638      	mov	r0, r7
 800cb18:	612e      	str	r6, [r5, #16]
 800cb1a:	4621      	mov	r1, r4
 800cb1c:	f7ff fd88 	bl	800c630 <_Bfree>
 800cb20:	4628      	mov	r0, r5
 800cb22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb26:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb2a:	3301      	adds	r3, #1
 800cb2c:	e7c1      	b.n	800cab2 <__lshift+0x4a>
 800cb2e:	3904      	subs	r1, #4
 800cb30:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb34:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb38:	4298      	cmp	r0, r3
 800cb3a:	d8f9      	bhi.n	800cb30 <__lshift+0xc8>
 800cb3c:	e7ea      	b.n	800cb14 <__lshift+0xac>
 800cb3e:	bf00      	nop
 800cb40:	0800e691 	.word	0x0800e691
 800cb44:	0800e733 	.word	0x0800e733

0800cb48 <__mcmp>:
 800cb48:	b530      	push	{r4, r5, lr}
 800cb4a:	6902      	ldr	r2, [r0, #16]
 800cb4c:	690c      	ldr	r4, [r1, #16]
 800cb4e:	1b12      	subs	r2, r2, r4
 800cb50:	d10e      	bne.n	800cb70 <__mcmp+0x28>
 800cb52:	f100 0314 	add.w	r3, r0, #20
 800cb56:	3114      	adds	r1, #20
 800cb58:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cb5c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cb60:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cb64:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cb68:	42a5      	cmp	r5, r4
 800cb6a:	d003      	beq.n	800cb74 <__mcmp+0x2c>
 800cb6c:	d305      	bcc.n	800cb7a <__mcmp+0x32>
 800cb6e:	2201      	movs	r2, #1
 800cb70:	4610      	mov	r0, r2
 800cb72:	bd30      	pop	{r4, r5, pc}
 800cb74:	4283      	cmp	r3, r0
 800cb76:	d3f3      	bcc.n	800cb60 <__mcmp+0x18>
 800cb78:	e7fa      	b.n	800cb70 <__mcmp+0x28>
 800cb7a:	f04f 32ff 	mov.w	r2, #4294967295
 800cb7e:	e7f7      	b.n	800cb70 <__mcmp+0x28>

0800cb80 <__mdiff>:
 800cb80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb84:	460c      	mov	r4, r1
 800cb86:	4606      	mov	r6, r0
 800cb88:	4611      	mov	r1, r2
 800cb8a:	4620      	mov	r0, r4
 800cb8c:	4690      	mov	r8, r2
 800cb8e:	f7ff ffdb 	bl	800cb48 <__mcmp>
 800cb92:	1e05      	subs	r5, r0, #0
 800cb94:	d110      	bne.n	800cbb8 <__mdiff+0x38>
 800cb96:	4629      	mov	r1, r5
 800cb98:	4630      	mov	r0, r6
 800cb9a:	f7ff fd09 	bl	800c5b0 <_Balloc>
 800cb9e:	b930      	cbnz	r0, 800cbae <__mdiff+0x2e>
 800cba0:	4b3a      	ldr	r3, [pc, #232]	; (800cc8c <__mdiff+0x10c>)
 800cba2:	4602      	mov	r2, r0
 800cba4:	f240 2132 	movw	r1, #562	; 0x232
 800cba8:	4839      	ldr	r0, [pc, #228]	; (800cc90 <__mdiff+0x110>)
 800cbaa:	f000 fd9d 	bl	800d6e8 <__assert_func>
 800cbae:	2301      	movs	r3, #1
 800cbb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cbb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbb8:	bfa4      	itt	ge
 800cbba:	4643      	movge	r3, r8
 800cbbc:	46a0      	movge	r8, r4
 800cbbe:	4630      	mov	r0, r6
 800cbc0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cbc4:	bfa6      	itte	ge
 800cbc6:	461c      	movge	r4, r3
 800cbc8:	2500      	movge	r5, #0
 800cbca:	2501      	movlt	r5, #1
 800cbcc:	f7ff fcf0 	bl	800c5b0 <_Balloc>
 800cbd0:	b920      	cbnz	r0, 800cbdc <__mdiff+0x5c>
 800cbd2:	4b2e      	ldr	r3, [pc, #184]	; (800cc8c <__mdiff+0x10c>)
 800cbd4:	4602      	mov	r2, r0
 800cbd6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cbda:	e7e5      	b.n	800cba8 <__mdiff+0x28>
 800cbdc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cbe0:	6926      	ldr	r6, [r4, #16]
 800cbe2:	60c5      	str	r5, [r0, #12]
 800cbe4:	f104 0914 	add.w	r9, r4, #20
 800cbe8:	f108 0514 	add.w	r5, r8, #20
 800cbec:	f100 0e14 	add.w	lr, r0, #20
 800cbf0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cbf4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cbf8:	f108 0210 	add.w	r2, r8, #16
 800cbfc:	46f2      	mov	sl, lr
 800cbfe:	2100      	movs	r1, #0
 800cc00:	f859 3b04 	ldr.w	r3, [r9], #4
 800cc04:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cc08:	fa1f f883 	uxth.w	r8, r3
 800cc0c:	fa11 f18b 	uxtah	r1, r1, fp
 800cc10:	0c1b      	lsrs	r3, r3, #16
 800cc12:	eba1 0808 	sub.w	r8, r1, r8
 800cc16:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cc1a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cc1e:	fa1f f888 	uxth.w	r8, r8
 800cc22:	1419      	asrs	r1, r3, #16
 800cc24:	454e      	cmp	r6, r9
 800cc26:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cc2a:	f84a 3b04 	str.w	r3, [sl], #4
 800cc2e:	d8e7      	bhi.n	800cc00 <__mdiff+0x80>
 800cc30:	1b33      	subs	r3, r6, r4
 800cc32:	3b15      	subs	r3, #21
 800cc34:	f023 0303 	bic.w	r3, r3, #3
 800cc38:	3304      	adds	r3, #4
 800cc3a:	3415      	adds	r4, #21
 800cc3c:	42a6      	cmp	r6, r4
 800cc3e:	bf38      	it	cc
 800cc40:	2304      	movcc	r3, #4
 800cc42:	441d      	add	r5, r3
 800cc44:	4473      	add	r3, lr
 800cc46:	469e      	mov	lr, r3
 800cc48:	462e      	mov	r6, r5
 800cc4a:	4566      	cmp	r6, ip
 800cc4c:	d30e      	bcc.n	800cc6c <__mdiff+0xec>
 800cc4e:	f10c 0203 	add.w	r2, ip, #3
 800cc52:	1b52      	subs	r2, r2, r5
 800cc54:	f022 0203 	bic.w	r2, r2, #3
 800cc58:	3d03      	subs	r5, #3
 800cc5a:	45ac      	cmp	ip, r5
 800cc5c:	bf38      	it	cc
 800cc5e:	2200      	movcc	r2, #0
 800cc60:	441a      	add	r2, r3
 800cc62:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cc66:	b17b      	cbz	r3, 800cc88 <__mdiff+0x108>
 800cc68:	6107      	str	r7, [r0, #16]
 800cc6a:	e7a3      	b.n	800cbb4 <__mdiff+0x34>
 800cc6c:	f856 8b04 	ldr.w	r8, [r6], #4
 800cc70:	fa11 f288 	uxtah	r2, r1, r8
 800cc74:	1414      	asrs	r4, r2, #16
 800cc76:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cc7a:	b292      	uxth	r2, r2
 800cc7c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cc80:	f84e 2b04 	str.w	r2, [lr], #4
 800cc84:	1421      	asrs	r1, r4, #16
 800cc86:	e7e0      	b.n	800cc4a <__mdiff+0xca>
 800cc88:	3f01      	subs	r7, #1
 800cc8a:	e7ea      	b.n	800cc62 <__mdiff+0xe2>
 800cc8c:	0800e691 	.word	0x0800e691
 800cc90:	0800e733 	.word	0x0800e733

0800cc94 <__ulp>:
 800cc94:	b082      	sub	sp, #8
 800cc96:	ed8d 0b00 	vstr	d0, [sp]
 800cc9a:	9b01      	ldr	r3, [sp, #4]
 800cc9c:	4912      	ldr	r1, [pc, #72]	; (800cce8 <__ulp+0x54>)
 800cc9e:	4019      	ands	r1, r3
 800cca0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800cca4:	2900      	cmp	r1, #0
 800cca6:	dd05      	ble.n	800ccb4 <__ulp+0x20>
 800cca8:	2200      	movs	r2, #0
 800ccaa:	460b      	mov	r3, r1
 800ccac:	ec43 2b10 	vmov	d0, r2, r3
 800ccb0:	b002      	add	sp, #8
 800ccb2:	4770      	bx	lr
 800ccb4:	4249      	negs	r1, r1
 800ccb6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ccba:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ccbe:	f04f 0200 	mov.w	r2, #0
 800ccc2:	f04f 0300 	mov.w	r3, #0
 800ccc6:	da04      	bge.n	800ccd2 <__ulp+0x3e>
 800ccc8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cccc:	fa41 f300 	asr.w	r3, r1, r0
 800ccd0:	e7ec      	b.n	800ccac <__ulp+0x18>
 800ccd2:	f1a0 0114 	sub.w	r1, r0, #20
 800ccd6:	291e      	cmp	r1, #30
 800ccd8:	bfda      	itte	le
 800ccda:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800ccde:	fa20 f101 	lsrle.w	r1, r0, r1
 800cce2:	2101      	movgt	r1, #1
 800cce4:	460a      	mov	r2, r1
 800cce6:	e7e1      	b.n	800ccac <__ulp+0x18>
 800cce8:	7ff00000 	.word	0x7ff00000

0800ccec <__b2d>:
 800ccec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccee:	6905      	ldr	r5, [r0, #16]
 800ccf0:	f100 0714 	add.w	r7, r0, #20
 800ccf4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ccf8:	1f2e      	subs	r6, r5, #4
 800ccfa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ccfe:	4620      	mov	r0, r4
 800cd00:	f7ff fd48 	bl	800c794 <__hi0bits>
 800cd04:	f1c0 0320 	rsb	r3, r0, #32
 800cd08:	280a      	cmp	r0, #10
 800cd0a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800cd88 <__b2d+0x9c>
 800cd0e:	600b      	str	r3, [r1, #0]
 800cd10:	dc14      	bgt.n	800cd3c <__b2d+0x50>
 800cd12:	f1c0 0e0b 	rsb	lr, r0, #11
 800cd16:	fa24 f10e 	lsr.w	r1, r4, lr
 800cd1a:	42b7      	cmp	r7, r6
 800cd1c:	ea41 030c 	orr.w	r3, r1, ip
 800cd20:	bf34      	ite	cc
 800cd22:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd26:	2100      	movcs	r1, #0
 800cd28:	3015      	adds	r0, #21
 800cd2a:	fa04 f000 	lsl.w	r0, r4, r0
 800cd2e:	fa21 f10e 	lsr.w	r1, r1, lr
 800cd32:	ea40 0201 	orr.w	r2, r0, r1
 800cd36:	ec43 2b10 	vmov	d0, r2, r3
 800cd3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd3c:	42b7      	cmp	r7, r6
 800cd3e:	bf3a      	itte	cc
 800cd40:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd44:	f1a5 0608 	subcc.w	r6, r5, #8
 800cd48:	2100      	movcs	r1, #0
 800cd4a:	380b      	subs	r0, #11
 800cd4c:	d017      	beq.n	800cd7e <__b2d+0x92>
 800cd4e:	f1c0 0c20 	rsb	ip, r0, #32
 800cd52:	fa04 f500 	lsl.w	r5, r4, r0
 800cd56:	42be      	cmp	r6, r7
 800cd58:	fa21 f40c 	lsr.w	r4, r1, ip
 800cd5c:	ea45 0504 	orr.w	r5, r5, r4
 800cd60:	bf8c      	ite	hi
 800cd62:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cd66:	2400      	movls	r4, #0
 800cd68:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800cd6c:	fa01 f000 	lsl.w	r0, r1, r0
 800cd70:	fa24 f40c 	lsr.w	r4, r4, ip
 800cd74:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cd78:	ea40 0204 	orr.w	r2, r0, r4
 800cd7c:	e7db      	b.n	800cd36 <__b2d+0x4a>
 800cd7e:	ea44 030c 	orr.w	r3, r4, ip
 800cd82:	460a      	mov	r2, r1
 800cd84:	e7d7      	b.n	800cd36 <__b2d+0x4a>
 800cd86:	bf00      	nop
 800cd88:	3ff00000 	.word	0x3ff00000

0800cd8c <__d2b>:
 800cd8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd90:	4689      	mov	r9, r1
 800cd92:	2101      	movs	r1, #1
 800cd94:	ec57 6b10 	vmov	r6, r7, d0
 800cd98:	4690      	mov	r8, r2
 800cd9a:	f7ff fc09 	bl	800c5b0 <_Balloc>
 800cd9e:	4604      	mov	r4, r0
 800cda0:	b930      	cbnz	r0, 800cdb0 <__d2b+0x24>
 800cda2:	4602      	mov	r2, r0
 800cda4:	4b25      	ldr	r3, [pc, #148]	; (800ce3c <__d2b+0xb0>)
 800cda6:	4826      	ldr	r0, [pc, #152]	; (800ce40 <__d2b+0xb4>)
 800cda8:	f240 310a 	movw	r1, #778	; 0x30a
 800cdac:	f000 fc9c 	bl	800d6e8 <__assert_func>
 800cdb0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cdb4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cdb8:	bb35      	cbnz	r5, 800ce08 <__d2b+0x7c>
 800cdba:	2e00      	cmp	r6, #0
 800cdbc:	9301      	str	r3, [sp, #4]
 800cdbe:	d028      	beq.n	800ce12 <__d2b+0x86>
 800cdc0:	4668      	mov	r0, sp
 800cdc2:	9600      	str	r6, [sp, #0]
 800cdc4:	f7ff fd06 	bl	800c7d4 <__lo0bits>
 800cdc8:	9900      	ldr	r1, [sp, #0]
 800cdca:	b300      	cbz	r0, 800ce0e <__d2b+0x82>
 800cdcc:	9a01      	ldr	r2, [sp, #4]
 800cdce:	f1c0 0320 	rsb	r3, r0, #32
 800cdd2:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd6:	430b      	orrs	r3, r1
 800cdd8:	40c2      	lsrs	r2, r0
 800cdda:	6163      	str	r3, [r4, #20]
 800cddc:	9201      	str	r2, [sp, #4]
 800cdde:	9b01      	ldr	r3, [sp, #4]
 800cde0:	61a3      	str	r3, [r4, #24]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	bf14      	ite	ne
 800cde6:	2202      	movne	r2, #2
 800cde8:	2201      	moveq	r2, #1
 800cdea:	6122      	str	r2, [r4, #16]
 800cdec:	b1d5      	cbz	r5, 800ce24 <__d2b+0x98>
 800cdee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cdf2:	4405      	add	r5, r0
 800cdf4:	f8c9 5000 	str.w	r5, [r9]
 800cdf8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cdfc:	f8c8 0000 	str.w	r0, [r8]
 800ce00:	4620      	mov	r0, r4
 800ce02:	b003      	add	sp, #12
 800ce04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce0c:	e7d5      	b.n	800cdba <__d2b+0x2e>
 800ce0e:	6161      	str	r1, [r4, #20]
 800ce10:	e7e5      	b.n	800cdde <__d2b+0x52>
 800ce12:	a801      	add	r0, sp, #4
 800ce14:	f7ff fcde 	bl	800c7d4 <__lo0bits>
 800ce18:	9b01      	ldr	r3, [sp, #4]
 800ce1a:	6163      	str	r3, [r4, #20]
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	6122      	str	r2, [r4, #16]
 800ce20:	3020      	adds	r0, #32
 800ce22:	e7e3      	b.n	800cdec <__d2b+0x60>
 800ce24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce2c:	f8c9 0000 	str.w	r0, [r9]
 800ce30:	6918      	ldr	r0, [r3, #16]
 800ce32:	f7ff fcaf 	bl	800c794 <__hi0bits>
 800ce36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce3a:	e7df      	b.n	800cdfc <__d2b+0x70>
 800ce3c:	0800e691 	.word	0x0800e691
 800ce40:	0800e733 	.word	0x0800e733

0800ce44 <__ratio>:
 800ce44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce48:	4688      	mov	r8, r1
 800ce4a:	4669      	mov	r1, sp
 800ce4c:	4681      	mov	r9, r0
 800ce4e:	f7ff ff4d 	bl	800ccec <__b2d>
 800ce52:	a901      	add	r1, sp, #4
 800ce54:	4640      	mov	r0, r8
 800ce56:	ec55 4b10 	vmov	r4, r5, d0
 800ce5a:	f7ff ff47 	bl	800ccec <__b2d>
 800ce5e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ce62:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ce66:	eba3 0c02 	sub.w	ip, r3, r2
 800ce6a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ce6e:	1a9b      	subs	r3, r3, r2
 800ce70:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ce74:	ec51 0b10 	vmov	r0, r1, d0
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	bfd6      	itet	le
 800ce7c:	460a      	movle	r2, r1
 800ce7e:	462a      	movgt	r2, r5
 800ce80:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ce84:	468b      	mov	fp, r1
 800ce86:	462f      	mov	r7, r5
 800ce88:	bfd4      	ite	le
 800ce8a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ce8e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ce92:	4620      	mov	r0, r4
 800ce94:	ee10 2a10 	vmov	r2, s0
 800ce98:	465b      	mov	r3, fp
 800ce9a:	4639      	mov	r1, r7
 800ce9c:	f7f3 fcee 	bl	800087c <__aeabi_ddiv>
 800cea0:	ec41 0b10 	vmov	d0, r0, r1
 800cea4:	b003      	add	sp, #12
 800cea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ceaa <__copybits>:
 800ceaa:	3901      	subs	r1, #1
 800ceac:	b570      	push	{r4, r5, r6, lr}
 800ceae:	1149      	asrs	r1, r1, #5
 800ceb0:	6914      	ldr	r4, [r2, #16]
 800ceb2:	3101      	adds	r1, #1
 800ceb4:	f102 0314 	add.w	r3, r2, #20
 800ceb8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cebc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cec0:	1f05      	subs	r5, r0, #4
 800cec2:	42a3      	cmp	r3, r4
 800cec4:	d30c      	bcc.n	800cee0 <__copybits+0x36>
 800cec6:	1aa3      	subs	r3, r4, r2
 800cec8:	3b11      	subs	r3, #17
 800ceca:	f023 0303 	bic.w	r3, r3, #3
 800cece:	3211      	adds	r2, #17
 800ced0:	42a2      	cmp	r2, r4
 800ced2:	bf88      	it	hi
 800ced4:	2300      	movhi	r3, #0
 800ced6:	4418      	add	r0, r3
 800ced8:	2300      	movs	r3, #0
 800ceda:	4288      	cmp	r0, r1
 800cedc:	d305      	bcc.n	800ceea <__copybits+0x40>
 800cede:	bd70      	pop	{r4, r5, r6, pc}
 800cee0:	f853 6b04 	ldr.w	r6, [r3], #4
 800cee4:	f845 6f04 	str.w	r6, [r5, #4]!
 800cee8:	e7eb      	b.n	800cec2 <__copybits+0x18>
 800ceea:	f840 3b04 	str.w	r3, [r0], #4
 800ceee:	e7f4      	b.n	800ceda <__copybits+0x30>

0800cef0 <__any_on>:
 800cef0:	f100 0214 	add.w	r2, r0, #20
 800cef4:	6900      	ldr	r0, [r0, #16]
 800cef6:	114b      	asrs	r3, r1, #5
 800cef8:	4298      	cmp	r0, r3
 800cefa:	b510      	push	{r4, lr}
 800cefc:	db11      	blt.n	800cf22 <__any_on+0x32>
 800cefe:	dd0a      	ble.n	800cf16 <__any_on+0x26>
 800cf00:	f011 011f 	ands.w	r1, r1, #31
 800cf04:	d007      	beq.n	800cf16 <__any_on+0x26>
 800cf06:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cf0a:	fa24 f001 	lsr.w	r0, r4, r1
 800cf0e:	fa00 f101 	lsl.w	r1, r0, r1
 800cf12:	428c      	cmp	r4, r1
 800cf14:	d10b      	bne.n	800cf2e <__any_on+0x3e>
 800cf16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d803      	bhi.n	800cf26 <__any_on+0x36>
 800cf1e:	2000      	movs	r0, #0
 800cf20:	bd10      	pop	{r4, pc}
 800cf22:	4603      	mov	r3, r0
 800cf24:	e7f7      	b.n	800cf16 <__any_on+0x26>
 800cf26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf2a:	2900      	cmp	r1, #0
 800cf2c:	d0f5      	beq.n	800cf1a <__any_on+0x2a>
 800cf2e:	2001      	movs	r0, #1
 800cf30:	e7f6      	b.n	800cf20 <__any_on+0x30>

0800cf32 <_calloc_r>:
 800cf32:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf34:	fba1 2402 	umull	r2, r4, r1, r2
 800cf38:	b94c      	cbnz	r4, 800cf4e <_calloc_r+0x1c>
 800cf3a:	4611      	mov	r1, r2
 800cf3c:	9201      	str	r2, [sp, #4]
 800cf3e:	f000 f82f 	bl	800cfa0 <_malloc_r>
 800cf42:	9a01      	ldr	r2, [sp, #4]
 800cf44:	4605      	mov	r5, r0
 800cf46:	b930      	cbnz	r0, 800cf56 <_calloc_r+0x24>
 800cf48:	4628      	mov	r0, r5
 800cf4a:	b003      	add	sp, #12
 800cf4c:	bd30      	pop	{r4, r5, pc}
 800cf4e:	220c      	movs	r2, #12
 800cf50:	6002      	str	r2, [r0, #0]
 800cf52:	2500      	movs	r5, #0
 800cf54:	e7f8      	b.n	800cf48 <_calloc_r+0x16>
 800cf56:	4621      	mov	r1, r4
 800cf58:	f7fe f82a 	bl	800afb0 <memset>
 800cf5c:	e7f4      	b.n	800cf48 <_calloc_r+0x16>
	...

0800cf60 <sbrk_aligned>:
 800cf60:	b570      	push	{r4, r5, r6, lr}
 800cf62:	4e0e      	ldr	r6, [pc, #56]	; (800cf9c <sbrk_aligned+0x3c>)
 800cf64:	460c      	mov	r4, r1
 800cf66:	6831      	ldr	r1, [r6, #0]
 800cf68:	4605      	mov	r5, r0
 800cf6a:	b911      	cbnz	r1, 800cf72 <sbrk_aligned+0x12>
 800cf6c:	f000 fb84 	bl	800d678 <_sbrk_r>
 800cf70:	6030      	str	r0, [r6, #0]
 800cf72:	4621      	mov	r1, r4
 800cf74:	4628      	mov	r0, r5
 800cf76:	f000 fb7f 	bl	800d678 <_sbrk_r>
 800cf7a:	1c43      	adds	r3, r0, #1
 800cf7c:	d00a      	beq.n	800cf94 <sbrk_aligned+0x34>
 800cf7e:	1cc4      	adds	r4, r0, #3
 800cf80:	f024 0403 	bic.w	r4, r4, #3
 800cf84:	42a0      	cmp	r0, r4
 800cf86:	d007      	beq.n	800cf98 <sbrk_aligned+0x38>
 800cf88:	1a21      	subs	r1, r4, r0
 800cf8a:	4628      	mov	r0, r5
 800cf8c:	f000 fb74 	bl	800d678 <_sbrk_r>
 800cf90:	3001      	adds	r0, #1
 800cf92:	d101      	bne.n	800cf98 <sbrk_aligned+0x38>
 800cf94:	f04f 34ff 	mov.w	r4, #4294967295
 800cf98:	4620      	mov	r0, r4
 800cf9a:	bd70      	pop	{r4, r5, r6, pc}
 800cf9c:	20001e30 	.word	0x20001e30

0800cfa0 <_malloc_r>:
 800cfa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfa4:	1ccd      	adds	r5, r1, #3
 800cfa6:	f025 0503 	bic.w	r5, r5, #3
 800cfaa:	3508      	adds	r5, #8
 800cfac:	2d0c      	cmp	r5, #12
 800cfae:	bf38      	it	cc
 800cfb0:	250c      	movcc	r5, #12
 800cfb2:	2d00      	cmp	r5, #0
 800cfb4:	4607      	mov	r7, r0
 800cfb6:	db01      	blt.n	800cfbc <_malloc_r+0x1c>
 800cfb8:	42a9      	cmp	r1, r5
 800cfba:	d905      	bls.n	800cfc8 <_malloc_r+0x28>
 800cfbc:	230c      	movs	r3, #12
 800cfbe:	603b      	str	r3, [r7, #0]
 800cfc0:	2600      	movs	r6, #0
 800cfc2:	4630      	mov	r0, r6
 800cfc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfc8:	4e2e      	ldr	r6, [pc, #184]	; (800d084 <_malloc_r+0xe4>)
 800cfca:	f000 fbdf 	bl	800d78c <__malloc_lock>
 800cfce:	6833      	ldr	r3, [r6, #0]
 800cfd0:	461c      	mov	r4, r3
 800cfd2:	bb34      	cbnz	r4, 800d022 <_malloc_r+0x82>
 800cfd4:	4629      	mov	r1, r5
 800cfd6:	4638      	mov	r0, r7
 800cfd8:	f7ff ffc2 	bl	800cf60 <sbrk_aligned>
 800cfdc:	1c43      	adds	r3, r0, #1
 800cfde:	4604      	mov	r4, r0
 800cfe0:	d14d      	bne.n	800d07e <_malloc_r+0xde>
 800cfe2:	6834      	ldr	r4, [r6, #0]
 800cfe4:	4626      	mov	r6, r4
 800cfe6:	2e00      	cmp	r6, #0
 800cfe8:	d140      	bne.n	800d06c <_malloc_r+0xcc>
 800cfea:	6823      	ldr	r3, [r4, #0]
 800cfec:	4631      	mov	r1, r6
 800cfee:	4638      	mov	r0, r7
 800cff0:	eb04 0803 	add.w	r8, r4, r3
 800cff4:	f000 fb40 	bl	800d678 <_sbrk_r>
 800cff8:	4580      	cmp	r8, r0
 800cffa:	d13a      	bne.n	800d072 <_malloc_r+0xd2>
 800cffc:	6821      	ldr	r1, [r4, #0]
 800cffe:	3503      	adds	r5, #3
 800d000:	1a6d      	subs	r5, r5, r1
 800d002:	f025 0503 	bic.w	r5, r5, #3
 800d006:	3508      	adds	r5, #8
 800d008:	2d0c      	cmp	r5, #12
 800d00a:	bf38      	it	cc
 800d00c:	250c      	movcc	r5, #12
 800d00e:	4629      	mov	r1, r5
 800d010:	4638      	mov	r0, r7
 800d012:	f7ff ffa5 	bl	800cf60 <sbrk_aligned>
 800d016:	3001      	adds	r0, #1
 800d018:	d02b      	beq.n	800d072 <_malloc_r+0xd2>
 800d01a:	6823      	ldr	r3, [r4, #0]
 800d01c:	442b      	add	r3, r5
 800d01e:	6023      	str	r3, [r4, #0]
 800d020:	e00e      	b.n	800d040 <_malloc_r+0xa0>
 800d022:	6822      	ldr	r2, [r4, #0]
 800d024:	1b52      	subs	r2, r2, r5
 800d026:	d41e      	bmi.n	800d066 <_malloc_r+0xc6>
 800d028:	2a0b      	cmp	r2, #11
 800d02a:	d916      	bls.n	800d05a <_malloc_r+0xba>
 800d02c:	1961      	adds	r1, r4, r5
 800d02e:	42a3      	cmp	r3, r4
 800d030:	6025      	str	r5, [r4, #0]
 800d032:	bf18      	it	ne
 800d034:	6059      	strne	r1, [r3, #4]
 800d036:	6863      	ldr	r3, [r4, #4]
 800d038:	bf08      	it	eq
 800d03a:	6031      	streq	r1, [r6, #0]
 800d03c:	5162      	str	r2, [r4, r5]
 800d03e:	604b      	str	r3, [r1, #4]
 800d040:	4638      	mov	r0, r7
 800d042:	f104 060b 	add.w	r6, r4, #11
 800d046:	f000 fba7 	bl	800d798 <__malloc_unlock>
 800d04a:	f026 0607 	bic.w	r6, r6, #7
 800d04e:	1d23      	adds	r3, r4, #4
 800d050:	1af2      	subs	r2, r6, r3
 800d052:	d0b6      	beq.n	800cfc2 <_malloc_r+0x22>
 800d054:	1b9b      	subs	r3, r3, r6
 800d056:	50a3      	str	r3, [r4, r2]
 800d058:	e7b3      	b.n	800cfc2 <_malloc_r+0x22>
 800d05a:	6862      	ldr	r2, [r4, #4]
 800d05c:	42a3      	cmp	r3, r4
 800d05e:	bf0c      	ite	eq
 800d060:	6032      	streq	r2, [r6, #0]
 800d062:	605a      	strne	r2, [r3, #4]
 800d064:	e7ec      	b.n	800d040 <_malloc_r+0xa0>
 800d066:	4623      	mov	r3, r4
 800d068:	6864      	ldr	r4, [r4, #4]
 800d06a:	e7b2      	b.n	800cfd2 <_malloc_r+0x32>
 800d06c:	4634      	mov	r4, r6
 800d06e:	6876      	ldr	r6, [r6, #4]
 800d070:	e7b9      	b.n	800cfe6 <_malloc_r+0x46>
 800d072:	230c      	movs	r3, #12
 800d074:	603b      	str	r3, [r7, #0]
 800d076:	4638      	mov	r0, r7
 800d078:	f000 fb8e 	bl	800d798 <__malloc_unlock>
 800d07c:	e7a1      	b.n	800cfc2 <_malloc_r+0x22>
 800d07e:	6025      	str	r5, [r4, #0]
 800d080:	e7de      	b.n	800d040 <_malloc_r+0xa0>
 800d082:	bf00      	nop
 800d084:	20001e2c 	.word	0x20001e2c

0800d088 <__ssputs_r>:
 800d088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d08c:	688e      	ldr	r6, [r1, #8]
 800d08e:	429e      	cmp	r6, r3
 800d090:	4682      	mov	sl, r0
 800d092:	460c      	mov	r4, r1
 800d094:	4690      	mov	r8, r2
 800d096:	461f      	mov	r7, r3
 800d098:	d838      	bhi.n	800d10c <__ssputs_r+0x84>
 800d09a:	898a      	ldrh	r2, [r1, #12]
 800d09c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d0a0:	d032      	beq.n	800d108 <__ssputs_r+0x80>
 800d0a2:	6825      	ldr	r5, [r4, #0]
 800d0a4:	6909      	ldr	r1, [r1, #16]
 800d0a6:	eba5 0901 	sub.w	r9, r5, r1
 800d0aa:	6965      	ldr	r5, [r4, #20]
 800d0ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0b4:	3301      	adds	r3, #1
 800d0b6:	444b      	add	r3, r9
 800d0b8:	106d      	asrs	r5, r5, #1
 800d0ba:	429d      	cmp	r5, r3
 800d0bc:	bf38      	it	cc
 800d0be:	461d      	movcc	r5, r3
 800d0c0:	0553      	lsls	r3, r2, #21
 800d0c2:	d531      	bpl.n	800d128 <__ssputs_r+0xa0>
 800d0c4:	4629      	mov	r1, r5
 800d0c6:	f7ff ff6b 	bl	800cfa0 <_malloc_r>
 800d0ca:	4606      	mov	r6, r0
 800d0cc:	b950      	cbnz	r0, 800d0e4 <__ssputs_r+0x5c>
 800d0ce:	230c      	movs	r3, #12
 800d0d0:	f8ca 3000 	str.w	r3, [sl]
 800d0d4:	89a3      	ldrh	r3, [r4, #12]
 800d0d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0da:	81a3      	strh	r3, [r4, #12]
 800d0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0e4:	6921      	ldr	r1, [r4, #16]
 800d0e6:	464a      	mov	r2, r9
 800d0e8:	f7ff fa54 	bl	800c594 <memcpy>
 800d0ec:	89a3      	ldrh	r3, [r4, #12]
 800d0ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d0f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0f6:	81a3      	strh	r3, [r4, #12]
 800d0f8:	6126      	str	r6, [r4, #16]
 800d0fa:	6165      	str	r5, [r4, #20]
 800d0fc:	444e      	add	r6, r9
 800d0fe:	eba5 0509 	sub.w	r5, r5, r9
 800d102:	6026      	str	r6, [r4, #0]
 800d104:	60a5      	str	r5, [r4, #8]
 800d106:	463e      	mov	r6, r7
 800d108:	42be      	cmp	r6, r7
 800d10a:	d900      	bls.n	800d10e <__ssputs_r+0x86>
 800d10c:	463e      	mov	r6, r7
 800d10e:	6820      	ldr	r0, [r4, #0]
 800d110:	4632      	mov	r2, r6
 800d112:	4641      	mov	r1, r8
 800d114:	f000 fb20 	bl	800d758 <memmove>
 800d118:	68a3      	ldr	r3, [r4, #8]
 800d11a:	1b9b      	subs	r3, r3, r6
 800d11c:	60a3      	str	r3, [r4, #8]
 800d11e:	6823      	ldr	r3, [r4, #0]
 800d120:	4433      	add	r3, r6
 800d122:	6023      	str	r3, [r4, #0]
 800d124:	2000      	movs	r0, #0
 800d126:	e7db      	b.n	800d0e0 <__ssputs_r+0x58>
 800d128:	462a      	mov	r2, r5
 800d12a:	f000 fb87 	bl	800d83c <_realloc_r>
 800d12e:	4606      	mov	r6, r0
 800d130:	2800      	cmp	r0, #0
 800d132:	d1e1      	bne.n	800d0f8 <__ssputs_r+0x70>
 800d134:	6921      	ldr	r1, [r4, #16]
 800d136:	4650      	mov	r0, sl
 800d138:	f000 fb34 	bl	800d7a4 <_free_r>
 800d13c:	e7c7      	b.n	800d0ce <__ssputs_r+0x46>
	...

0800d140 <_svfiprintf_r>:
 800d140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d144:	4698      	mov	r8, r3
 800d146:	898b      	ldrh	r3, [r1, #12]
 800d148:	061b      	lsls	r3, r3, #24
 800d14a:	b09d      	sub	sp, #116	; 0x74
 800d14c:	4607      	mov	r7, r0
 800d14e:	460d      	mov	r5, r1
 800d150:	4614      	mov	r4, r2
 800d152:	d50e      	bpl.n	800d172 <_svfiprintf_r+0x32>
 800d154:	690b      	ldr	r3, [r1, #16]
 800d156:	b963      	cbnz	r3, 800d172 <_svfiprintf_r+0x32>
 800d158:	2140      	movs	r1, #64	; 0x40
 800d15a:	f7ff ff21 	bl	800cfa0 <_malloc_r>
 800d15e:	6028      	str	r0, [r5, #0]
 800d160:	6128      	str	r0, [r5, #16]
 800d162:	b920      	cbnz	r0, 800d16e <_svfiprintf_r+0x2e>
 800d164:	230c      	movs	r3, #12
 800d166:	603b      	str	r3, [r7, #0]
 800d168:	f04f 30ff 	mov.w	r0, #4294967295
 800d16c:	e0d1      	b.n	800d312 <_svfiprintf_r+0x1d2>
 800d16e:	2340      	movs	r3, #64	; 0x40
 800d170:	616b      	str	r3, [r5, #20]
 800d172:	2300      	movs	r3, #0
 800d174:	9309      	str	r3, [sp, #36]	; 0x24
 800d176:	2320      	movs	r3, #32
 800d178:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d17c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d180:	2330      	movs	r3, #48	; 0x30
 800d182:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d32c <_svfiprintf_r+0x1ec>
 800d186:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d18a:	f04f 0901 	mov.w	r9, #1
 800d18e:	4623      	mov	r3, r4
 800d190:	469a      	mov	sl, r3
 800d192:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d196:	b10a      	cbz	r2, 800d19c <_svfiprintf_r+0x5c>
 800d198:	2a25      	cmp	r2, #37	; 0x25
 800d19a:	d1f9      	bne.n	800d190 <_svfiprintf_r+0x50>
 800d19c:	ebba 0b04 	subs.w	fp, sl, r4
 800d1a0:	d00b      	beq.n	800d1ba <_svfiprintf_r+0x7a>
 800d1a2:	465b      	mov	r3, fp
 800d1a4:	4622      	mov	r2, r4
 800d1a6:	4629      	mov	r1, r5
 800d1a8:	4638      	mov	r0, r7
 800d1aa:	f7ff ff6d 	bl	800d088 <__ssputs_r>
 800d1ae:	3001      	adds	r0, #1
 800d1b0:	f000 80aa 	beq.w	800d308 <_svfiprintf_r+0x1c8>
 800d1b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1b6:	445a      	add	r2, fp
 800d1b8:	9209      	str	r2, [sp, #36]	; 0x24
 800d1ba:	f89a 3000 	ldrb.w	r3, [sl]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	f000 80a2 	beq.w	800d308 <_svfiprintf_r+0x1c8>
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	f04f 32ff 	mov.w	r2, #4294967295
 800d1ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1ce:	f10a 0a01 	add.w	sl, sl, #1
 800d1d2:	9304      	str	r3, [sp, #16]
 800d1d4:	9307      	str	r3, [sp, #28]
 800d1d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1da:	931a      	str	r3, [sp, #104]	; 0x68
 800d1dc:	4654      	mov	r4, sl
 800d1de:	2205      	movs	r2, #5
 800d1e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1e4:	4851      	ldr	r0, [pc, #324]	; (800d32c <_svfiprintf_r+0x1ec>)
 800d1e6:	f7f3 f813 	bl	8000210 <memchr>
 800d1ea:	9a04      	ldr	r2, [sp, #16]
 800d1ec:	b9d8      	cbnz	r0, 800d226 <_svfiprintf_r+0xe6>
 800d1ee:	06d0      	lsls	r0, r2, #27
 800d1f0:	bf44      	itt	mi
 800d1f2:	2320      	movmi	r3, #32
 800d1f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d1f8:	0711      	lsls	r1, r2, #28
 800d1fa:	bf44      	itt	mi
 800d1fc:	232b      	movmi	r3, #43	; 0x2b
 800d1fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d202:	f89a 3000 	ldrb.w	r3, [sl]
 800d206:	2b2a      	cmp	r3, #42	; 0x2a
 800d208:	d015      	beq.n	800d236 <_svfiprintf_r+0xf6>
 800d20a:	9a07      	ldr	r2, [sp, #28]
 800d20c:	4654      	mov	r4, sl
 800d20e:	2000      	movs	r0, #0
 800d210:	f04f 0c0a 	mov.w	ip, #10
 800d214:	4621      	mov	r1, r4
 800d216:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d21a:	3b30      	subs	r3, #48	; 0x30
 800d21c:	2b09      	cmp	r3, #9
 800d21e:	d94e      	bls.n	800d2be <_svfiprintf_r+0x17e>
 800d220:	b1b0      	cbz	r0, 800d250 <_svfiprintf_r+0x110>
 800d222:	9207      	str	r2, [sp, #28]
 800d224:	e014      	b.n	800d250 <_svfiprintf_r+0x110>
 800d226:	eba0 0308 	sub.w	r3, r0, r8
 800d22a:	fa09 f303 	lsl.w	r3, r9, r3
 800d22e:	4313      	orrs	r3, r2
 800d230:	9304      	str	r3, [sp, #16]
 800d232:	46a2      	mov	sl, r4
 800d234:	e7d2      	b.n	800d1dc <_svfiprintf_r+0x9c>
 800d236:	9b03      	ldr	r3, [sp, #12]
 800d238:	1d19      	adds	r1, r3, #4
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	9103      	str	r1, [sp, #12]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	bfbb      	ittet	lt
 800d242:	425b      	neglt	r3, r3
 800d244:	f042 0202 	orrlt.w	r2, r2, #2
 800d248:	9307      	strge	r3, [sp, #28]
 800d24a:	9307      	strlt	r3, [sp, #28]
 800d24c:	bfb8      	it	lt
 800d24e:	9204      	strlt	r2, [sp, #16]
 800d250:	7823      	ldrb	r3, [r4, #0]
 800d252:	2b2e      	cmp	r3, #46	; 0x2e
 800d254:	d10c      	bne.n	800d270 <_svfiprintf_r+0x130>
 800d256:	7863      	ldrb	r3, [r4, #1]
 800d258:	2b2a      	cmp	r3, #42	; 0x2a
 800d25a:	d135      	bne.n	800d2c8 <_svfiprintf_r+0x188>
 800d25c:	9b03      	ldr	r3, [sp, #12]
 800d25e:	1d1a      	adds	r2, r3, #4
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	9203      	str	r2, [sp, #12]
 800d264:	2b00      	cmp	r3, #0
 800d266:	bfb8      	it	lt
 800d268:	f04f 33ff 	movlt.w	r3, #4294967295
 800d26c:	3402      	adds	r4, #2
 800d26e:	9305      	str	r3, [sp, #20]
 800d270:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d33c <_svfiprintf_r+0x1fc>
 800d274:	7821      	ldrb	r1, [r4, #0]
 800d276:	2203      	movs	r2, #3
 800d278:	4650      	mov	r0, sl
 800d27a:	f7f2 ffc9 	bl	8000210 <memchr>
 800d27e:	b140      	cbz	r0, 800d292 <_svfiprintf_r+0x152>
 800d280:	2340      	movs	r3, #64	; 0x40
 800d282:	eba0 000a 	sub.w	r0, r0, sl
 800d286:	fa03 f000 	lsl.w	r0, r3, r0
 800d28a:	9b04      	ldr	r3, [sp, #16]
 800d28c:	4303      	orrs	r3, r0
 800d28e:	3401      	adds	r4, #1
 800d290:	9304      	str	r3, [sp, #16]
 800d292:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d296:	4826      	ldr	r0, [pc, #152]	; (800d330 <_svfiprintf_r+0x1f0>)
 800d298:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d29c:	2206      	movs	r2, #6
 800d29e:	f7f2 ffb7 	bl	8000210 <memchr>
 800d2a2:	2800      	cmp	r0, #0
 800d2a4:	d038      	beq.n	800d318 <_svfiprintf_r+0x1d8>
 800d2a6:	4b23      	ldr	r3, [pc, #140]	; (800d334 <_svfiprintf_r+0x1f4>)
 800d2a8:	bb1b      	cbnz	r3, 800d2f2 <_svfiprintf_r+0x1b2>
 800d2aa:	9b03      	ldr	r3, [sp, #12]
 800d2ac:	3307      	adds	r3, #7
 800d2ae:	f023 0307 	bic.w	r3, r3, #7
 800d2b2:	3308      	adds	r3, #8
 800d2b4:	9303      	str	r3, [sp, #12]
 800d2b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2b8:	4433      	add	r3, r6
 800d2ba:	9309      	str	r3, [sp, #36]	; 0x24
 800d2bc:	e767      	b.n	800d18e <_svfiprintf_r+0x4e>
 800d2be:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2c2:	460c      	mov	r4, r1
 800d2c4:	2001      	movs	r0, #1
 800d2c6:	e7a5      	b.n	800d214 <_svfiprintf_r+0xd4>
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	3401      	adds	r4, #1
 800d2cc:	9305      	str	r3, [sp, #20]
 800d2ce:	4619      	mov	r1, r3
 800d2d0:	f04f 0c0a 	mov.w	ip, #10
 800d2d4:	4620      	mov	r0, r4
 800d2d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2da:	3a30      	subs	r2, #48	; 0x30
 800d2dc:	2a09      	cmp	r2, #9
 800d2de:	d903      	bls.n	800d2e8 <_svfiprintf_r+0x1a8>
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d0c5      	beq.n	800d270 <_svfiprintf_r+0x130>
 800d2e4:	9105      	str	r1, [sp, #20]
 800d2e6:	e7c3      	b.n	800d270 <_svfiprintf_r+0x130>
 800d2e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d2ec:	4604      	mov	r4, r0
 800d2ee:	2301      	movs	r3, #1
 800d2f0:	e7f0      	b.n	800d2d4 <_svfiprintf_r+0x194>
 800d2f2:	ab03      	add	r3, sp, #12
 800d2f4:	9300      	str	r3, [sp, #0]
 800d2f6:	462a      	mov	r2, r5
 800d2f8:	4b0f      	ldr	r3, [pc, #60]	; (800d338 <_svfiprintf_r+0x1f8>)
 800d2fa:	a904      	add	r1, sp, #16
 800d2fc:	4638      	mov	r0, r7
 800d2fe:	f3af 8000 	nop.w
 800d302:	1c42      	adds	r2, r0, #1
 800d304:	4606      	mov	r6, r0
 800d306:	d1d6      	bne.n	800d2b6 <_svfiprintf_r+0x176>
 800d308:	89ab      	ldrh	r3, [r5, #12]
 800d30a:	065b      	lsls	r3, r3, #25
 800d30c:	f53f af2c 	bmi.w	800d168 <_svfiprintf_r+0x28>
 800d310:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d312:	b01d      	add	sp, #116	; 0x74
 800d314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d318:	ab03      	add	r3, sp, #12
 800d31a:	9300      	str	r3, [sp, #0]
 800d31c:	462a      	mov	r2, r5
 800d31e:	4b06      	ldr	r3, [pc, #24]	; (800d338 <_svfiprintf_r+0x1f8>)
 800d320:	a904      	add	r1, sp, #16
 800d322:	4638      	mov	r0, r7
 800d324:	f000 f87a 	bl	800d41c <_printf_i>
 800d328:	e7eb      	b.n	800d302 <_svfiprintf_r+0x1c2>
 800d32a:	bf00      	nop
 800d32c:	0800e88c 	.word	0x0800e88c
 800d330:	0800e896 	.word	0x0800e896
 800d334:	00000000 	.word	0x00000000
 800d338:	0800d089 	.word	0x0800d089
 800d33c:	0800e892 	.word	0x0800e892

0800d340 <_printf_common>:
 800d340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d344:	4616      	mov	r6, r2
 800d346:	4699      	mov	r9, r3
 800d348:	688a      	ldr	r2, [r1, #8]
 800d34a:	690b      	ldr	r3, [r1, #16]
 800d34c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d350:	4293      	cmp	r3, r2
 800d352:	bfb8      	it	lt
 800d354:	4613      	movlt	r3, r2
 800d356:	6033      	str	r3, [r6, #0]
 800d358:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d35c:	4607      	mov	r7, r0
 800d35e:	460c      	mov	r4, r1
 800d360:	b10a      	cbz	r2, 800d366 <_printf_common+0x26>
 800d362:	3301      	adds	r3, #1
 800d364:	6033      	str	r3, [r6, #0]
 800d366:	6823      	ldr	r3, [r4, #0]
 800d368:	0699      	lsls	r1, r3, #26
 800d36a:	bf42      	ittt	mi
 800d36c:	6833      	ldrmi	r3, [r6, #0]
 800d36e:	3302      	addmi	r3, #2
 800d370:	6033      	strmi	r3, [r6, #0]
 800d372:	6825      	ldr	r5, [r4, #0]
 800d374:	f015 0506 	ands.w	r5, r5, #6
 800d378:	d106      	bne.n	800d388 <_printf_common+0x48>
 800d37a:	f104 0a19 	add.w	sl, r4, #25
 800d37e:	68e3      	ldr	r3, [r4, #12]
 800d380:	6832      	ldr	r2, [r6, #0]
 800d382:	1a9b      	subs	r3, r3, r2
 800d384:	42ab      	cmp	r3, r5
 800d386:	dc26      	bgt.n	800d3d6 <_printf_common+0x96>
 800d388:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d38c:	1e13      	subs	r3, r2, #0
 800d38e:	6822      	ldr	r2, [r4, #0]
 800d390:	bf18      	it	ne
 800d392:	2301      	movne	r3, #1
 800d394:	0692      	lsls	r2, r2, #26
 800d396:	d42b      	bmi.n	800d3f0 <_printf_common+0xb0>
 800d398:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d39c:	4649      	mov	r1, r9
 800d39e:	4638      	mov	r0, r7
 800d3a0:	47c0      	blx	r8
 800d3a2:	3001      	adds	r0, #1
 800d3a4:	d01e      	beq.n	800d3e4 <_printf_common+0xa4>
 800d3a6:	6823      	ldr	r3, [r4, #0]
 800d3a8:	68e5      	ldr	r5, [r4, #12]
 800d3aa:	6832      	ldr	r2, [r6, #0]
 800d3ac:	f003 0306 	and.w	r3, r3, #6
 800d3b0:	2b04      	cmp	r3, #4
 800d3b2:	bf08      	it	eq
 800d3b4:	1aad      	subeq	r5, r5, r2
 800d3b6:	68a3      	ldr	r3, [r4, #8]
 800d3b8:	6922      	ldr	r2, [r4, #16]
 800d3ba:	bf0c      	ite	eq
 800d3bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d3c0:	2500      	movne	r5, #0
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	bfc4      	itt	gt
 800d3c6:	1a9b      	subgt	r3, r3, r2
 800d3c8:	18ed      	addgt	r5, r5, r3
 800d3ca:	2600      	movs	r6, #0
 800d3cc:	341a      	adds	r4, #26
 800d3ce:	42b5      	cmp	r5, r6
 800d3d0:	d11a      	bne.n	800d408 <_printf_common+0xc8>
 800d3d2:	2000      	movs	r0, #0
 800d3d4:	e008      	b.n	800d3e8 <_printf_common+0xa8>
 800d3d6:	2301      	movs	r3, #1
 800d3d8:	4652      	mov	r2, sl
 800d3da:	4649      	mov	r1, r9
 800d3dc:	4638      	mov	r0, r7
 800d3de:	47c0      	blx	r8
 800d3e0:	3001      	adds	r0, #1
 800d3e2:	d103      	bne.n	800d3ec <_printf_common+0xac>
 800d3e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3ec:	3501      	adds	r5, #1
 800d3ee:	e7c6      	b.n	800d37e <_printf_common+0x3e>
 800d3f0:	18e1      	adds	r1, r4, r3
 800d3f2:	1c5a      	adds	r2, r3, #1
 800d3f4:	2030      	movs	r0, #48	; 0x30
 800d3f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d3fa:	4422      	add	r2, r4
 800d3fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d400:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d404:	3302      	adds	r3, #2
 800d406:	e7c7      	b.n	800d398 <_printf_common+0x58>
 800d408:	2301      	movs	r3, #1
 800d40a:	4622      	mov	r2, r4
 800d40c:	4649      	mov	r1, r9
 800d40e:	4638      	mov	r0, r7
 800d410:	47c0      	blx	r8
 800d412:	3001      	adds	r0, #1
 800d414:	d0e6      	beq.n	800d3e4 <_printf_common+0xa4>
 800d416:	3601      	adds	r6, #1
 800d418:	e7d9      	b.n	800d3ce <_printf_common+0x8e>
	...

0800d41c <_printf_i>:
 800d41c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d420:	7e0f      	ldrb	r7, [r1, #24]
 800d422:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d424:	2f78      	cmp	r7, #120	; 0x78
 800d426:	4691      	mov	r9, r2
 800d428:	4680      	mov	r8, r0
 800d42a:	460c      	mov	r4, r1
 800d42c:	469a      	mov	sl, r3
 800d42e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d432:	d807      	bhi.n	800d444 <_printf_i+0x28>
 800d434:	2f62      	cmp	r7, #98	; 0x62
 800d436:	d80a      	bhi.n	800d44e <_printf_i+0x32>
 800d438:	2f00      	cmp	r7, #0
 800d43a:	f000 80d8 	beq.w	800d5ee <_printf_i+0x1d2>
 800d43e:	2f58      	cmp	r7, #88	; 0x58
 800d440:	f000 80a3 	beq.w	800d58a <_printf_i+0x16e>
 800d444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d448:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d44c:	e03a      	b.n	800d4c4 <_printf_i+0xa8>
 800d44e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d452:	2b15      	cmp	r3, #21
 800d454:	d8f6      	bhi.n	800d444 <_printf_i+0x28>
 800d456:	a101      	add	r1, pc, #4	; (adr r1, 800d45c <_printf_i+0x40>)
 800d458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d45c:	0800d4b5 	.word	0x0800d4b5
 800d460:	0800d4c9 	.word	0x0800d4c9
 800d464:	0800d445 	.word	0x0800d445
 800d468:	0800d445 	.word	0x0800d445
 800d46c:	0800d445 	.word	0x0800d445
 800d470:	0800d445 	.word	0x0800d445
 800d474:	0800d4c9 	.word	0x0800d4c9
 800d478:	0800d445 	.word	0x0800d445
 800d47c:	0800d445 	.word	0x0800d445
 800d480:	0800d445 	.word	0x0800d445
 800d484:	0800d445 	.word	0x0800d445
 800d488:	0800d5d5 	.word	0x0800d5d5
 800d48c:	0800d4f9 	.word	0x0800d4f9
 800d490:	0800d5b7 	.word	0x0800d5b7
 800d494:	0800d445 	.word	0x0800d445
 800d498:	0800d445 	.word	0x0800d445
 800d49c:	0800d5f7 	.word	0x0800d5f7
 800d4a0:	0800d445 	.word	0x0800d445
 800d4a4:	0800d4f9 	.word	0x0800d4f9
 800d4a8:	0800d445 	.word	0x0800d445
 800d4ac:	0800d445 	.word	0x0800d445
 800d4b0:	0800d5bf 	.word	0x0800d5bf
 800d4b4:	682b      	ldr	r3, [r5, #0]
 800d4b6:	1d1a      	adds	r2, r3, #4
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	602a      	str	r2, [r5, #0]
 800d4bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d4c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d4c4:	2301      	movs	r3, #1
 800d4c6:	e0a3      	b.n	800d610 <_printf_i+0x1f4>
 800d4c8:	6820      	ldr	r0, [r4, #0]
 800d4ca:	6829      	ldr	r1, [r5, #0]
 800d4cc:	0606      	lsls	r6, r0, #24
 800d4ce:	f101 0304 	add.w	r3, r1, #4
 800d4d2:	d50a      	bpl.n	800d4ea <_printf_i+0xce>
 800d4d4:	680e      	ldr	r6, [r1, #0]
 800d4d6:	602b      	str	r3, [r5, #0]
 800d4d8:	2e00      	cmp	r6, #0
 800d4da:	da03      	bge.n	800d4e4 <_printf_i+0xc8>
 800d4dc:	232d      	movs	r3, #45	; 0x2d
 800d4de:	4276      	negs	r6, r6
 800d4e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d4e4:	485e      	ldr	r0, [pc, #376]	; (800d660 <_printf_i+0x244>)
 800d4e6:	230a      	movs	r3, #10
 800d4e8:	e019      	b.n	800d51e <_printf_i+0x102>
 800d4ea:	680e      	ldr	r6, [r1, #0]
 800d4ec:	602b      	str	r3, [r5, #0]
 800d4ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d4f2:	bf18      	it	ne
 800d4f4:	b236      	sxthne	r6, r6
 800d4f6:	e7ef      	b.n	800d4d8 <_printf_i+0xbc>
 800d4f8:	682b      	ldr	r3, [r5, #0]
 800d4fa:	6820      	ldr	r0, [r4, #0]
 800d4fc:	1d19      	adds	r1, r3, #4
 800d4fe:	6029      	str	r1, [r5, #0]
 800d500:	0601      	lsls	r1, r0, #24
 800d502:	d501      	bpl.n	800d508 <_printf_i+0xec>
 800d504:	681e      	ldr	r6, [r3, #0]
 800d506:	e002      	b.n	800d50e <_printf_i+0xf2>
 800d508:	0646      	lsls	r6, r0, #25
 800d50a:	d5fb      	bpl.n	800d504 <_printf_i+0xe8>
 800d50c:	881e      	ldrh	r6, [r3, #0]
 800d50e:	4854      	ldr	r0, [pc, #336]	; (800d660 <_printf_i+0x244>)
 800d510:	2f6f      	cmp	r7, #111	; 0x6f
 800d512:	bf0c      	ite	eq
 800d514:	2308      	moveq	r3, #8
 800d516:	230a      	movne	r3, #10
 800d518:	2100      	movs	r1, #0
 800d51a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d51e:	6865      	ldr	r5, [r4, #4]
 800d520:	60a5      	str	r5, [r4, #8]
 800d522:	2d00      	cmp	r5, #0
 800d524:	bfa2      	ittt	ge
 800d526:	6821      	ldrge	r1, [r4, #0]
 800d528:	f021 0104 	bicge.w	r1, r1, #4
 800d52c:	6021      	strge	r1, [r4, #0]
 800d52e:	b90e      	cbnz	r6, 800d534 <_printf_i+0x118>
 800d530:	2d00      	cmp	r5, #0
 800d532:	d04d      	beq.n	800d5d0 <_printf_i+0x1b4>
 800d534:	4615      	mov	r5, r2
 800d536:	fbb6 f1f3 	udiv	r1, r6, r3
 800d53a:	fb03 6711 	mls	r7, r3, r1, r6
 800d53e:	5dc7      	ldrb	r7, [r0, r7]
 800d540:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d544:	4637      	mov	r7, r6
 800d546:	42bb      	cmp	r3, r7
 800d548:	460e      	mov	r6, r1
 800d54a:	d9f4      	bls.n	800d536 <_printf_i+0x11a>
 800d54c:	2b08      	cmp	r3, #8
 800d54e:	d10b      	bne.n	800d568 <_printf_i+0x14c>
 800d550:	6823      	ldr	r3, [r4, #0]
 800d552:	07de      	lsls	r6, r3, #31
 800d554:	d508      	bpl.n	800d568 <_printf_i+0x14c>
 800d556:	6923      	ldr	r3, [r4, #16]
 800d558:	6861      	ldr	r1, [r4, #4]
 800d55a:	4299      	cmp	r1, r3
 800d55c:	bfde      	ittt	le
 800d55e:	2330      	movle	r3, #48	; 0x30
 800d560:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d564:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d568:	1b52      	subs	r2, r2, r5
 800d56a:	6122      	str	r2, [r4, #16]
 800d56c:	f8cd a000 	str.w	sl, [sp]
 800d570:	464b      	mov	r3, r9
 800d572:	aa03      	add	r2, sp, #12
 800d574:	4621      	mov	r1, r4
 800d576:	4640      	mov	r0, r8
 800d578:	f7ff fee2 	bl	800d340 <_printf_common>
 800d57c:	3001      	adds	r0, #1
 800d57e:	d14c      	bne.n	800d61a <_printf_i+0x1fe>
 800d580:	f04f 30ff 	mov.w	r0, #4294967295
 800d584:	b004      	add	sp, #16
 800d586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d58a:	4835      	ldr	r0, [pc, #212]	; (800d660 <_printf_i+0x244>)
 800d58c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d590:	6829      	ldr	r1, [r5, #0]
 800d592:	6823      	ldr	r3, [r4, #0]
 800d594:	f851 6b04 	ldr.w	r6, [r1], #4
 800d598:	6029      	str	r1, [r5, #0]
 800d59a:	061d      	lsls	r5, r3, #24
 800d59c:	d514      	bpl.n	800d5c8 <_printf_i+0x1ac>
 800d59e:	07df      	lsls	r7, r3, #31
 800d5a0:	bf44      	itt	mi
 800d5a2:	f043 0320 	orrmi.w	r3, r3, #32
 800d5a6:	6023      	strmi	r3, [r4, #0]
 800d5a8:	b91e      	cbnz	r6, 800d5b2 <_printf_i+0x196>
 800d5aa:	6823      	ldr	r3, [r4, #0]
 800d5ac:	f023 0320 	bic.w	r3, r3, #32
 800d5b0:	6023      	str	r3, [r4, #0]
 800d5b2:	2310      	movs	r3, #16
 800d5b4:	e7b0      	b.n	800d518 <_printf_i+0xfc>
 800d5b6:	6823      	ldr	r3, [r4, #0]
 800d5b8:	f043 0320 	orr.w	r3, r3, #32
 800d5bc:	6023      	str	r3, [r4, #0]
 800d5be:	2378      	movs	r3, #120	; 0x78
 800d5c0:	4828      	ldr	r0, [pc, #160]	; (800d664 <_printf_i+0x248>)
 800d5c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d5c6:	e7e3      	b.n	800d590 <_printf_i+0x174>
 800d5c8:	0659      	lsls	r1, r3, #25
 800d5ca:	bf48      	it	mi
 800d5cc:	b2b6      	uxthmi	r6, r6
 800d5ce:	e7e6      	b.n	800d59e <_printf_i+0x182>
 800d5d0:	4615      	mov	r5, r2
 800d5d2:	e7bb      	b.n	800d54c <_printf_i+0x130>
 800d5d4:	682b      	ldr	r3, [r5, #0]
 800d5d6:	6826      	ldr	r6, [r4, #0]
 800d5d8:	6961      	ldr	r1, [r4, #20]
 800d5da:	1d18      	adds	r0, r3, #4
 800d5dc:	6028      	str	r0, [r5, #0]
 800d5de:	0635      	lsls	r5, r6, #24
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	d501      	bpl.n	800d5e8 <_printf_i+0x1cc>
 800d5e4:	6019      	str	r1, [r3, #0]
 800d5e6:	e002      	b.n	800d5ee <_printf_i+0x1d2>
 800d5e8:	0670      	lsls	r0, r6, #25
 800d5ea:	d5fb      	bpl.n	800d5e4 <_printf_i+0x1c8>
 800d5ec:	8019      	strh	r1, [r3, #0]
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	6123      	str	r3, [r4, #16]
 800d5f2:	4615      	mov	r5, r2
 800d5f4:	e7ba      	b.n	800d56c <_printf_i+0x150>
 800d5f6:	682b      	ldr	r3, [r5, #0]
 800d5f8:	1d1a      	adds	r2, r3, #4
 800d5fa:	602a      	str	r2, [r5, #0]
 800d5fc:	681d      	ldr	r5, [r3, #0]
 800d5fe:	6862      	ldr	r2, [r4, #4]
 800d600:	2100      	movs	r1, #0
 800d602:	4628      	mov	r0, r5
 800d604:	f7f2 fe04 	bl	8000210 <memchr>
 800d608:	b108      	cbz	r0, 800d60e <_printf_i+0x1f2>
 800d60a:	1b40      	subs	r0, r0, r5
 800d60c:	6060      	str	r0, [r4, #4]
 800d60e:	6863      	ldr	r3, [r4, #4]
 800d610:	6123      	str	r3, [r4, #16]
 800d612:	2300      	movs	r3, #0
 800d614:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d618:	e7a8      	b.n	800d56c <_printf_i+0x150>
 800d61a:	6923      	ldr	r3, [r4, #16]
 800d61c:	462a      	mov	r2, r5
 800d61e:	4649      	mov	r1, r9
 800d620:	4640      	mov	r0, r8
 800d622:	47d0      	blx	sl
 800d624:	3001      	adds	r0, #1
 800d626:	d0ab      	beq.n	800d580 <_printf_i+0x164>
 800d628:	6823      	ldr	r3, [r4, #0]
 800d62a:	079b      	lsls	r3, r3, #30
 800d62c:	d413      	bmi.n	800d656 <_printf_i+0x23a>
 800d62e:	68e0      	ldr	r0, [r4, #12]
 800d630:	9b03      	ldr	r3, [sp, #12]
 800d632:	4298      	cmp	r0, r3
 800d634:	bfb8      	it	lt
 800d636:	4618      	movlt	r0, r3
 800d638:	e7a4      	b.n	800d584 <_printf_i+0x168>
 800d63a:	2301      	movs	r3, #1
 800d63c:	4632      	mov	r2, r6
 800d63e:	4649      	mov	r1, r9
 800d640:	4640      	mov	r0, r8
 800d642:	47d0      	blx	sl
 800d644:	3001      	adds	r0, #1
 800d646:	d09b      	beq.n	800d580 <_printf_i+0x164>
 800d648:	3501      	adds	r5, #1
 800d64a:	68e3      	ldr	r3, [r4, #12]
 800d64c:	9903      	ldr	r1, [sp, #12]
 800d64e:	1a5b      	subs	r3, r3, r1
 800d650:	42ab      	cmp	r3, r5
 800d652:	dcf2      	bgt.n	800d63a <_printf_i+0x21e>
 800d654:	e7eb      	b.n	800d62e <_printf_i+0x212>
 800d656:	2500      	movs	r5, #0
 800d658:	f104 0619 	add.w	r6, r4, #25
 800d65c:	e7f5      	b.n	800d64a <_printf_i+0x22e>
 800d65e:	bf00      	nop
 800d660:	0800e89d 	.word	0x0800e89d
 800d664:	0800e8ae 	.word	0x0800e8ae

0800d668 <nan>:
 800d668:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d670 <nan+0x8>
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop
 800d670:	00000000 	.word	0x00000000
 800d674:	7ff80000 	.word	0x7ff80000

0800d678 <_sbrk_r>:
 800d678:	b538      	push	{r3, r4, r5, lr}
 800d67a:	4d06      	ldr	r5, [pc, #24]	; (800d694 <_sbrk_r+0x1c>)
 800d67c:	2300      	movs	r3, #0
 800d67e:	4604      	mov	r4, r0
 800d680:	4608      	mov	r0, r1
 800d682:	602b      	str	r3, [r5, #0]
 800d684:	f7f3 feb4 	bl	80013f0 <_sbrk>
 800d688:	1c43      	adds	r3, r0, #1
 800d68a:	d102      	bne.n	800d692 <_sbrk_r+0x1a>
 800d68c:	682b      	ldr	r3, [r5, #0]
 800d68e:	b103      	cbz	r3, 800d692 <_sbrk_r+0x1a>
 800d690:	6023      	str	r3, [r4, #0]
 800d692:	bd38      	pop	{r3, r4, r5, pc}
 800d694:	20001e34 	.word	0x20001e34

0800d698 <nanf>:
 800d698:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d6a0 <nanf+0x8>
 800d69c:	4770      	bx	lr
 800d69e:	bf00      	nop
 800d6a0:	7fc00000 	.word	0x7fc00000

0800d6a4 <strncmp>:
 800d6a4:	b510      	push	{r4, lr}
 800d6a6:	b17a      	cbz	r2, 800d6c8 <strncmp+0x24>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	3901      	subs	r1, #1
 800d6ac:	1884      	adds	r4, r0, r2
 800d6ae:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d6b2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d6b6:	4290      	cmp	r0, r2
 800d6b8:	d101      	bne.n	800d6be <strncmp+0x1a>
 800d6ba:	42a3      	cmp	r3, r4
 800d6bc:	d101      	bne.n	800d6c2 <strncmp+0x1e>
 800d6be:	1a80      	subs	r0, r0, r2
 800d6c0:	bd10      	pop	{r4, pc}
 800d6c2:	2800      	cmp	r0, #0
 800d6c4:	d1f3      	bne.n	800d6ae <strncmp+0xa>
 800d6c6:	e7fa      	b.n	800d6be <strncmp+0x1a>
 800d6c8:	4610      	mov	r0, r2
 800d6ca:	e7f9      	b.n	800d6c0 <strncmp+0x1c>

0800d6cc <__ascii_wctomb>:
 800d6cc:	b149      	cbz	r1, 800d6e2 <__ascii_wctomb+0x16>
 800d6ce:	2aff      	cmp	r2, #255	; 0xff
 800d6d0:	bf85      	ittet	hi
 800d6d2:	238a      	movhi	r3, #138	; 0x8a
 800d6d4:	6003      	strhi	r3, [r0, #0]
 800d6d6:	700a      	strbls	r2, [r1, #0]
 800d6d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800d6dc:	bf98      	it	ls
 800d6de:	2001      	movls	r0, #1
 800d6e0:	4770      	bx	lr
 800d6e2:	4608      	mov	r0, r1
 800d6e4:	4770      	bx	lr
	...

0800d6e8 <__assert_func>:
 800d6e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d6ea:	4614      	mov	r4, r2
 800d6ec:	461a      	mov	r2, r3
 800d6ee:	4b09      	ldr	r3, [pc, #36]	; (800d714 <__assert_func+0x2c>)
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	4605      	mov	r5, r0
 800d6f4:	68d8      	ldr	r0, [r3, #12]
 800d6f6:	b14c      	cbz	r4, 800d70c <__assert_func+0x24>
 800d6f8:	4b07      	ldr	r3, [pc, #28]	; (800d718 <__assert_func+0x30>)
 800d6fa:	9100      	str	r1, [sp, #0]
 800d6fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d700:	4906      	ldr	r1, [pc, #24]	; (800d71c <__assert_func+0x34>)
 800d702:	462b      	mov	r3, r5
 800d704:	f000 f80e 	bl	800d724 <fiprintf>
 800d708:	f000 fae0 	bl	800dccc <abort>
 800d70c:	4b04      	ldr	r3, [pc, #16]	; (800d720 <__assert_func+0x38>)
 800d70e:	461c      	mov	r4, r3
 800d710:	e7f3      	b.n	800d6fa <__assert_func+0x12>
 800d712:	bf00      	nop
 800d714:	20000194 	.word	0x20000194
 800d718:	0800e8bf 	.word	0x0800e8bf
 800d71c:	0800e8cc 	.word	0x0800e8cc
 800d720:	0800e8fa 	.word	0x0800e8fa

0800d724 <fiprintf>:
 800d724:	b40e      	push	{r1, r2, r3}
 800d726:	b503      	push	{r0, r1, lr}
 800d728:	4601      	mov	r1, r0
 800d72a:	ab03      	add	r3, sp, #12
 800d72c:	4805      	ldr	r0, [pc, #20]	; (800d744 <fiprintf+0x20>)
 800d72e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d732:	6800      	ldr	r0, [r0, #0]
 800d734:	9301      	str	r3, [sp, #4]
 800d736:	f000 f8d9 	bl	800d8ec <_vfiprintf_r>
 800d73a:	b002      	add	sp, #8
 800d73c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d740:	b003      	add	sp, #12
 800d742:	4770      	bx	lr
 800d744:	20000194 	.word	0x20000194

0800d748 <malloc>:
 800d748:	4b02      	ldr	r3, [pc, #8]	; (800d754 <malloc+0xc>)
 800d74a:	4601      	mov	r1, r0
 800d74c:	6818      	ldr	r0, [r3, #0]
 800d74e:	f7ff bc27 	b.w	800cfa0 <_malloc_r>
 800d752:	bf00      	nop
 800d754:	20000194 	.word	0x20000194

0800d758 <memmove>:
 800d758:	4288      	cmp	r0, r1
 800d75a:	b510      	push	{r4, lr}
 800d75c:	eb01 0402 	add.w	r4, r1, r2
 800d760:	d902      	bls.n	800d768 <memmove+0x10>
 800d762:	4284      	cmp	r4, r0
 800d764:	4623      	mov	r3, r4
 800d766:	d807      	bhi.n	800d778 <memmove+0x20>
 800d768:	1e43      	subs	r3, r0, #1
 800d76a:	42a1      	cmp	r1, r4
 800d76c:	d008      	beq.n	800d780 <memmove+0x28>
 800d76e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d772:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d776:	e7f8      	b.n	800d76a <memmove+0x12>
 800d778:	4402      	add	r2, r0
 800d77a:	4601      	mov	r1, r0
 800d77c:	428a      	cmp	r2, r1
 800d77e:	d100      	bne.n	800d782 <memmove+0x2a>
 800d780:	bd10      	pop	{r4, pc}
 800d782:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d786:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d78a:	e7f7      	b.n	800d77c <memmove+0x24>

0800d78c <__malloc_lock>:
 800d78c:	4801      	ldr	r0, [pc, #4]	; (800d794 <__malloc_lock+0x8>)
 800d78e:	f000 bc5d 	b.w	800e04c <__retarget_lock_acquire_recursive>
 800d792:	bf00      	nop
 800d794:	20001e38 	.word	0x20001e38

0800d798 <__malloc_unlock>:
 800d798:	4801      	ldr	r0, [pc, #4]	; (800d7a0 <__malloc_unlock+0x8>)
 800d79a:	f000 bc58 	b.w	800e04e <__retarget_lock_release_recursive>
 800d79e:	bf00      	nop
 800d7a0:	20001e38 	.word	0x20001e38

0800d7a4 <_free_r>:
 800d7a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d7a6:	2900      	cmp	r1, #0
 800d7a8:	d044      	beq.n	800d834 <_free_r+0x90>
 800d7aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7ae:	9001      	str	r0, [sp, #4]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	f1a1 0404 	sub.w	r4, r1, #4
 800d7b6:	bfb8      	it	lt
 800d7b8:	18e4      	addlt	r4, r4, r3
 800d7ba:	f7ff ffe7 	bl	800d78c <__malloc_lock>
 800d7be:	4a1e      	ldr	r2, [pc, #120]	; (800d838 <_free_r+0x94>)
 800d7c0:	9801      	ldr	r0, [sp, #4]
 800d7c2:	6813      	ldr	r3, [r2, #0]
 800d7c4:	b933      	cbnz	r3, 800d7d4 <_free_r+0x30>
 800d7c6:	6063      	str	r3, [r4, #4]
 800d7c8:	6014      	str	r4, [r2, #0]
 800d7ca:	b003      	add	sp, #12
 800d7cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d7d0:	f7ff bfe2 	b.w	800d798 <__malloc_unlock>
 800d7d4:	42a3      	cmp	r3, r4
 800d7d6:	d908      	bls.n	800d7ea <_free_r+0x46>
 800d7d8:	6825      	ldr	r5, [r4, #0]
 800d7da:	1961      	adds	r1, r4, r5
 800d7dc:	428b      	cmp	r3, r1
 800d7de:	bf01      	itttt	eq
 800d7e0:	6819      	ldreq	r1, [r3, #0]
 800d7e2:	685b      	ldreq	r3, [r3, #4]
 800d7e4:	1949      	addeq	r1, r1, r5
 800d7e6:	6021      	streq	r1, [r4, #0]
 800d7e8:	e7ed      	b.n	800d7c6 <_free_r+0x22>
 800d7ea:	461a      	mov	r2, r3
 800d7ec:	685b      	ldr	r3, [r3, #4]
 800d7ee:	b10b      	cbz	r3, 800d7f4 <_free_r+0x50>
 800d7f0:	42a3      	cmp	r3, r4
 800d7f2:	d9fa      	bls.n	800d7ea <_free_r+0x46>
 800d7f4:	6811      	ldr	r1, [r2, #0]
 800d7f6:	1855      	adds	r5, r2, r1
 800d7f8:	42a5      	cmp	r5, r4
 800d7fa:	d10b      	bne.n	800d814 <_free_r+0x70>
 800d7fc:	6824      	ldr	r4, [r4, #0]
 800d7fe:	4421      	add	r1, r4
 800d800:	1854      	adds	r4, r2, r1
 800d802:	42a3      	cmp	r3, r4
 800d804:	6011      	str	r1, [r2, #0]
 800d806:	d1e0      	bne.n	800d7ca <_free_r+0x26>
 800d808:	681c      	ldr	r4, [r3, #0]
 800d80a:	685b      	ldr	r3, [r3, #4]
 800d80c:	6053      	str	r3, [r2, #4]
 800d80e:	4421      	add	r1, r4
 800d810:	6011      	str	r1, [r2, #0]
 800d812:	e7da      	b.n	800d7ca <_free_r+0x26>
 800d814:	d902      	bls.n	800d81c <_free_r+0x78>
 800d816:	230c      	movs	r3, #12
 800d818:	6003      	str	r3, [r0, #0]
 800d81a:	e7d6      	b.n	800d7ca <_free_r+0x26>
 800d81c:	6825      	ldr	r5, [r4, #0]
 800d81e:	1961      	adds	r1, r4, r5
 800d820:	428b      	cmp	r3, r1
 800d822:	bf04      	itt	eq
 800d824:	6819      	ldreq	r1, [r3, #0]
 800d826:	685b      	ldreq	r3, [r3, #4]
 800d828:	6063      	str	r3, [r4, #4]
 800d82a:	bf04      	itt	eq
 800d82c:	1949      	addeq	r1, r1, r5
 800d82e:	6021      	streq	r1, [r4, #0]
 800d830:	6054      	str	r4, [r2, #4]
 800d832:	e7ca      	b.n	800d7ca <_free_r+0x26>
 800d834:	b003      	add	sp, #12
 800d836:	bd30      	pop	{r4, r5, pc}
 800d838:	20001e2c 	.word	0x20001e2c

0800d83c <_realloc_r>:
 800d83c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d840:	4680      	mov	r8, r0
 800d842:	4614      	mov	r4, r2
 800d844:	460e      	mov	r6, r1
 800d846:	b921      	cbnz	r1, 800d852 <_realloc_r+0x16>
 800d848:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d84c:	4611      	mov	r1, r2
 800d84e:	f7ff bba7 	b.w	800cfa0 <_malloc_r>
 800d852:	b92a      	cbnz	r2, 800d860 <_realloc_r+0x24>
 800d854:	f7ff ffa6 	bl	800d7a4 <_free_r>
 800d858:	4625      	mov	r5, r4
 800d85a:	4628      	mov	r0, r5
 800d85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d860:	f000 fc5c 	bl	800e11c <_malloc_usable_size_r>
 800d864:	4284      	cmp	r4, r0
 800d866:	4607      	mov	r7, r0
 800d868:	d802      	bhi.n	800d870 <_realloc_r+0x34>
 800d86a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d86e:	d812      	bhi.n	800d896 <_realloc_r+0x5a>
 800d870:	4621      	mov	r1, r4
 800d872:	4640      	mov	r0, r8
 800d874:	f7ff fb94 	bl	800cfa0 <_malloc_r>
 800d878:	4605      	mov	r5, r0
 800d87a:	2800      	cmp	r0, #0
 800d87c:	d0ed      	beq.n	800d85a <_realloc_r+0x1e>
 800d87e:	42bc      	cmp	r4, r7
 800d880:	4622      	mov	r2, r4
 800d882:	4631      	mov	r1, r6
 800d884:	bf28      	it	cs
 800d886:	463a      	movcs	r2, r7
 800d888:	f7fe fe84 	bl	800c594 <memcpy>
 800d88c:	4631      	mov	r1, r6
 800d88e:	4640      	mov	r0, r8
 800d890:	f7ff ff88 	bl	800d7a4 <_free_r>
 800d894:	e7e1      	b.n	800d85a <_realloc_r+0x1e>
 800d896:	4635      	mov	r5, r6
 800d898:	e7df      	b.n	800d85a <_realloc_r+0x1e>

0800d89a <__sfputc_r>:
 800d89a:	6893      	ldr	r3, [r2, #8]
 800d89c:	3b01      	subs	r3, #1
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	b410      	push	{r4}
 800d8a2:	6093      	str	r3, [r2, #8]
 800d8a4:	da08      	bge.n	800d8b8 <__sfputc_r+0x1e>
 800d8a6:	6994      	ldr	r4, [r2, #24]
 800d8a8:	42a3      	cmp	r3, r4
 800d8aa:	db01      	blt.n	800d8b0 <__sfputc_r+0x16>
 800d8ac:	290a      	cmp	r1, #10
 800d8ae:	d103      	bne.n	800d8b8 <__sfputc_r+0x1e>
 800d8b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8b4:	f000 b94a 	b.w	800db4c <__swbuf_r>
 800d8b8:	6813      	ldr	r3, [r2, #0]
 800d8ba:	1c58      	adds	r0, r3, #1
 800d8bc:	6010      	str	r0, [r2, #0]
 800d8be:	7019      	strb	r1, [r3, #0]
 800d8c0:	4608      	mov	r0, r1
 800d8c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8c6:	4770      	bx	lr

0800d8c8 <__sfputs_r>:
 800d8c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ca:	4606      	mov	r6, r0
 800d8cc:	460f      	mov	r7, r1
 800d8ce:	4614      	mov	r4, r2
 800d8d0:	18d5      	adds	r5, r2, r3
 800d8d2:	42ac      	cmp	r4, r5
 800d8d4:	d101      	bne.n	800d8da <__sfputs_r+0x12>
 800d8d6:	2000      	movs	r0, #0
 800d8d8:	e007      	b.n	800d8ea <__sfputs_r+0x22>
 800d8da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8de:	463a      	mov	r2, r7
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	f7ff ffda 	bl	800d89a <__sfputc_r>
 800d8e6:	1c43      	adds	r3, r0, #1
 800d8e8:	d1f3      	bne.n	800d8d2 <__sfputs_r+0xa>
 800d8ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d8ec <_vfiprintf_r>:
 800d8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8f0:	460d      	mov	r5, r1
 800d8f2:	b09d      	sub	sp, #116	; 0x74
 800d8f4:	4614      	mov	r4, r2
 800d8f6:	4698      	mov	r8, r3
 800d8f8:	4606      	mov	r6, r0
 800d8fa:	b118      	cbz	r0, 800d904 <_vfiprintf_r+0x18>
 800d8fc:	6983      	ldr	r3, [r0, #24]
 800d8fe:	b90b      	cbnz	r3, 800d904 <_vfiprintf_r+0x18>
 800d900:	f000 fb06 	bl	800df10 <__sinit>
 800d904:	4b89      	ldr	r3, [pc, #548]	; (800db2c <_vfiprintf_r+0x240>)
 800d906:	429d      	cmp	r5, r3
 800d908:	d11b      	bne.n	800d942 <_vfiprintf_r+0x56>
 800d90a:	6875      	ldr	r5, [r6, #4]
 800d90c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d90e:	07d9      	lsls	r1, r3, #31
 800d910:	d405      	bmi.n	800d91e <_vfiprintf_r+0x32>
 800d912:	89ab      	ldrh	r3, [r5, #12]
 800d914:	059a      	lsls	r2, r3, #22
 800d916:	d402      	bmi.n	800d91e <_vfiprintf_r+0x32>
 800d918:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d91a:	f000 fb97 	bl	800e04c <__retarget_lock_acquire_recursive>
 800d91e:	89ab      	ldrh	r3, [r5, #12]
 800d920:	071b      	lsls	r3, r3, #28
 800d922:	d501      	bpl.n	800d928 <_vfiprintf_r+0x3c>
 800d924:	692b      	ldr	r3, [r5, #16]
 800d926:	b9eb      	cbnz	r3, 800d964 <_vfiprintf_r+0x78>
 800d928:	4629      	mov	r1, r5
 800d92a:	4630      	mov	r0, r6
 800d92c:	f000 f960 	bl	800dbf0 <__swsetup_r>
 800d930:	b1c0      	cbz	r0, 800d964 <_vfiprintf_r+0x78>
 800d932:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d934:	07dc      	lsls	r4, r3, #31
 800d936:	d50e      	bpl.n	800d956 <_vfiprintf_r+0x6a>
 800d938:	f04f 30ff 	mov.w	r0, #4294967295
 800d93c:	b01d      	add	sp, #116	; 0x74
 800d93e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d942:	4b7b      	ldr	r3, [pc, #492]	; (800db30 <_vfiprintf_r+0x244>)
 800d944:	429d      	cmp	r5, r3
 800d946:	d101      	bne.n	800d94c <_vfiprintf_r+0x60>
 800d948:	68b5      	ldr	r5, [r6, #8]
 800d94a:	e7df      	b.n	800d90c <_vfiprintf_r+0x20>
 800d94c:	4b79      	ldr	r3, [pc, #484]	; (800db34 <_vfiprintf_r+0x248>)
 800d94e:	429d      	cmp	r5, r3
 800d950:	bf08      	it	eq
 800d952:	68f5      	ldreq	r5, [r6, #12]
 800d954:	e7da      	b.n	800d90c <_vfiprintf_r+0x20>
 800d956:	89ab      	ldrh	r3, [r5, #12]
 800d958:	0598      	lsls	r0, r3, #22
 800d95a:	d4ed      	bmi.n	800d938 <_vfiprintf_r+0x4c>
 800d95c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d95e:	f000 fb76 	bl	800e04e <__retarget_lock_release_recursive>
 800d962:	e7e9      	b.n	800d938 <_vfiprintf_r+0x4c>
 800d964:	2300      	movs	r3, #0
 800d966:	9309      	str	r3, [sp, #36]	; 0x24
 800d968:	2320      	movs	r3, #32
 800d96a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d96e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d972:	2330      	movs	r3, #48	; 0x30
 800d974:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800db38 <_vfiprintf_r+0x24c>
 800d978:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d97c:	f04f 0901 	mov.w	r9, #1
 800d980:	4623      	mov	r3, r4
 800d982:	469a      	mov	sl, r3
 800d984:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d988:	b10a      	cbz	r2, 800d98e <_vfiprintf_r+0xa2>
 800d98a:	2a25      	cmp	r2, #37	; 0x25
 800d98c:	d1f9      	bne.n	800d982 <_vfiprintf_r+0x96>
 800d98e:	ebba 0b04 	subs.w	fp, sl, r4
 800d992:	d00b      	beq.n	800d9ac <_vfiprintf_r+0xc0>
 800d994:	465b      	mov	r3, fp
 800d996:	4622      	mov	r2, r4
 800d998:	4629      	mov	r1, r5
 800d99a:	4630      	mov	r0, r6
 800d99c:	f7ff ff94 	bl	800d8c8 <__sfputs_r>
 800d9a0:	3001      	adds	r0, #1
 800d9a2:	f000 80aa 	beq.w	800dafa <_vfiprintf_r+0x20e>
 800d9a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9a8:	445a      	add	r2, fp
 800d9aa:	9209      	str	r2, [sp, #36]	; 0x24
 800d9ac:	f89a 3000 	ldrb.w	r3, [sl]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	f000 80a2 	beq.w	800dafa <_vfiprintf_r+0x20e>
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	f04f 32ff 	mov.w	r2, #4294967295
 800d9bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9c0:	f10a 0a01 	add.w	sl, sl, #1
 800d9c4:	9304      	str	r3, [sp, #16]
 800d9c6:	9307      	str	r3, [sp, #28]
 800d9c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d9cc:	931a      	str	r3, [sp, #104]	; 0x68
 800d9ce:	4654      	mov	r4, sl
 800d9d0:	2205      	movs	r2, #5
 800d9d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9d6:	4858      	ldr	r0, [pc, #352]	; (800db38 <_vfiprintf_r+0x24c>)
 800d9d8:	f7f2 fc1a 	bl	8000210 <memchr>
 800d9dc:	9a04      	ldr	r2, [sp, #16]
 800d9de:	b9d8      	cbnz	r0, 800da18 <_vfiprintf_r+0x12c>
 800d9e0:	06d1      	lsls	r1, r2, #27
 800d9e2:	bf44      	itt	mi
 800d9e4:	2320      	movmi	r3, #32
 800d9e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9ea:	0713      	lsls	r3, r2, #28
 800d9ec:	bf44      	itt	mi
 800d9ee:	232b      	movmi	r3, #43	; 0x2b
 800d9f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9f4:	f89a 3000 	ldrb.w	r3, [sl]
 800d9f8:	2b2a      	cmp	r3, #42	; 0x2a
 800d9fa:	d015      	beq.n	800da28 <_vfiprintf_r+0x13c>
 800d9fc:	9a07      	ldr	r2, [sp, #28]
 800d9fe:	4654      	mov	r4, sl
 800da00:	2000      	movs	r0, #0
 800da02:	f04f 0c0a 	mov.w	ip, #10
 800da06:	4621      	mov	r1, r4
 800da08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da0c:	3b30      	subs	r3, #48	; 0x30
 800da0e:	2b09      	cmp	r3, #9
 800da10:	d94e      	bls.n	800dab0 <_vfiprintf_r+0x1c4>
 800da12:	b1b0      	cbz	r0, 800da42 <_vfiprintf_r+0x156>
 800da14:	9207      	str	r2, [sp, #28]
 800da16:	e014      	b.n	800da42 <_vfiprintf_r+0x156>
 800da18:	eba0 0308 	sub.w	r3, r0, r8
 800da1c:	fa09 f303 	lsl.w	r3, r9, r3
 800da20:	4313      	orrs	r3, r2
 800da22:	9304      	str	r3, [sp, #16]
 800da24:	46a2      	mov	sl, r4
 800da26:	e7d2      	b.n	800d9ce <_vfiprintf_r+0xe2>
 800da28:	9b03      	ldr	r3, [sp, #12]
 800da2a:	1d19      	adds	r1, r3, #4
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	9103      	str	r1, [sp, #12]
 800da30:	2b00      	cmp	r3, #0
 800da32:	bfbb      	ittet	lt
 800da34:	425b      	neglt	r3, r3
 800da36:	f042 0202 	orrlt.w	r2, r2, #2
 800da3a:	9307      	strge	r3, [sp, #28]
 800da3c:	9307      	strlt	r3, [sp, #28]
 800da3e:	bfb8      	it	lt
 800da40:	9204      	strlt	r2, [sp, #16]
 800da42:	7823      	ldrb	r3, [r4, #0]
 800da44:	2b2e      	cmp	r3, #46	; 0x2e
 800da46:	d10c      	bne.n	800da62 <_vfiprintf_r+0x176>
 800da48:	7863      	ldrb	r3, [r4, #1]
 800da4a:	2b2a      	cmp	r3, #42	; 0x2a
 800da4c:	d135      	bne.n	800daba <_vfiprintf_r+0x1ce>
 800da4e:	9b03      	ldr	r3, [sp, #12]
 800da50:	1d1a      	adds	r2, r3, #4
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	9203      	str	r2, [sp, #12]
 800da56:	2b00      	cmp	r3, #0
 800da58:	bfb8      	it	lt
 800da5a:	f04f 33ff 	movlt.w	r3, #4294967295
 800da5e:	3402      	adds	r4, #2
 800da60:	9305      	str	r3, [sp, #20]
 800da62:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800db48 <_vfiprintf_r+0x25c>
 800da66:	7821      	ldrb	r1, [r4, #0]
 800da68:	2203      	movs	r2, #3
 800da6a:	4650      	mov	r0, sl
 800da6c:	f7f2 fbd0 	bl	8000210 <memchr>
 800da70:	b140      	cbz	r0, 800da84 <_vfiprintf_r+0x198>
 800da72:	2340      	movs	r3, #64	; 0x40
 800da74:	eba0 000a 	sub.w	r0, r0, sl
 800da78:	fa03 f000 	lsl.w	r0, r3, r0
 800da7c:	9b04      	ldr	r3, [sp, #16]
 800da7e:	4303      	orrs	r3, r0
 800da80:	3401      	adds	r4, #1
 800da82:	9304      	str	r3, [sp, #16]
 800da84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da88:	482c      	ldr	r0, [pc, #176]	; (800db3c <_vfiprintf_r+0x250>)
 800da8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da8e:	2206      	movs	r2, #6
 800da90:	f7f2 fbbe 	bl	8000210 <memchr>
 800da94:	2800      	cmp	r0, #0
 800da96:	d03f      	beq.n	800db18 <_vfiprintf_r+0x22c>
 800da98:	4b29      	ldr	r3, [pc, #164]	; (800db40 <_vfiprintf_r+0x254>)
 800da9a:	bb1b      	cbnz	r3, 800dae4 <_vfiprintf_r+0x1f8>
 800da9c:	9b03      	ldr	r3, [sp, #12]
 800da9e:	3307      	adds	r3, #7
 800daa0:	f023 0307 	bic.w	r3, r3, #7
 800daa4:	3308      	adds	r3, #8
 800daa6:	9303      	str	r3, [sp, #12]
 800daa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800daaa:	443b      	add	r3, r7
 800daac:	9309      	str	r3, [sp, #36]	; 0x24
 800daae:	e767      	b.n	800d980 <_vfiprintf_r+0x94>
 800dab0:	fb0c 3202 	mla	r2, ip, r2, r3
 800dab4:	460c      	mov	r4, r1
 800dab6:	2001      	movs	r0, #1
 800dab8:	e7a5      	b.n	800da06 <_vfiprintf_r+0x11a>
 800daba:	2300      	movs	r3, #0
 800dabc:	3401      	adds	r4, #1
 800dabe:	9305      	str	r3, [sp, #20]
 800dac0:	4619      	mov	r1, r3
 800dac2:	f04f 0c0a 	mov.w	ip, #10
 800dac6:	4620      	mov	r0, r4
 800dac8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dacc:	3a30      	subs	r2, #48	; 0x30
 800dace:	2a09      	cmp	r2, #9
 800dad0:	d903      	bls.n	800dada <_vfiprintf_r+0x1ee>
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d0c5      	beq.n	800da62 <_vfiprintf_r+0x176>
 800dad6:	9105      	str	r1, [sp, #20]
 800dad8:	e7c3      	b.n	800da62 <_vfiprintf_r+0x176>
 800dada:	fb0c 2101 	mla	r1, ip, r1, r2
 800dade:	4604      	mov	r4, r0
 800dae0:	2301      	movs	r3, #1
 800dae2:	e7f0      	b.n	800dac6 <_vfiprintf_r+0x1da>
 800dae4:	ab03      	add	r3, sp, #12
 800dae6:	9300      	str	r3, [sp, #0]
 800dae8:	462a      	mov	r2, r5
 800daea:	4b16      	ldr	r3, [pc, #88]	; (800db44 <_vfiprintf_r+0x258>)
 800daec:	a904      	add	r1, sp, #16
 800daee:	4630      	mov	r0, r6
 800daf0:	f3af 8000 	nop.w
 800daf4:	4607      	mov	r7, r0
 800daf6:	1c78      	adds	r0, r7, #1
 800daf8:	d1d6      	bne.n	800daa8 <_vfiprintf_r+0x1bc>
 800dafa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dafc:	07d9      	lsls	r1, r3, #31
 800dafe:	d405      	bmi.n	800db0c <_vfiprintf_r+0x220>
 800db00:	89ab      	ldrh	r3, [r5, #12]
 800db02:	059a      	lsls	r2, r3, #22
 800db04:	d402      	bmi.n	800db0c <_vfiprintf_r+0x220>
 800db06:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db08:	f000 faa1 	bl	800e04e <__retarget_lock_release_recursive>
 800db0c:	89ab      	ldrh	r3, [r5, #12]
 800db0e:	065b      	lsls	r3, r3, #25
 800db10:	f53f af12 	bmi.w	800d938 <_vfiprintf_r+0x4c>
 800db14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db16:	e711      	b.n	800d93c <_vfiprintf_r+0x50>
 800db18:	ab03      	add	r3, sp, #12
 800db1a:	9300      	str	r3, [sp, #0]
 800db1c:	462a      	mov	r2, r5
 800db1e:	4b09      	ldr	r3, [pc, #36]	; (800db44 <_vfiprintf_r+0x258>)
 800db20:	a904      	add	r1, sp, #16
 800db22:	4630      	mov	r0, r6
 800db24:	f7ff fc7a 	bl	800d41c <_printf_i>
 800db28:	e7e4      	b.n	800daf4 <_vfiprintf_r+0x208>
 800db2a:	bf00      	nop
 800db2c:	0800e91c 	.word	0x0800e91c
 800db30:	0800e93c 	.word	0x0800e93c
 800db34:	0800e8fc 	.word	0x0800e8fc
 800db38:	0800e88c 	.word	0x0800e88c
 800db3c:	0800e896 	.word	0x0800e896
 800db40:	00000000 	.word	0x00000000
 800db44:	0800d8c9 	.word	0x0800d8c9
 800db48:	0800e892 	.word	0x0800e892

0800db4c <__swbuf_r>:
 800db4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db4e:	460e      	mov	r6, r1
 800db50:	4614      	mov	r4, r2
 800db52:	4605      	mov	r5, r0
 800db54:	b118      	cbz	r0, 800db5e <__swbuf_r+0x12>
 800db56:	6983      	ldr	r3, [r0, #24]
 800db58:	b90b      	cbnz	r3, 800db5e <__swbuf_r+0x12>
 800db5a:	f000 f9d9 	bl	800df10 <__sinit>
 800db5e:	4b21      	ldr	r3, [pc, #132]	; (800dbe4 <__swbuf_r+0x98>)
 800db60:	429c      	cmp	r4, r3
 800db62:	d12b      	bne.n	800dbbc <__swbuf_r+0x70>
 800db64:	686c      	ldr	r4, [r5, #4]
 800db66:	69a3      	ldr	r3, [r4, #24]
 800db68:	60a3      	str	r3, [r4, #8]
 800db6a:	89a3      	ldrh	r3, [r4, #12]
 800db6c:	071a      	lsls	r2, r3, #28
 800db6e:	d52f      	bpl.n	800dbd0 <__swbuf_r+0x84>
 800db70:	6923      	ldr	r3, [r4, #16]
 800db72:	b36b      	cbz	r3, 800dbd0 <__swbuf_r+0x84>
 800db74:	6923      	ldr	r3, [r4, #16]
 800db76:	6820      	ldr	r0, [r4, #0]
 800db78:	1ac0      	subs	r0, r0, r3
 800db7a:	6963      	ldr	r3, [r4, #20]
 800db7c:	b2f6      	uxtb	r6, r6
 800db7e:	4283      	cmp	r3, r0
 800db80:	4637      	mov	r7, r6
 800db82:	dc04      	bgt.n	800db8e <__swbuf_r+0x42>
 800db84:	4621      	mov	r1, r4
 800db86:	4628      	mov	r0, r5
 800db88:	f000 f92e 	bl	800dde8 <_fflush_r>
 800db8c:	bb30      	cbnz	r0, 800dbdc <__swbuf_r+0x90>
 800db8e:	68a3      	ldr	r3, [r4, #8]
 800db90:	3b01      	subs	r3, #1
 800db92:	60a3      	str	r3, [r4, #8]
 800db94:	6823      	ldr	r3, [r4, #0]
 800db96:	1c5a      	adds	r2, r3, #1
 800db98:	6022      	str	r2, [r4, #0]
 800db9a:	701e      	strb	r6, [r3, #0]
 800db9c:	6963      	ldr	r3, [r4, #20]
 800db9e:	3001      	adds	r0, #1
 800dba0:	4283      	cmp	r3, r0
 800dba2:	d004      	beq.n	800dbae <__swbuf_r+0x62>
 800dba4:	89a3      	ldrh	r3, [r4, #12]
 800dba6:	07db      	lsls	r3, r3, #31
 800dba8:	d506      	bpl.n	800dbb8 <__swbuf_r+0x6c>
 800dbaa:	2e0a      	cmp	r6, #10
 800dbac:	d104      	bne.n	800dbb8 <__swbuf_r+0x6c>
 800dbae:	4621      	mov	r1, r4
 800dbb0:	4628      	mov	r0, r5
 800dbb2:	f000 f919 	bl	800dde8 <_fflush_r>
 800dbb6:	b988      	cbnz	r0, 800dbdc <__swbuf_r+0x90>
 800dbb8:	4638      	mov	r0, r7
 800dbba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbbc:	4b0a      	ldr	r3, [pc, #40]	; (800dbe8 <__swbuf_r+0x9c>)
 800dbbe:	429c      	cmp	r4, r3
 800dbc0:	d101      	bne.n	800dbc6 <__swbuf_r+0x7a>
 800dbc2:	68ac      	ldr	r4, [r5, #8]
 800dbc4:	e7cf      	b.n	800db66 <__swbuf_r+0x1a>
 800dbc6:	4b09      	ldr	r3, [pc, #36]	; (800dbec <__swbuf_r+0xa0>)
 800dbc8:	429c      	cmp	r4, r3
 800dbca:	bf08      	it	eq
 800dbcc:	68ec      	ldreq	r4, [r5, #12]
 800dbce:	e7ca      	b.n	800db66 <__swbuf_r+0x1a>
 800dbd0:	4621      	mov	r1, r4
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	f000 f80c 	bl	800dbf0 <__swsetup_r>
 800dbd8:	2800      	cmp	r0, #0
 800dbda:	d0cb      	beq.n	800db74 <__swbuf_r+0x28>
 800dbdc:	f04f 37ff 	mov.w	r7, #4294967295
 800dbe0:	e7ea      	b.n	800dbb8 <__swbuf_r+0x6c>
 800dbe2:	bf00      	nop
 800dbe4:	0800e91c 	.word	0x0800e91c
 800dbe8:	0800e93c 	.word	0x0800e93c
 800dbec:	0800e8fc 	.word	0x0800e8fc

0800dbf0 <__swsetup_r>:
 800dbf0:	4b32      	ldr	r3, [pc, #200]	; (800dcbc <__swsetup_r+0xcc>)
 800dbf2:	b570      	push	{r4, r5, r6, lr}
 800dbf4:	681d      	ldr	r5, [r3, #0]
 800dbf6:	4606      	mov	r6, r0
 800dbf8:	460c      	mov	r4, r1
 800dbfa:	b125      	cbz	r5, 800dc06 <__swsetup_r+0x16>
 800dbfc:	69ab      	ldr	r3, [r5, #24]
 800dbfe:	b913      	cbnz	r3, 800dc06 <__swsetup_r+0x16>
 800dc00:	4628      	mov	r0, r5
 800dc02:	f000 f985 	bl	800df10 <__sinit>
 800dc06:	4b2e      	ldr	r3, [pc, #184]	; (800dcc0 <__swsetup_r+0xd0>)
 800dc08:	429c      	cmp	r4, r3
 800dc0a:	d10f      	bne.n	800dc2c <__swsetup_r+0x3c>
 800dc0c:	686c      	ldr	r4, [r5, #4]
 800dc0e:	89a3      	ldrh	r3, [r4, #12]
 800dc10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dc14:	0719      	lsls	r1, r3, #28
 800dc16:	d42c      	bmi.n	800dc72 <__swsetup_r+0x82>
 800dc18:	06dd      	lsls	r5, r3, #27
 800dc1a:	d411      	bmi.n	800dc40 <__swsetup_r+0x50>
 800dc1c:	2309      	movs	r3, #9
 800dc1e:	6033      	str	r3, [r6, #0]
 800dc20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dc24:	81a3      	strh	r3, [r4, #12]
 800dc26:	f04f 30ff 	mov.w	r0, #4294967295
 800dc2a:	e03e      	b.n	800dcaa <__swsetup_r+0xba>
 800dc2c:	4b25      	ldr	r3, [pc, #148]	; (800dcc4 <__swsetup_r+0xd4>)
 800dc2e:	429c      	cmp	r4, r3
 800dc30:	d101      	bne.n	800dc36 <__swsetup_r+0x46>
 800dc32:	68ac      	ldr	r4, [r5, #8]
 800dc34:	e7eb      	b.n	800dc0e <__swsetup_r+0x1e>
 800dc36:	4b24      	ldr	r3, [pc, #144]	; (800dcc8 <__swsetup_r+0xd8>)
 800dc38:	429c      	cmp	r4, r3
 800dc3a:	bf08      	it	eq
 800dc3c:	68ec      	ldreq	r4, [r5, #12]
 800dc3e:	e7e6      	b.n	800dc0e <__swsetup_r+0x1e>
 800dc40:	0758      	lsls	r0, r3, #29
 800dc42:	d512      	bpl.n	800dc6a <__swsetup_r+0x7a>
 800dc44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc46:	b141      	cbz	r1, 800dc5a <__swsetup_r+0x6a>
 800dc48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dc4c:	4299      	cmp	r1, r3
 800dc4e:	d002      	beq.n	800dc56 <__swsetup_r+0x66>
 800dc50:	4630      	mov	r0, r6
 800dc52:	f7ff fda7 	bl	800d7a4 <_free_r>
 800dc56:	2300      	movs	r3, #0
 800dc58:	6363      	str	r3, [r4, #52]	; 0x34
 800dc5a:	89a3      	ldrh	r3, [r4, #12]
 800dc5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dc60:	81a3      	strh	r3, [r4, #12]
 800dc62:	2300      	movs	r3, #0
 800dc64:	6063      	str	r3, [r4, #4]
 800dc66:	6923      	ldr	r3, [r4, #16]
 800dc68:	6023      	str	r3, [r4, #0]
 800dc6a:	89a3      	ldrh	r3, [r4, #12]
 800dc6c:	f043 0308 	orr.w	r3, r3, #8
 800dc70:	81a3      	strh	r3, [r4, #12]
 800dc72:	6923      	ldr	r3, [r4, #16]
 800dc74:	b94b      	cbnz	r3, 800dc8a <__swsetup_r+0x9a>
 800dc76:	89a3      	ldrh	r3, [r4, #12]
 800dc78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dc7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dc80:	d003      	beq.n	800dc8a <__swsetup_r+0x9a>
 800dc82:	4621      	mov	r1, r4
 800dc84:	4630      	mov	r0, r6
 800dc86:	f000 fa09 	bl	800e09c <__smakebuf_r>
 800dc8a:	89a0      	ldrh	r0, [r4, #12]
 800dc8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dc90:	f010 0301 	ands.w	r3, r0, #1
 800dc94:	d00a      	beq.n	800dcac <__swsetup_r+0xbc>
 800dc96:	2300      	movs	r3, #0
 800dc98:	60a3      	str	r3, [r4, #8]
 800dc9a:	6963      	ldr	r3, [r4, #20]
 800dc9c:	425b      	negs	r3, r3
 800dc9e:	61a3      	str	r3, [r4, #24]
 800dca0:	6923      	ldr	r3, [r4, #16]
 800dca2:	b943      	cbnz	r3, 800dcb6 <__swsetup_r+0xc6>
 800dca4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dca8:	d1ba      	bne.n	800dc20 <__swsetup_r+0x30>
 800dcaa:	bd70      	pop	{r4, r5, r6, pc}
 800dcac:	0781      	lsls	r1, r0, #30
 800dcae:	bf58      	it	pl
 800dcb0:	6963      	ldrpl	r3, [r4, #20]
 800dcb2:	60a3      	str	r3, [r4, #8]
 800dcb4:	e7f4      	b.n	800dca0 <__swsetup_r+0xb0>
 800dcb6:	2000      	movs	r0, #0
 800dcb8:	e7f7      	b.n	800dcaa <__swsetup_r+0xba>
 800dcba:	bf00      	nop
 800dcbc:	20000194 	.word	0x20000194
 800dcc0:	0800e91c 	.word	0x0800e91c
 800dcc4:	0800e93c 	.word	0x0800e93c
 800dcc8:	0800e8fc 	.word	0x0800e8fc

0800dccc <abort>:
 800dccc:	b508      	push	{r3, lr}
 800dcce:	2006      	movs	r0, #6
 800dcd0:	f000 fa54 	bl	800e17c <raise>
 800dcd4:	2001      	movs	r0, #1
 800dcd6:	f7f3 fb13 	bl	8001300 <_exit>
	...

0800dcdc <__sflush_r>:
 800dcdc:	898a      	ldrh	r2, [r1, #12]
 800dcde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dce2:	4605      	mov	r5, r0
 800dce4:	0710      	lsls	r0, r2, #28
 800dce6:	460c      	mov	r4, r1
 800dce8:	d458      	bmi.n	800dd9c <__sflush_r+0xc0>
 800dcea:	684b      	ldr	r3, [r1, #4]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	dc05      	bgt.n	800dcfc <__sflush_r+0x20>
 800dcf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	dc02      	bgt.n	800dcfc <__sflush_r+0x20>
 800dcf6:	2000      	movs	r0, #0
 800dcf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dcfe:	2e00      	cmp	r6, #0
 800dd00:	d0f9      	beq.n	800dcf6 <__sflush_r+0x1a>
 800dd02:	2300      	movs	r3, #0
 800dd04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dd08:	682f      	ldr	r7, [r5, #0]
 800dd0a:	602b      	str	r3, [r5, #0]
 800dd0c:	d032      	beq.n	800dd74 <__sflush_r+0x98>
 800dd0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dd10:	89a3      	ldrh	r3, [r4, #12]
 800dd12:	075a      	lsls	r2, r3, #29
 800dd14:	d505      	bpl.n	800dd22 <__sflush_r+0x46>
 800dd16:	6863      	ldr	r3, [r4, #4]
 800dd18:	1ac0      	subs	r0, r0, r3
 800dd1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dd1c:	b10b      	cbz	r3, 800dd22 <__sflush_r+0x46>
 800dd1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dd20:	1ac0      	subs	r0, r0, r3
 800dd22:	2300      	movs	r3, #0
 800dd24:	4602      	mov	r2, r0
 800dd26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dd28:	6a21      	ldr	r1, [r4, #32]
 800dd2a:	4628      	mov	r0, r5
 800dd2c:	47b0      	blx	r6
 800dd2e:	1c43      	adds	r3, r0, #1
 800dd30:	89a3      	ldrh	r3, [r4, #12]
 800dd32:	d106      	bne.n	800dd42 <__sflush_r+0x66>
 800dd34:	6829      	ldr	r1, [r5, #0]
 800dd36:	291d      	cmp	r1, #29
 800dd38:	d82c      	bhi.n	800dd94 <__sflush_r+0xb8>
 800dd3a:	4a2a      	ldr	r2, [pc, #168]	; (800dde4 <__sflush_r+0x108>)
 800dd3c:	40ca      	lsrs	r2, r1
 800dd3e:	07d6      	lsls	r6, r2, #31
 800dd40:	d528      	bpl.n	800dd94 <__sflush_r+0xb8>
 800dd42:	2200      	movs	r2, #0
 800dd44:	6062      	str	r2, [r4, #4]
 800dd46:	04d9      	lsls	r1, r3, #19
 800dd48:	6922      	ldr	r2, [r4, #16]
 800dd4a:	6022      	str	r2, [r4, #0]
 800dd4c:	d504      	bpl.n	800dd58 <__sflush_r+0x7c>
 800dd4e:	1c42      	adds	r2, r0, #1
 800dd50:	d101      	bne.n	800dd56 <__sflush_r+0x7a>
 800dd52:	682b      	ldr	r3, [r5, #0]
 800dd54:	b903      	cbnz	r3, 800dd58 <__sflush_r+0x7c>
 800dd56:	6560      	str	r0, [r4, #84]	; 0x54
 800dd58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd5a:	602f      	str	r7, [r5, #0]
 800dd5c:	2900      	cmp	r1, #0
 800dd5e:	d0ca      	beq.n	800dcf6 <__sflush_r+0x1a>
 800dd60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd64:	4299      	cmp	r1, r3
 800dd66:	d002      	beq.n	800dd6e <__sflush_r+0x92>
 800dd68:	4628      	mov	r0, r5
 800dd6a:	f7ff fd1b 	bl	800d7a4 <_free_r>
 800dd6e:	2000      	movs	r0, #0
 800dd70:	6360      	str	r0, [r4, #52]	; 0x34
 800dd72:	e7c1      	b.n	800dcf8 <__sflush_r+0x1c>
 800dd74:	6a21      	ldr	r1, [r4, #32]
 800dd76:	2301      	movs	r3, #1
 800dd78:	4628      	mov	r0, r5
 800dd7a:	47b0      	blx	r6
 800dd7c:	1c41      	adds	r1, r0, #1
 800dd7e:	d1c7      	bne.n	800dd10 <__sflush_r+0x34>
 800dd80:	682b      	ldr	r3, [r5, #0]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d0c4      	beq.n	800dd10 <__sflush_r+0x34>
 800dd86:	2b1d      	cmp	r3, #29
 800dd88:	d001      	beq.n	800dd8e <__sflush_r+0xb2>
 800dd8a:	2b16      	cmp	r3, #22
 800dd8c:	d101      	bne.n	800dd92 <__sflush_r+0xb6>
 800dd8e:	602f      	str	r7, [r5, #0]
 800dd90:	e7b1      	b.n	800dcf6 <__sflush_r+0x1a>
 800dd92:	89a3      	ldrh	r3, [r4, #12]
 800dd94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd98:	81a3      	strh	r3, [r4, #12]
 800dd9a:	e7ad      	b.n	800dcf8 <__sflush_r+0x1c>
 800dd9c:	690f      	ldr	r7, [r1, #16]
 800dd9e:	2f00      	cmp	r7, #0
 800dda0:	d0a9      	beq.n	800dcf6 <__sflush_r+0x1a>
 800dda2:	0793      	lsls	r3, r2, #30
 800dda4:	680e      	ldr	r6, [r1, #0]
 800dda6:	bf08      	it	eq
 800dda8:	694b      	ldreq	r3, [r1, #20]
 800ddaa:	600f      	str	r7, [r1, #0]
 800ddac:	bf18      	it	ne
 800ddae:	2300      	movne	r3, #0
 800ddb0:	eba6 0807 	sub.w	r8, r6, r7
 800ddb4:	608b      	str	r3, [r1, #8]
 800ddb6:	f1b8 0f00 	cmp.w	r8, #0
 800ddba:	dd9c      	ble.n	800dcf6 <__sflush_r+0x1a>
 800ddbc:	6a21      	ldr	r1, [r4, #32]
 800ddbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ddc0:	4643      	mov	r3, r8
 800ddc2:	463a      	mov	r2, r7
 800ddc4:	4628      	mov	r0, r5
 800ddc6:	47b0      	blx	r6
 800ddc8:	2800      	cmp	r0, #0
 800ddca:	dc06      	bgt.n	800ddda <__sflush_r+0xfe>
 800ddcc:	89a3      	ldrh	r3, [r4, #12]
 800ddce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddd2:	81a3      	strh	r3, [r4, #12]
 800ddd4:	f04f 30ff 	mov.w	r0, #4294967295
 800ddd8:	e78e      	b.n	800dcf8 <__sflush_r+0x1c>
 800ddda:	4407      	add	r7, r0
 800dddc:	eba8 0800 	sub.w	r8, r8, r0
 800dde0:	e7e9      	b.n	800ddb6 <__sflush_r+0xda>
 800dde2:	bf00      	nop
 800dde4:	20400001 	.word	0x20400001

0800dde8 <_fflush_r>:
 800dde8:	b538      	push	{r3, r4, r5, lr}
 800ddea:	690b      	ldr	r3, [r1, #16]
 800ddec:	4605      	mov	r5, r0
 800ddee:	460c      	mov	r4, r1
 800ddf0:	b913      	cbnz	r3, 800ddf8 <_fflush_r+0x10>
 800ddf2:	2500      	movs	r5, #0
 800ddf4:	4628      	mov	r0, r5
 800ddf6:	bd38      	pop	{r3, r4, r5, pc}
 800ddf8:	b118      	cbz	r0, 800de02 <_fflush_r+0x1a>
 800ddfa:	6983      	ldr	r3, [r0, #24]
 800ddfc:	b90b      	cbnz	r3, 800de02 <_fflush_r+0x1a>
 800ddfe:	f000 f887 	bl	800df10 <__sinit>
 800de02:	4b14      	ldr	r3, [pc, #80]	; (800de54 <_fflush_r+0x6c>)
 800de04:	429c      	cmp	r4, r3
 800de06:	d11b      	bne.n	800de40 <_fflush_r+0x58>
 800de08:	686c      	ldr	r4, [r5, #4]
 800de0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d0ef      	beq.n	800ddf2 <_fflush_r+0xa>
 800de12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800de14:	07d0      	lsls	r0, r2, #31
 800de16:	d404      	bmi.n	800de22 <_fflush_r+0x3a>
 800de18:	0599      	lsls	r1, r3, #22
 800de1a:	d402      	bmi.n	800de22 <_fflush_r+0x3a>
 800de1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de1e:	f000 f915 	bl	800e04c <__retarget_lock_acquire_recursive>
 800de22:	4628      	mov	r0, r5
 800de24:	4621      	mov	r1, r4
 800de26:	f7ff ff59 	bl	800dcdc <__sflush_r>
 800de2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800de2c:	07da      	lsls	r2, r3, #31
 800de2e:	4605      	mov	r5, r0
 800de30:	d4e0      	bmi.n	800ddf4 <_fflush_r+0xc>
 800de32:	89a3      	ldrh	r3, [r4, #12]
 800de34:	059b      	lsls	r3, r3, #22
 800de36:	d4dd      	bmi.n	800ddf4 <_fflush_r+0xc>
 800de38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de3a:	f000 f908 	bl	800e04e <__retarget_lock_release_recursive>
 800de3e:	e7d9      	b.n	800ddf4 <_fflush_r+0xc>
 800de40:	4b05      	ldr	r3, [pc, #20]	; (800de58 <_fflush_r+0x70>)
 800de42:	429c      	cmp	r4, r3
 800de44:	d101      	bne.n	800de4a <_fflush_r+0x62>
 800de46:	68ac      	ldr	r4, [r5, #8]
 800de48:	e7df      	b.n	800de0a <_fflush_r+0x22>
 800de4a:	4b04      	ldr	r3, [pc, #16]	; (800de5c <_fflush_r+0x74>)
 800de4c:	429c      	cmp	r4, r3
 800de4e:	bf08      	it	eq
 800de50:	68ec      	ldreq	r4, [r5, #12]
 800de52:	e7da      	b.n	800de0a <_fflush_r+0x22>
 800de54:	0800e91c 	.word	0x0800e91c
 800de58:	0800e93c 	.word	0x0800e93c
 800de5c:	0800e8fc 	.word	0x0800e8fc

0800de60 <std>:
 800de60:	2300      	movs	r3, #0
 800de62:	b510      	push	{r4, lr}
 800de64:	4604      	mov	r4, r0
 800de66:	e9c0 3300 	strd	r3, r3, [r0]
 800de6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800de6e:	6083      	str	r3, [r0, #8]
 800de70:	8181      	strh	r1, [r0, #12]
 800de72:	6643      	str	r3, [r0, #100]	; 0x64
 800de74:	81c2      	strh	r2, [r0, #14]
 800de76:	6183      	str	r3, [r0, #24]
 800de78:	4619      	mov	r1, r3
 800de7a:	2208      	movs	r2, #8
 800de7c:	305c      	adds	r0, #92	; 0x5c
 800de7e:	f7fd f897 	bl	800afb0 <memset>
 800de82:	4b05      	ldr	r3, [pc, #20]	; (800de98 <std+0x38>)
 800de84:	6263      	str	r3, [r4, #36]	; 0x24
 800de86:	4b05      	ldr	r3, [pc, #20]	; (800de9c <std+0x3c>)
 800de88:	62a3      	str	r3, [r4, #40]	; 0x28
 800de8a:	4b05      	ldr	r3, [pc, #20]	; (800dea0 <std+0x40>)
 800de8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800de8e:	4b05      	ldr	r3, [pc, #20]	; (800dea4 <std+0x44>)
 800de90:	6224      	str	r4, [r4, #32]
 800de92:	6323      	str	r3, [r4, #48]	; 0x30
 800de94:	bd10      	pop	{r4, pc}
 800de96:	bf00      	nop
 800de98:	0800e1b5 	.word	0x0800e1b5
 800de9c:	0800e1d7 	.word	0x0800e1d7
 800dea0:	0800e20f 	.word	0x0800e20f
 800dea4:	0800e233 	.word	0x0800e233

0800dea8 <_cleanup_r>:
 800dea8:	4901      	ldr	r1, [pc, #4]	; (800deb0 <_cleanup_r+0x8>)
 800deaa:	f000 b8af 	b.w	800e00c <_fwalk_reent>
 800deae:	bf00      	nop
 800deb0:	0800dde9 	.word	0x0800dde9

0800deb4 <__sfmoreglue>:
 800deb4:	b570      	push	{r4, r5, r6, lr}
 800deb6:	2268      	movs	r2, #104	; 0x68
 800deb8:	1e4d      	subs	r5, r1, #1
 800deba:	4355      	muls	r5, r2
 800debc:	460e      	mov	r6, r1
 800debe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800dec2:	f7ff f86d 	bl	800cfa0 <_malloc_r>
 800dec6:	4604      	mov	r4, r0
 800dec8:	b140      	cbz	r0, 800dedc <__sfmoreglue+0x28>
 800deca:	2100      	movs	r1, #0
 800decc:	e9c0 1600 	strd	r1, r6, [r0]
 800ded0:	300c      	adds	r0, #12
 800ded2:	60a0      	str	r0, [r4, #8]
 800ded4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ded8:	f7fd f86a 	bl	800afb0 <memset>
 800dedc:	4620      	mov	r0, r4
 800dede:	bd70      	pop	{r4, r5, r6, pc}

0800dee0 <__sfp_lock_acquire>:
 800dee0:	4801      	ldr	r0, [pc, #4]	; (800dee8 <__sfp_lock_acquire+0x8>)
 800dee2:	f000 b8b3 	b.w	800e04c <__retarget_lock_acquire_recursive>
 800dee6:	bf00      	nop
 800dee8:	20001e39 	.word	0x20001e39

0800deec <__sfp_lock_release>:
 800deec:	4801      	ldr	r0, [pc, #4]	; (800def4 <__sfp_lock_release+0x8>)
 800deee:	f000 b8ae 	b.w	800e04e <__retarget_lock_release_recursive>
 800def2:	bf00      	nop
 800def4:	20001e39 	.word	0x20001e39

0800def8 <__sinit_lock_acquire>:
 800def8:	4801      	ldr	r0, [pc, #4]	; (800df00 <__sinit_lock_acquire+0x8>)
 800defa:	f000 b8a7 	b.w	800e04c <__retarget_lock_acquire_recursive>
 800defe:	bf00      	nop
 800df00:	20001e3a 	.word	0x20001e3a

0800df04 <__sinit_lock_release>:
 800df04:	4801      	ldr	r0, [pc, #4]	; (800df0c <__sinit_lock_release+0x8>)
 800df06:	f000 b8a2 	b.w	800e04e <__retarget_lock_release_recursive>
 800df0a:	bf00      	nop
 800df0c:	20001e3a 	.word	0x20001e3a

0800df10 <__sinit>:
 800df10:	b510      	push	{r4, lr}
 800df12:	4604      	mov	r4, r0
 800df14:	f7ff fff0 	bl	800def8 <__sinit_lock_acquire>
 800df18:	69a3      	ldr	r3, [r4, #24]
 800df1a:	b11b      	cbz	r3, 800df24 <__sinit+0x14>
 800df1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df20:	f7ff bff0 	b.w	800df04 <__sinit_lock_release>
 800df24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800df28:	6523      	str	r3, [r4, #80]	; 0x50
 800df2a:	4b13      	ldr	r3, [pc, #76]	; (800df78 <__sinit+0x68>)
 800df2c:	4a13      	ldr	r2, [pc, #76]	; (800df7c <__sinit+0x6c>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	62a2      	str	r2, [r4, #40]	; 0x28
 800df32:	42a3      	cmp	r3, r4
 800df34:	bf04      	itt	eq
 800df36:	2301      	moveq	r3, #1
 800df38:	61a3      	streq	r3, [r4, #24]
 800df3a:	4620      	mov	r0, r4
 800df3c:	f000 f820 	bl	800df80 <__sfp>
 800df40:	6060      	str	r0, [r4, #4]
 800df42:	4620      	mov	r0, r4
 800df44:	f000 f81c 	bl	800df80 <__sfp>
 800df48:	60a0      	str	r0, [r4, #8]
 800df4a:	4620      	mov	r0, r4
 800df4c:	f000 f818 	bl	800df80 <__sfp>
 800df50:	2200      	movs	r2, #0
 800df52:	60e0      	str	r0, [r4, #12]
 800df54:	2104      	movs	r1, #4
 800df56:	6860      	ldr	r0, [r4, #4]
 800df58:	f7ff ff82 	bl	800de60 <std>
 800df5c:	68a0      	ldr	r0, [r4, #8]
 800df5e:	2201      	movs	r2, #1
 800df60:	2109      	movs	r1, #9
 800df62:	f7ff ff7d 	bl	800de60 <std>
 800df66:	68e0      	ldr	r0, [r4, #12]
 800df68:	2202      	movs	r2, #2
 800df6a:	2112      	movs	r1, #18
 800df6c:	f7ff ff78 	bl	800de60 <std>
 800df70:	2301      	movs	r3, #1
 800df72:	61a3      	str	r3, [r4, #24]
 800df74:	e7d2      	b.n	800df1c <__sinit+0xc>
 800df76:	bf00      	nop
 800df78:	0800e52c 	.word	0x0800e52c
 800df7c:	0800dea9 	.word	0x0800dea9

0800df80 <__sfp>:
 800df80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df82:	4607      	mov	r7, r0
 800df84:	f7ff ffac 	bl	800dee0 <__sfp_lock_acquire>
 800df88:	4b1e      	ldr	r3, [pc, #120]	; (800e004 <__sfp+0x84>)
 800df8a:	681e      	ldr	r6, [r3, #0]
 800df8c:	69b3      	ldr	r3, [r6, #24]
 800df8e:	b913      	cbnz	r3, 800df96 <__sfp+0x16>
 800df90:	4630      	mov	r0, r6
 800df92:	f7ff ffbd 	bl	800df10 <__sinit>
 800df96:	3648      	adds	r6, #72	; 0x48
 800df98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800df9c:	3b01      	subs	r3, #1
 800df9e:	d503      	bpl.n	800dfa8 <__sfp+0x28>
 800dfa0:	6833      	ldr	r3, [r6, #0]
 800dfa2:	b30b      	cbz	r3, 800dfe8 <__sfp+0x68>
 800dfa4:	6836      	ldr	r6, [r6, #0]
 800dfa6:	e7f7      	b.n	800df98 <__sfp+0x18>
 800dfa8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dfac:	b9d5      	cbnz	r5, 800dfe4 <__sfp+0x64>
 800dfae:	4b16      	ldr	r3, [pc, #88]	; (800e008 <__sfp+0x88>)
 800dfb0:	60e3      	str	r3, [r4, #12]
 800dfb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dfb6:	6665      	str	r5, [r4, #100]	; 0x64
 800dfb8:	f000 f847 	bl	800e04a <__retarget_lock_init_recursive>
 800dfbc:	f7ff ff96 	bl	800deec <__sfp_lock_release>
 800dfc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dfc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dfc8:	6025      	str	r5, [r4, #0]
 800dfca:	61a5      	str	r5, [r4, #24]
 800dfcc:	2208      	movs	r2, #8
 800dfce:	4629      	mov	r1, r5
 800dfd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dfd4:	f7fc ffec 	bl	800afb0 <memset>
 800dfd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dfdc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dfe0:	4620      	mov	r0, r4
 800dfe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dfe4:	3468      	adds	r4, #104	; 0x68
 800dfe6:	e7d9      	b.n	800df9c <__sfp+0x1c>
 800dfe8:	2104      	movs	r1, #4
 800dfea:	4638      	mov	r0, r7
 800dfec:	f7ff ff62 	bl	800deb4 <__sfmoreglue>
 800dff0:	4604      	mov	r4, r0
 800dff2:	6030      	str	r0, [r6, #0]
 800dff4:	2800      	cmp	r0, #0
 800dff6:	d1d5      	bne.n	800dfa4 <__sfp+0x24>
 800dff8:	f7ff ff78 	bl	800deec <__sfp_lock_release>
 800dffc:	230c      	movs	r3, #12
 800dffe:	603b      	str	r3, [r7, #0]
 800e000:	e7ee      	b.n	800dfe0 <__sfp+0x60>
 800e002:	bf00      	nop
 800e004:	0800e52c 	.word	0x0800e52c
 800e008:	ffff0001 	.word	0xffff0001

0800e00c <_fwalk_reent>:
 800e00c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e010:	4606      	mov	r6, r0
 800e012:	4688      	mov	r8, r1
 800e014:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e018:	2700      	movs	r7, #0
 800e01a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e01e:	f1b9 0901 	subs.w	r9, r9, #1
 800e022:	d505      	bpl.n	800e030 <_fwalk_reent+0x24>
 800e024:	6824      	ldr	r4, [r4, #0]
 800e026:	2c00      	cmp	r4, #0
 800e028:	d1f7      	bne.n	800e01a <_fwalk_reent+0xe>
 800e02a:	4638      	mov	r0, r7
 800e02c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e030:	89ab      	ldrh	r3, [r5, #12]
 800e032:	2b01      	cmp	r3, #1
 800e034:	d907      	bls.n	800e046 <_fwalk_reent+0x3a>
 800e036:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e03a:	3301      	adds	r3, #1
 800e03c:	d003      	beq.n	800e046 <_fwalk_reent+0x3a>
 800e03e:	4629      	mov	r1, r5
 800e040:	4630      	mov	r0, r6
 800e042:	47c0      	blx	r8
 800e044:	4307      	orrs	r7, r0
 800e046:	3568      	adds	r5, #104	; 0x68
 800e048:	e7e9      	b.n	800e01e <_fwalk_reent+0x12>

0800e04a <__retarget_lock_init_recursive>:
 800e04a:	4770      	bx	lr

0800e04c <__retarget_lock_acquire_recursive>:
 800e04c:	4770      	bx	lr

0800e04e <__retarget_lock_release_recursive>:
 800e04e:	4770      	bx	lr

0800e050 <__swhatbuf_r>:
 800e050:	b570      	push	{r4, r5, r6, lr}
 800e052:	460e      	mov	r6, r1
 800e054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e058:	2900      	cmp	r1, #0
 800e05a:	b096      	sub	sp, #88	; 0x58
 800e05c:	4614      	mov	r4, r2
 800e05e:	461d      	mov	r5, r3
 800e060:	da08      	bge.n	800e074 <__swhatbuf_r+0x24>
 800e062:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e066:	2200      	movs	r2, #0
 800e068:	602a      	str	r2, [r5, #0]
 800e06a:	061a      	lsls	r2, r3, #24
 800e06c:	d410      	bmi.n	800e090 <__swhatbuf_r+0x40>
 800e06e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e072:	e00e      	b.n	800e092 <__swhatbuf_r+0x42>
 800e074:	466a      	mov	r2, sp
 800e076:	f000 f903 	bl	800e280 <_fstat_r>
 800e07a:	2800      	cmp	r0, #0
 800e07c:	dbf1      	blt.n	800e062 <__swhatbuf_r+0x12>
 800e07e:	9a01      	ldr	r2, [sp, #4]
 800e080:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e084:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e088:	425a      	negs	r2, r3
 800e08a:	415a      	adcs	r2, r3
 800e08c:	602a      	str	r2, [r5, #0]
 800e08e:	e7ee      	b.n	800e06e <__swhatbuf_r+0x1e>
 800e090:	2340      	movs	r3, #64	; 0x40
 800e092:	2000      	movs	r0, #0
 800e094:	6023      	str	r3, [r4, #0]
 800e096:	b016      	add	sp, #88	; 0x58
 800e098:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e09c <__smakebuf_r>:
 800e09c:	898b      	ldrh	r3, [r1, #12]
 800e09e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e0a0:	079d      	lsls	r5, r3, #30
 800e0a2:	4606      	mov	r6, r0
 800e0a4:	460c      	mov	r4, r1
 800e0a6:	d507      	bpl.n	800e0b8 <__smakebuf_r+0x1c>
 800e0a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e0ac:	6023      	str	r3, [r4, #0]
 800e0ae:	6123      	str	r3, [r4, #16]
 800e0b0:	2301      	movs	r3, #1
 800e0b2:	6163      	str	r3, [r4, #20]
 800e0b4:	b002      	add	sp, #8
 800e0b6:	bd70      	pop	{r4, r5, r6, pc}
 800e0b8:	ab01      	add	r3, sp, #4
 800e0ba:	466a      	mov	r2, sp
 800e0bc:	f7ff ffc8 	bl	800e050 <__swhatbuf_r>
 800e0c0:	9900      	ldr	r1, [sp, #0]
 800e0c2:	4605      	mov	r5, r0
 800e0c4:	4630      	mov	r0, r6
 800e0c6:	f7fe ff6b 	bl	800cfa0 <_malloc_r>
 800e0ca:	b948      	cbnz	r0, 800e0e0 <__smakebuf_r+0x44>
 800e0cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0d0:	059a      	lsls	r2, r3, #22
 800e0d2:	d4ef      	bmi.n	800e0b4 <__smakebuf_r+0x18>
 800e0d4:	f023 0303 	bic.w	r3, r3, #3
 800e0d8:	f043 0302 	orr.w	r3, r3, #2
 800e0dc:	81a3      	strh	r3, [r4, #12]
 800e0de:	e7e3      	b.n	800e0a8 <__smakebuf_r+0xc>
 800e0e0:	4b0d      	ldr	r3, [pc, #52]	; (800e118 <__smakebuf_r+0x7c>)
 800e0e2:	62b3      	str	r3, [r6, #40]	; 0x28
 800e0e4:	89a3      	ldrh	r3, [r4, #12]
 800e0e6:	6020      	str	r0, [r4, #0]
 800e0e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0ec:	81a3      	strh	r3, [r4, #12]
 800e0ee:	9b00      	ldr	r3, [sp, #0]
 800e0f0:	6163      	str	r3, [r4, #20]
 800e0f2:	9b01      	ldr	r3, [sp, #4]
 800e0f4:	6120      	str	r0, [r4, #16]
 800e0f6:	b15b      	cbz	r3, 800e110 <__smakebuf_r+0x74>
 800e0f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0fc:	4630      	mov	r0, r6
 800e0fe:	f000 f8d1 	bl	800e2a4 <_isatty_r>
 800e102:	b128      	cbz	r0, 800e110 <__smakebuf_r+0x74>
 800e104:	89a3      	ldrh	r3, [r4, #12]
 800e106:	f023 0303 	bic.w	r3, r3, #3
 800e10a:	f043 0301 	orr.w	r3, r3, #1
 800e10e:	81a3      	strh	r3, [r4, #12]
 800e110:	89a0      	ldrh	r0, [r4, #12]
 800e112:	4305      	orrs	r5, r0
 800e114:	81a5      	strh	r5, [r4, #12]
 800e116:	e7cd      	b.n	800e0b4 <__smakebuf_r+0x18>
 800e118:	0800dea9 	.word	0x0800dea9

0800e11c <_malloc_usable_size_r>:
 800e11c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e120:	1f18      	subs	r0, r3, #4
 800e122:	2b00      	cmp	r3, #0
 800e124:	bfbc      	itt	lt
 800e126:	580b      	ldrlt	r3, [r1, r0]
 800e128:	18c0      	addlt	r0, r0, r3
 800e12a:	4770      	bx	lr

0800e12c <_raise_r>:
 800e12c:	291f      	cmp	r1, #31
 800e12e:	b538      	push	{r3, r4, r5, lr}
 800e130:	4604      	mov	r4, r0
 800e132:	460d      	mov	r5, r1
 800e134:	d904      	bls.n	800e140 <_raise_r+0x14>
 800e136:	2316      	movs	r3, #22
 800e138:	6003      	str	r3, [r0, #0]
 800e13a:	f04f 30ff 	mov.w	r0, #4294967295
 800e13e:	bd38      	pop	{r3, r4, r5, pc}
 800e140:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e142:	b112      	cbz	r2, 800e14a <_raise_r+0x1e>
 800e144:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e148:	b94b      	cbnz	r3, 800e15e <_raise_r+0x32>
 800e14a:	4620      	mov	r0, r4
 800e14c:	f000 f830 	bl	800e1b0 <_getpid_r>
 800e150:	462a      	mov	r2, r5
 800e152:	4601      	mov	r1, r0
 800e154:	4620      	mov	r0, r4
 800e156:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e15a:	f000 b817 	b.w	800e18c <_kill_r>
 800e15e:	2b01      	cmp	r3, #1
 800e160:	d00a      	beq.n	800e178 <_raise_r+0x4c>
 800e162:	1c59      	adds	r1, r3, #1
 800e164:	d103      	bne.n	800e16e <_raise_r+0x42>
 800e166:	2316      	movs	r3, #22
 800e168:	6003      	str	r3, [r0, #0]
 800e16a:	2001      	movs	r0, #1
 800e16c:	e7e7      	b.n	800e13e <_raise_r+0x12>
 800e16e:	2400      	movs	r4, #0
 800e170:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e174:	4628      	mov	r0, r5
 800e176:	4798      	blx	r3
 800e178:	2000      	movs	r0, #0
 800e17a:	e7e0      	b.n	800e13e <_raise_r+0x12>

0800e17c <raise>:
 800e17c:	4b02      	ldr	r3, [pc, #8]	; (800e188 <raise+0xc>)
 800e17e:	4601      	mov	r1, r0
 800e180:	6818      	ldr	r0, [r3, #0]
 800e182:	f7ff bfd3 	b.w	800e12c <_raise_r>
 800e186:	bf00      	nop
 800e188:	20000194 	.word	0x20000194

0800e18c <_kill_r>:
 800e18c:	b538      	push	{r3, r4, r5, lr}
 800e18e:	4d07      	ldr	r5, [pc, #28]	; (800e1ac <_kill_r+0x20>)
 800e190:	2300      	movs	r3, #0
 800e192:	4604      	mov	r4, r0
 800e194:	4608      	mov	r0, r1
 800e196:	4611      	mov	r1, r2
 800e198:	602b      	str	r3, [r5, #0]
 800e19a:	f7f3 f8a1 	bl	80012e0 <_kill>
 800e19e:	1c43      	adds	r3, r0, #1
 800e1a0:	d102      	bne.n	800e1a8 <_kill_r+0x1c>
 800e1a2:	682b      	ldr	r3, [r5, #0]
 800e1a4:	b103      	cbz	r3, 800e1a8 <_kill_r+0x1c>
 800e1a6:	6023      	str	r3, [r4, #0]
 800e1a8:	bd38      	pop	{r3, r4, r5, pc}
 800e1aa:	bf00      	nop
 800e1ac:	20001e34 	.word	0x20001e34

0800e1b0 <_getpid_r>:
 800e1b0:	f7f3 b88e 	b.w	80012d0 <_getpid>

0800e1b4 <__sread>:
 800e1b4:	b510      	push	{r4, lr}
 800e1b6:	460c      	mov	r4, r1
 800e1b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1bc:	f000 f894 	bl	800e2e8 <_read_r>
 800e1c0:	2800      	cmp	r0, #0
 800e1c2:	bfab      	itete	ge
 800e1c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e1c6:	89a3      	ldrhlt	r3, [r4, #12]
 800e1c8:	181b      	addge	r3, r3, r0
 800e1ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e1ce:	bfac      	ite	ge
 800e1d0:	6563      	strge	r3, [r4, #84]	; 0x54
 800e1d2:	81a3      	strhlt	r3, [r4, #12]
 800e1d4:	bd10      	pop	{r4, pc}

0800e1d6 <__swrite>:
 800e1d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1da:	461f      	mov	r7, r3
 800e1dc:	898b      	ldrh	r3, [r1, #12]
 800e1de:	05db      	lsls	r3, r3, #23
 800e1e0:	4605      	mov	r5, r0
 800e1e2:	460c      	mov	r4, r1
 800e1e4:	4616      	mov	r6, r2
 800e1e6:	d505      	bpl.n	800e1f4 <__swrite+0x1e>
 800e1e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1ec:	2302      	movs	r3, #2
 800e1ee:	2200      	movs	r2, #0
 800e1f0:	f000 f868 	bl	800e2c4 <_lseek_r>
 800e1f4:	89a3      	ldrh	r3, [r4, #12]
 800e1f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e1fe:	81a3      	strh	r3, [r4, #12]
 800e200:	4632      	mov	r2, r6
 800e202:	463b      	mov	r3, r7
 800e204:	4628      	mov	r0, r5
 800e206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e20a:	f000 b817 	b.w	800e23c <_write_r>

0800e20e <__sseek>:
 800e20e:	b510      	push	{r4, lr}
 800e210:	460c      	mov	r4, r1
 800e212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e216:	f000 f855 	bl	800e2c4 <_lseek_r>
 800e21a:	1c43      	adds	r3, r0, #1
 800e21c:	89a3      	ldrh	r3, [r4, #12]
 800e21e:	bf15      	itete	ne
 800e220:	6560      	strne	r0, [r4, #84]	; 0x54
 800e222:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e226:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e22a:	81a3      	strheq	r3, [r4, #12]
 800e22c:	bf18      	it	ne
 800e22e:	81a3      	strhne	r3, [r4, #12]
 800e230:	bd10      	pop	{r4, pc}

0800e232 <__sclose>:
 800e232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e236:	f000 b813 	b.w	800e260 <_close_r>
	...

0800e23c <_write_r>:
 800e23c:	b538      	push	{r3, r4, r5, lr}
 800e23e:	4d07      	ldr	r5, [pc, #28]	; (800e25c <_write_r+0x20>)
 800e240:	4604      	mov	r4, r0
 800e242:	4608      	mov	r0, r1
 800e244:	4611      	mov	r1, r2
 800e246:	2200      	movs	r2, #0
 800e248:	602a      	str	r2, [r5, #0]
 800e24a:	461a      	mov	r2, r3
 800e24c:	f7f3 f87f 	bl	800134e <_write>
 800e250:	1c43      	adds	r3, r0, #1
 800e252:	d102      	bne.n	800e25a <_write_r+0x1e>
 800e254:	682b      	ldr	r3, [r5, #0]
 800e256:	b103      	cbz	r3, 800e25a <_write_r+0x1e>
 800e258:	6023      	str	r3, [r4, #0]
 800e25a:	bd38      	pop	{r3, r4, r5, pc}
 800e25c:	20001e34 	.word	0x20001e34

0800e260 <_close_r>:
 800e260:	b538      	push	{r3, r4, r5, lr}
 800e262:	4d06      	ldr	r5, [pc, #24]	; (800e27c <_close_r+0x1c>)
 800e264:	2300      	movs	r3, #0
 800e266:	4604      	mov	r4, r0
 800e268:	4608      	mov	r0, r1
 800e26a:	602b      	str	r3, [r5, #0]
 800e26c:	f7f3 f88b 	bl	8001386 <_close>
 800e270:	1c43      	adds	r3, r0, #1
 800e272:	d102      	bne.n	800e27a <_close_r+0x1a>
 800e274:	682b      	ldr	r3, [r5, #0]
 800e276:	b103      	cbz	r3, 800e27a <_close_r+0x1a>
 800e278:	6023      	str	r3, [r4, #0]
 800e27a:	bd38      	pop	{r3, r4, r5, pc}
 800e27c:	20001e34 	.word	0x20001e34

0800e280 <_fstat_r>:
 800e280:	b538      	push	{r3, r4, r5, lr}
 800e282:	4d07      	ldr	r5, [pc, #28]	; (800e2a0 <_fstat_r+0x20>)
 800e284:	2300      	movs	r3, #0
 800e286:	4604      	mov	r4, r0
 800e288:	4608      	mov	r0, r1
 800e28a:	4611      	mov	r1, r2
 800e28c:	602b      	str	r3, [r5, #0]
 800e28e:	f7f3 f886 	bl	800139e <_fstat>
 800e292:	1c43      	adds	r3, r0, #1
 800e294:	d102      	bne.n	800e29c <_fstat_r+0x1c>
 800e296:	682b      	ldr	r3, [r5, #0]
 800e298:	b103      	cbz	r3, 800e29c <_fstat_r+0x1c>
 800e29a:	6023      	str	r3, [r4, #0]
 800e29c:	bd38      	pop	{r3, r4, r5, pc}
 800e29e:	bf00      	nop
 800e2a0:	20001e34 	.word	0x20001e34

0800e2a4 <_isatty_r>:
 800e2a4:	b538      	push	{r3, r4, r5, lr}
 800e2a6:	4d06      	ldr	r5, [pc, #24]	; (800e2c0 <_isatty_r+0x1c>)
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	4604      	mov	r4, r0
 800e2ac:	4608      	mov	r0, r1
 800e2ae:	602b      	str	r3, [r5, #0]
 800e2b0:	f7f3 f885 	bl	80013be <_isatty>
 800e2b4:	1c43      	adds	r3, r0, #1
 800e2b6:	d102      	bne.n	800e2be <_isatty_r+0x1a>
 800e2b8:	682b      	ldr	r3, [r5, #0]
 800e2ba:	b103      	cbz	r3, 800e2be <_isatty_r+0x1a>
 800e2bc:	6023      	str	r3, [r4, #0]
 800e2be:	bd38      	pop	{r3, r4, r5, pc}
 800e2c0:	20001e34 	.word	0x20001e34

0800e2c4 <_lseek_r>:
 800e2c4:	b538      	push	{r3, r4, r5, lr}
 800e2c6:	4d07      	ldr	r5, [pc, #28]	; (800e2e4 <_lseek_r+0x20>)
 800e2c8:	4604      	mov	r4, r0
 800e2ca:	4608      	mov	r0, r1
 800e2cc:	4611      	mov	r1, r2
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	602a      	str	r2, [r5, #0]
 800e2d2:	461a      	mov	r2, r3
 800e2d4:	f7f3 f87e 	bl	80013d4 <_lseek>
 800e2d8:	1c43      	adds	r3, r0, #1
 800e2da:	d102      	bne.n	800e2e2 <_lseek_r+0x1e>
 800e2dc:	682b      	ldr	r3, [r5, #0]
 800e2de:	b103      	cbz	r3, 800e2e2 <_lseek_r+0x1e>
 800e2e0:	6023      	str	r3, [r4, #0]
 800e2e2:	bd38      	pop	{r3, r4, r5, pc}
 800e2e4:	20001e34 	.word	0x20001e34

0800e2e8 <_read_r>:
 800e2e8:	b538      	push	{r3, r4, r5, lr}
 800e2ea:	4d07      	ldr	r5, [pc, #28]	; (800e308 <_read_r+0x20>)
 800e2ec:	4604      	mov	r4, r0
 800e2ee:	4608      	mov	r0, r1
 800e2f0:	4611      	mov	r1, r2
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	602a      	str	r2, [r5, #0]
 800e2f6:	461a      	mov	r2, r3
 800e2f8:	f7f3 f80c 	bl	8001314 <_read>
 800e2fc:	1c43      	adds	r3, r0, #1
 800e2fe:	d102      	bne.n	800e306 <_read_r+0x1e>
 800e300:	682b      	ldr	r3, [r5, #0]
 800e302:	b103      	cbz	r3, 800e306 <_read_r+0x1e>
 800e304:	6023      	str	r3, [r4, #0]
 800e306:	bd38      	pop	{r3, r4, r5, pc}
 800e308:	20001e34 	.word	0x20001e34

0800e30c <_init>:
 800e30c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e30e:	bf00      	nop
 800e310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e312:	bc08      	pop	{r3}
 800e314:	469e      	mov	lr, r3
 800e316:	4770      	bx	lr

0800e318 <_fini>:
 800e318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e31a:	bf00      	nop
 800e31c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e31e:	bc08      	pop	{r3}
 800e320:	469e      	mov	lr, r3
 800e322:	4770      	bx	lr
