{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726256155171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726256155171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 16:35:55 2024 " "Processing started: Fri Sep 13 16:35:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726256155171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726256155171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto-RiscV-Arq -c Projeto-RiscV-Arq " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto-RiscV-Arq -c Projeto-RiscV-Arq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726256155171 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1726256155469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_character2.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_character2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CHARACTER2 " "Found entity 1: VGA_CHARACTER2" {  } { { "VGA_CHARACTER2.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/VGA_CHARACTER2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/video_PLL.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155901 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/video_PLL.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155907 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Found design unit 1: onepulse-a" {  } { { "ONEPULSE.VHD" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/ONEPULSE.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155910 ""} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Found entity 1: onepulse" {  } { { "ONEPULSE.VHD" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/ONEPULSE.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Found design unit 1: Char_ROM-a" {  } { { "CHAR_ROM.VHD" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/CHAR_ROM.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155914 ""} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "CHAR_ROM.VHD" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/CHAR_ROM.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_output " "Found entity 1: riscv_output" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "riscvsingle.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/regfile.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/mux3.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/mux2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/maindec.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/imem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/flopr.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155944 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(23) " "Verilog HDL warning at extend.sv(23): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/extend.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1726256155946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/extend.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/dmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155959 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aluExtraInst.sv(24) " "Verilog HDL warning at aluExtraInst.sv(24): extended using \"x\" or \"z\"" {  } { { "aluExtraInst.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/aluExtraInst.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1726256155961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluextrainst.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluextrainst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluExtraInst " "Found entity 1: aluExtraInst" {  } { { "aluExtraInst.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/aluExtraInst.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/aludec.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(42) " "Verilog HDL warning at alu.sv(42): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/alu.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1726256155968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/alu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoplaca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocoplaca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlocoPlaca " "Found entity 1: BlocoPlaca" {  } { { "BlocoPlaca.bdf" "" { Schematic "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/BlocoPlaca.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256155974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256155974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscvsingle.sv(16) " "Verilog HDL Implicit Net warning at riscvsingle.sv(16): created implicit net for \"PCSrc\"" {  } { { "riscvsingle.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscvsingle.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726256155975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlocoPlaca " "Elaborating entity \"BlocoPlaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726256156093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CHARACTER2 VGA_CHARACTER2:inst2 " "Elaborating entity \"VGA_CHARACTER2\" for hierarchy \"VGA_CHARACTER2:inst2\"" {  } { { "BlocoPlaca.bdf" "inst2" { Schematic "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/BlocoPlaca.bdf" { { 320 952 1192 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\"" {  } { { "VGA_CHARACTER2.sv" "b2v_1" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/VGA_CHARACTER2.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\"" {  } { { "vga_sync.vhd" "video_PLL_inst" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/video_PLL.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/video_PLL.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156166 ""}  } { { "video_PLL.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/video_PLL.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726256156166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256156228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256156228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char_ROM VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst " "Elaborating entity \"Char_ROM\" for hierarchy \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\"" {  } { { "VGA_CHARACTER2.sv" "b2v_inst" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/VGA_CHARACTER2.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom " "Elaborating entity \"LPM_ROM\" for hierarchy \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\"" {  } { { "CHAR_ROM.VHD" "char_gen_rom" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/CHAR_ROM.VHD" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom " "Elaborated megafunction instantiation \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\"" {  } { { "CHAR_ROM.VHD" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/CHAR_ROM.VHD" 21 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom " "Instantiated megafunction \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156251 ""}  } { { "CHAR_ROM.VHD" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/CHAR_ROM.VHD" 21 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1726256156251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom " "Elaborated megafunction instantiation \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom\", which is child of megafunction instantiation \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "CHAR_ROM.VHD" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/CHAR_ROM.VHD" 21 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom " "Elaborated megafunction instantiation \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "CHAR_ROM.VHD" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/CHAR_ROM.VHD" 21 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8f61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8f61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8f61 " "Found entity 1: altsyncram_8f61" {  } { { "db/altsyncram_8f61.tdf" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/db/altsyncram_8f61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726256156391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726256156391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8f61 VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_8f61:auto_generated " "Elaborating entity \"altsyncram_8f61\" for hierarchy \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_8f61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_output VGA_CHARACTER2:inst2\|riscv_output:saida " "Elaborating entity \"riscv_output\" for hierarchy \"VGA_CHARACTER2:inst2\|riscv_output:saida\"" {  } { { "VGA_CHARACTER2.sv" "saida" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/VGA_CHARACTER2.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156398 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "riscv_output.sv(138) " "Verilog HDL Case Statement warning at riscv_output.sv(138): case item expression covers a value already covered by a previous case item" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1726256156401 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "riscv_output.sv(143) " "Verilog HDL Case Statement warning at riscv_output.sv(143): case item expression covers a value already covered by a previous case item" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 143 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1726256156401 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_output.sv(23) " "Verilog HDL Case Statement warning at riscv_output.sv(23): incomplete case statement has no default case item" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1726256156401 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "characterAddress riscv_output.sv(23) " "Verilog HDL Always Construct warning at riscv_output.sv(23): inferring latch(es) for variable \"characterAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726256156401 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characterAddress\[0\] riscv_output.sv(23) " "Inferred latch for \"characterAddress\[0\]\" at riscv_output.sv(23)" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726256156402 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characterAddress\[1\] riscv_output.sv(23) " "Inferred latch for \"characterAddress\[1\]\" at riscv_output.sv(23)" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726256156403 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characterAddress\[2\] riscv_output.sv(23) " "Inferred latch for \"characterAddress\[2\]\" at riscv_output.sv(23)" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726256156403 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characterAddress\[3\] riscv_output.sv(23) " "Inferred latch for \"characterAddress\[3\]\" at riscv_output.sv(23)" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726256156403 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characterAddress\[4\] riscv_output.sv(23) " "Inferred latch for \"characterAddress\[4\]\" at riscv_output.sv(23)" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726256156403 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "characterAddress\[5\] riscv_output.sv(23) " "Inferred latch for \"characterAddress\[5\]\" at riscv_output.sv(23)" {  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726256156403 "|BlocoPlaca|VGA_CHARACTER2:inst2|riscv_output:saida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:inst3 " "Elaborating entity \"top\" for hierarchy \"top:inst3\"" {  } { { "BlocoPlaca.bdf" "inst3" { Schematic "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/BlocoPlaca.bdf" { { 288 600 792 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle top:inst3\|riscvsingle:rvsingle " "Elaborating entity \"riscvsingle\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\"" {  } { { "top.sv" "rvsingle" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:inst3\|riscvsingle:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|controller:c\"" {  } { { "riscvsingle.sv" "c" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscvsingle.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec top:inst3\|riscvsingle:rvsingle\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/controller.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156429 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "maindec.sv(27) " "Verilog HDL Case Statement warning at maindec.sv(27): case item expression covers a value already covered by a previous case item" {  } { { "maindec.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/maindec.sv" 27 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1726256156429 "|BlocoPlaca|top:inst3|riscvsingle:rvsingle|controller:c|maindec:md"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "maindec.sv(28) " "Verilog HDL Case Statement warning at maindec.sv(28): case item expression covers a value already covered by a previous case item" {  } { { "maindec.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/maindec.sv" 28 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1726256156429 "|BlocoPlaca|top:inst3|riscvsingle:rvsingle|controller:c|maindec:md"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "maindec.sv(29) " "Verilog HDL Case Statement warning at maindec.sv(29): case item expression covers a value already covered by a previous case item" {  } { { "maindec.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/maindec.sv" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1726256156430 "|BlocoPlaca|top:inst3|riscvsingle:rvsingle|controller:c|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec top:inst3\|riscvsingle:rvsingle\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|controller:c\|aludec:ad\"" {  } { { "controller.sv" "ad" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/controller.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:inst3\|riscvsingle:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\"" {  } { { "riscvsingle.sv" "dp" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscvsingle.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:inst3\|riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:inst3\|riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "datapath.sv" "pcadd4" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:inst3\|riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:inst3\|riscvsingle:rvsingle\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:inst3\|riscvsingle:rvsingle\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:inst3\|riscvsingle:rvsingle\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 top:inst3\|riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux\"" {  } { { "datapath.sv" "resultmux" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:inst3\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:inst3\|imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156458 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(20) " "Net \"RAM.data_a\" at imem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/imem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1726256156458 "|BlocoPlaca|top:inst3|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(20) " "Net \"RAM.waddr_a\" at imem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/imem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1726256156458 "|BlocoPlaca|top:inst3|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(20) " "Net \"RAM.we_a\" at imem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/imem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1726256156458 "|BlocoPlaca|top:inst3|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:inst3\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:inst3\|dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onepulse onepulse:inst " "Elaborating entity \"onepulse\" for hierarchy \"onepulse:inst\"" {  } { { "BlocoPlaca.bdf" "inst" { Schematic "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/BlocoPlaca.bdf" { { 288 256 480 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726256156462 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_CHARACTER2:inst2\|charAdressRecebido\[6\] " "Net \"VGA_CHARACTER2:inst2\|charAdressRecebido\[6\]\" is missing source, defaulting to GND" {  } { { "VGA_CHARACTER2.sv" "charAdressRecebido\[6\]" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/VGA_CHARACTER2.sv" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1726256156539 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1726256156539 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:inst3\|dmem:dmem\|RAM " "RAM logic \"top:inst3\|dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "RAM" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/dmem.sv" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1726256156815 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "top:inst3\|imem:imem\|RAM " "RAM logic \"top:inst3\|imem:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "imem.sv" "RAM" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/imem.sv" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1726256156815 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:inst3\|riscvsingle:rvsingle\|datapath:dp\|regfile:rf\|rf " "RAM logic \"top:inst3\|riscvsingle:rvsingle\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/regfile.sv" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1726256156815 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1726256156815 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/db/Projeto-RiscV-Arq.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/db/Projeto-RiscV-Arq.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1726256156818 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[7\] " "Converted tri-state buffer \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1726256156826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[6\] " "Converted tri-state buffer \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1726256156826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[5\] " "Converted tri-state buffer \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1726256156826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[4\] " "Converted tri-state buffer \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1726256156826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[3\] " "Converted tri-state buffer \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1726256156826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[2\] " "Converted tri-state buffer \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1726256156826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[1\] " "Converted tri-state buffer \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1726256156826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[0\] " "Converted tri-state buffer \"VGA_CHARACTER2:inst2\|Char_ROM:b2v_inst\|lpm_rom:char_gen_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1726256156826 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1726256156826 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1726256160360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[0\] " "Latch VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1726256160580 ""}  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1726256160580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[1\] " "Latch VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1726256160580 ""}  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1726256160580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[2\] " "Latch VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1726256160580 ""}  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1726256160580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[3\] " "Latch VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1726256160581 ""}  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1726256160581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[4\] " "Latch VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1726256160581 ""}  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1726256160581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[5\] " "Latch VGA_CHARACTER2:inst2\|riscv_output:saida\|characterAddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[6\] " "Ports D and ENA on the latch are fed by the same signal VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|pixel_row\[6\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/vga_sync.vhd" 124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1726256160581 ""}  } { { "riscv_output.sv" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/riscv_output.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1726256160581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1726256165222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/output_files/Projeto-RiscV-Arq.map.smsg " "Generated suppressed messages file C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/output_files/Projeto-RiscV-Arq.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1726256166878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1726256167198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726256167198 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance VGA_CHARACTER2:inst2\|VGA_SYNC:b2v_1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1726256167394 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/yara_/OneDrive/햞ea de Trabalho/RISC-V-Completo/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1726256167394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5052 " "Implemented 5052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1726256167600 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1726256167600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5035 " "Implemented 5035 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1726256167600 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1726256167600 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1726256167600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1726256167600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726256167638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 16:36:07 2024 " "Processing ended: Fri Sep 13 16:36:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726256167638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726256167638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726256167638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726256167638 ""}
