Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Mar 31 17:56:38 2023
| Host         : boyer-Inspiron-16-Plus running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file cva6_zybo_z7_20_control_sets_placed.rpt
| Design       : cva6_zybo_z7_20
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   808 |
|    Minimum number of control sets                        |   808 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2219 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   808 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |   189 |
| >= 10 to < 12      |   112 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |    12 |
| >= 16              |   398 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |            2761 |         1218 |
| No           | Yes                   | No                     |              66 |           34 |
| Yes          | No                    | No                     |             370 |           97 |
| Yes          | No                    | Yes                    |           18842 |         6438 |
| Yes          | Yes                   | No                     |             356 |          145 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                 Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~tck_IBUF_BUFG                |                                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[3].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.a_fill_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[3].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[2].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[2].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.a_fill_0                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                        | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[3].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[2].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[2].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[3].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_0[0]                                                                                                                                   | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                2 |              3 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3][0]                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_b/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_b/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_b/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_b/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_axi_master/FSM_sequential_state_q[3]_i_1_n_0                                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_1[0]                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/p_1_out[3]                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/E[0]                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_icache/cmp_en_q                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/state_q_reg[0][0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][5]_0[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_status_cnt_q_reg[2]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[5].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/status_cnt_n                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/rr_q0                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/status_cnt_n                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/rr_q0                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/rr_q0                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[9].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[8].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[7].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[6].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_b/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[4].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[3].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/i_fifo_v3/status_cnt_n                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/rr_q0                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_b/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_b/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_b/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_rstgen_main/i_rstgen_bypass/Q[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_axi2mem/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iUSAGE[4]_i_1_n_0                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                              | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                           | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                            | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_MVF/iCounter[4]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              5 |         5.00 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                              | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                2 |              5 |         2.50 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                                                                                                                                                                                 | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              6 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_BG2/E[0]                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_5[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              6 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/i_mult/i_div/cnt_q[5]_i_1__1_n_0                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[4][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[5][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              6 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[6][sbe][ex][cause][31]_i_1_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_0[0]                                                                                                                                   |                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][5]_13[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iUSAGE[5]_i_1_n_0                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_3[0]                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                              | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                4 |              7 |         1.75 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_jtag_tap/E[0]                                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iRDAddr[6]_i_1_n_0                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/E[0]                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iWRAddr[6]_i_1__0_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iRDAddr[6]_i_1__0_n_0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iWRAddr[6]_i_1_n_0                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][1]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][1]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][7]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][6]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][5]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][4]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][3]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][3]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][7]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][6]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][23]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][5]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/Mem_DP_reg_1[0]                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][7]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][7]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][6]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][5]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][5]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][6]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][4]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][3]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][2]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][1]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][1]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_2[0]                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][0]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][7]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][6]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][5]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][4]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][7]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][23]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][hit_oh][7]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][hit_oh][7]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][7]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][23]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][hit_oh][7]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][7]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][23]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][hit_oh][7]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][31]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][31]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][23]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][hit_oh][7]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][7]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][23]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][hit_oh][7]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][7]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][31]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][7]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][5]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][1]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][7]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][6]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][5]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][4]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][3]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][1]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][7]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][6]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][4]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][4]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][1]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][7]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][6]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][5]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][1]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][hit_oh][7]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][39]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[45]_185                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[52]_134                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[51]_141                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[50][7]_i_1_n_0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[4]_173                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[49]_142                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[48]_131                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[47]_162                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[46]_163                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[53]_140                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[44]_165                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[43]_166                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[42]_184                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[41]_183                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[40]_167                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[3]_172                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[39]_164                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[38]_128                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[61]_135                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1][0]                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[9]_149                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[8]_148                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[7]_175                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[6]_168                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[63][7]_i_1_n_0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[62]_130                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[37]_182                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[60]_137                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[5]_174                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[59]_187                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[58]_138                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[57]_139                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[56]_186                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[55][7]_i_1_n_0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[54][7]_i_1_n_0                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[13]_178                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[20]_154                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[1]_170                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[19]_153                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[18]_152                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[17]_151                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[16]_136                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[15]_180                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[14]_179                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[21]_155                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[12]_177                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[11]_176                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[10]_150                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[0]_169                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_4[0]                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3][0]                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_icache/flush_cnt_q[7]_i_1_n_0                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/iTXFIFORead                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[29]_145                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[36]_129                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[35]_181                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[34]_161                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[33]_160                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[32]_159                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[31]_143                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[30]_144                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[2]_171                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_0[0]                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[28]_146                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[27]_147                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[26]_133                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[25]_158                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[24]_132                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[23]_157                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[22]_156                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[1][locked][0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_axi2mem/cnt_q[7]_i_1__1_n_0                                                                                                                                                                                                                                     | cpu_reset_IBUF                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi2rom/cnt_q[7]_i_1__2_n_0                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                                     | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                                              |                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                                         | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][locked][0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[2][locked][0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                    | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstNS                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[0][locked][0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/FSM_sequential_state_q_reg[1]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                  | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][hit_oh][7]_i_1_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][7]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][39]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][31]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_int_rr.gen_lock.lock_q_reg_inv_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][23]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_req_q_reg_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_w/RDEN                                                                                                                                                                               |                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_3                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |              9 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][88]_i_1_n_0                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |              9 |         1.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_8[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][88]_i_1__1_n_0                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2]_0                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                      |                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/FSM_sequential_CS_reg[1]_2[0]                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             10 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/E[0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             10 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi2rom/req_addr_q[12]_i_1_n_0                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             10 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/E[0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             10 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             10 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[0][9]_i_1_n_0                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[2][9]_i_1_n_0                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[6][9]_i_1__0_n_0                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             10 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[5][9]_i_1__0_n_0                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[4][9]_i_1__0_n_0                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/FSM_sequential_state_q_reg[1]_0[0]                                                                                                                                                                                              | cpu_reset_IBUF                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[3][9]_i_1__0_n_0                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[2][9]_i_1__0_n_0                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[1][9]_i_1__0_n_0                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[0][9]_i_1__0_n_0                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             10 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/E[0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             10 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[6][9]_i_1_n_0                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[5][9]_i_1_n_0                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[4][9]_i_1_n_0                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[3][9]_i_1_n_0                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/i_fifo_v3/mem_q[1][9]_i_1_n_0                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[32]_215                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[33]_216                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[36]_218                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[34]_217                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[35]_233                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[31]_199                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[28]_207                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[21]_214                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[15]_232                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[16]_191                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[17]_202                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[2]_227                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[18]_201                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[19]_200                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[1]_226                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[20]_213                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[14]_220                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[22]_203                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[23]_204                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[24]_188                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[25]_209                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[29]_206                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[26]_189                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[27]_208                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[44]_238                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[43]_239                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[42]_236                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[41]_235                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[40]_240                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[30]_205                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[3]_228                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[39]_241                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[45]_237                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[37]_234                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[38]_219                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[0]_223                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[10]_210                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[11]_229                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[12]_230                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[13]_231                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[8]_211                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][88]_i_1__2_n_0                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_int_rr.gen_lock.req_q_reg[0]_3[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_int_rr.gen_lock.req_q_reg[0]_2[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[59]_246                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[5]_225                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[60]_192                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[61]_194                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[62]_193                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[63][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             11 |         1.57 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[6]_222                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[7]_221                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][88]_i_1__0_n_0                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[9]_212                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/State_reg[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_1[0]                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_int_rr.gen_lock.req_q_reg[0]_1[0]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[46]_242                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[47]_243                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[48][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[49]_244                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[4]_224                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[50][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[51]_198                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[52]_190                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[53]_197                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[58]_195                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[54][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[57]_196                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[56]_245                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[55][10]_i_1_n_0                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_axi2mem/req_addr_q[11]_i_1_n_0                                                                                                                                                                                                                                  | cpu_reset_IBUF                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_0                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             12 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             12 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             13 |         2.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TX/CState                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             13 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/AWLEN_Q[8]_i_3_n_0                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             13 |         2.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_cache_ex[1][data_gnt]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             14 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             14 |         4.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             14 |         7.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             14 |         4.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                        |                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi2rom/ax_req_d                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             15 |         2.14 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_1[0]                                                                                                                                                                        | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |                9 |             15 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             15 |         3.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                2 |             15 |         7.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             15 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             15 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |                5 |             16 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/mem_q_reg[0][op][0]_1                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             16 |         5.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_adapter/mem_q_reg[0][op][0]                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             16 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             17 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             18 |         3.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             18 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/mstatus_d33_out                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             18 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             18 |         3.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_ar/gen_spill_reg.a_full_q_reg_1[0]                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             18 |         2.57 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             18 |         2.57 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             18 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             18 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             18 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                8 |             18 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                7 |             18 |         2.57 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                  |                8 |             19 |         2.38 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                                      | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |               14 |             19 |         1.36 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             20 |         6.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q[19]_i_1_n_0                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             20 |         2.86 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__1_n_0                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             20 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             20 |         2.86 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_1[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             20 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             20 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/E[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                3 |             20 |         6.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             20 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[3].data_sram/genblk1[1].i_ram/FSM_sequential_state_q_reg[2]                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             20 |         2.22 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             20 |         2.22 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             20 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             20 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/dcsr_d58_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             20 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_axi2mem/ax_req_d                                                                                                                                                                                                                                                | cpu_reset_IBUF                                                                                                                                                                                                   |                9 |             21 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                               |               11 |             21 |         1.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/E[0]                                                                                                                                                                                                                            | cpu_reset_IBUF                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             24 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             24 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__3_n_0                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             24 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             24 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                4 |             24 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[5].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             24 |         4.80 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_3[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             24 |         1.85 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  tck_IBUF_BUFG                |                                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                7 |             26 |         3.71 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                  |               13 |             27 |         2.08 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[4][locked]_2[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             29 |         2.90 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][28]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             29 |         2.07 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][wtag][28]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             29 |         3.22 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][wtag][28]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             29 |         2.90 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][wtag][28]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             29 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][wtag][28]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             29 |         2.23 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][wtag][28]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             29 |         1.93 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][wtag][28]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             29 |         1.81 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][wtag][28]_i_1_n_0                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             29 |         1.53 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_6[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             29 |         2.07 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_4[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             29 |         2.23 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_3[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             29 |         2.07 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/csr_regfile_i/pmpaddr_q[1][29]_i_1_n_0                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             29 |         2.64 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/csr_regfile_i/pmpaddr_q[0][29]_i_1_n_0                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             29 |         2.42 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[6][locked]_2[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             29 |         2.07 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[5][locked]_2[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             29 |         2.90 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/FSM_sequential_state_q_reg[1][0]                                                                                                                                                                                                | cpu_reset_IBUF                                                                                                                                                                                                   |               10 |             30 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/E[0]                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             30 |         4.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/write_pointer_q_reg[0][0]                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             30 |         3.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             31 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/csr_regfile_i/mtvec_q[31]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             31 |         1.63 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_0[0]                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             31 |         1.72 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3][0]                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             31 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][5]_16[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             31 |         3.88 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_4[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv_1[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_6[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_53[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             32 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_52[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_51[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_5[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_4[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_50[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_49[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_48[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_47[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_46[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_45[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_44[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_9[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_4[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_10[0]                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/csr_regfile_i/cycle_q[31]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q_reg[2]_0[0]                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep[1]                                                                                                                                                                                                | cpu_reset_IBUF                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep[0]                                                                                                                                                                                                | cpu_reset_IBUF                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_0[0]                                                                                                                                                                                                  | cpu_reset_IBUF                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive][0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_10[0]                                                                                                                                                                                                   | cpu_reset_IBUF                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_7[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_6[0]                                                                                                                                                                                                    | cpu_reset_IBUF                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv_4[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv_3[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv_2[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_40[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][1][0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_54[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_32[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_35[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             32 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_clint/axi_lite_interface_i/E[0]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_34[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_33[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_9[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_11[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_31[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             32 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_4[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/csr_regfile_i/debug_mode_q_reg_inv_4[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_7[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/csr_regfile_i/debug_mode_q_reg_inv_5[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_5[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_2[0]                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_15[0]                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_13[0]                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_36[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_42[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q[0][31]_i_1__2_n_0                                                                                                                                                                                                          | cpu_reset_IBUF                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q                                                                                                                                                                                                                            | cpu_reset_IBUF                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_41[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_10[0]                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_39[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_38[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             32 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_37[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_43[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_clint/i_sync_edge/i_sync/E[0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_clint/i_sync_edge/i_sync/E[1]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_2[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_clint/axi_lite_interface_i/E[1]                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/csr_regfile_i/debug_mode_q_reg_inv_0[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/csr_regfile_i/debug_mode_q_reg_inv_3[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/FSM_sequential_state_q_reg[2]                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]_2[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/pc_q[31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_5[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q[2][31]_i_1_n_0                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q[0][31]_i_1_n_0                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/i_fifo_address/mem_q[1][31]_i_1_n_0                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/debug_mode_q_reg_inv[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_axi_master/cache_line_d                                                                                                                                                                                                                                         | cpu_reset_IBUF                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_2[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/i_mult/i_div/res_q[31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/i_mult/i_div/op_b_q[31]_i_1_n_0                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/i_mult/i_div/op_a_q[0]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/debug_mode_q_reg_inv[0]                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_5[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             32 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_40[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_12[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[0].timer_i/regs_q[0][31]_i_1_n_0                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[1].timer_i/regs_q[0][31]_i_1__0_n_0                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][5]_14[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_13[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q[2][31]_i_4_0[0]                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/regs_q[2][31]_i_2__0_0[0]                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q1_reg_0[0]                                                                                                                                                                                                                | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d                                                                                                                                                                                                                                    | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2]_0[0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_1[0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1][0]                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_8[0]                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             32 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_37[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_36[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_35[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_6[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_7[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_8[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_9[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_34[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_33[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             32 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_38[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_39[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][11]_0[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             32 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/E[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_11[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_10[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             32 |         4.57 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/branch_valid_q_reg_rep__0_31[0]                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_5[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             32 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_24[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             33 |         4.12 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             33 |         4.12 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_rep_6[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             33 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_aw/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             33 |         4.71 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             33 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             33 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_26[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_25[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_27[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             33 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_23[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             33 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_rep_3[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_rep_2[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_rep_1[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[3]_rep_0[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             33 |         4.71 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_rep_3[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             33 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_rep_5[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             33 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             33 |         4.12 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_28[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             33 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_rep_4[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             33 |         1.65 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             33 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_rep_3[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_rep_2[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_29[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             33 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[4]_30[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             33 |         1.65 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_25[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_24[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             33 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_23[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             33 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_rep_0[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             33 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[5]_rep_1[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_rep_1[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             33 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_realign/idx_is_q_reg[0]_6[0]                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             33 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_realign/E[0]                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_31[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             33 |         4.12 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_rep_0[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             33 |         4.71 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_30[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             33 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                       |               18 |             33 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_29[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_28[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             33 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_27[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_rep_2[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_26[0]                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             33 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[1]                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             34 |         2.43 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[0]                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             34 |         4.25 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/p_2_out__0                                                                                                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[1][instr][31]_i_1_n_0                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             35 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/int_axi_aw_ready                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             35 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q[2][instr][31]_i_1__0_n_0                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             35 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q[1][instr][31]_i_1__0_n_0                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             35 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q[0][instr][31]_i_1__0_n_0                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             35 |         4.38 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             35 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[2][instr][31]_i_1_n_0                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             35 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q[0][instr][31]_i_1_n_0                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             35 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             35 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/E[0]                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             35 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1__0_n_0                                                                                                                                                                                                           | cpu_reset_IBUF                                                                                                                                                                                                   |                5 |             35 |         7.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             36 |         3.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                5 |             36 |         7.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             36 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             36 |         2.57 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][88]_i_1__3_n_0                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             36 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             36 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             37 |         4.11 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             37 |         2.64 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             38 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_1[0]                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             38 |         4.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             38 |         6.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             38 |         4.75 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             38 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_1[0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             38 |         4.22 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][88]_i_1__4_n_0                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             38 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             38 |         2.53 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             40 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                7 |             40 |         5.71 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_ar/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                6 |             40 |         6.67 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg[0]                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             40 |         2.86 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/AWLEN_Q[8]_i_3__0_n_0                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             40 |         3.08 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]_1[0]                                                                                                                                                                                                        | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/p_2_out__0                                                                                                                                                                                                                      | cpu_reset_IBUF                                                                                                                                                                                                   |                6 |             41 |         6.83 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             42 |         1.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_adapter/i_axi_shim/FSM_sequential_wr_state_q_reg[2]_2[0]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             42 |         3.82 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             42 |         4.20 |
|  tck_IBUF_BUFG                | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg_0                                                                                                                                                                                                                 | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                 |                8 |             42 |         5.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_1[0]                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             42 |         5.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                8 |             43 |         5.38 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.a_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             43 |         2.69 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |                9 |             43 |         4.78 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/addr_d                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             43 |         2.26 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_aw/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             43 |         3.07 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             47 |         1.81 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_frontend/icache_valid_q                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             47 |         2.47 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_4[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             47 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_3[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               24 |             47 |         1.96 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_2[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             47 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_1[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             47 |         2.04 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_5[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |             47 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_0[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               31 |             47 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/E[0]                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             47 |         1.74 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[1][sbe][bp][predict_address][31]_i_1_n_0                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               34 |             64 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[3][sbe][bp][predict_address][31]_i_1_n_0                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               32 |             64 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |             64 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/mem_q[4][sbe][bp][predict_address][31]_i_1_n_0                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               32 |             64 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_dm_axi2mem/dmcontrol_q_reg[hartsello][16][0]                                                                                                                                                                                                                       | cpu_reset_IBUF                                                                                                                                                                                                   |               37 |             64 |         1.73 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/issue_pointer_q_reg[0]_0[0]                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               33 |             64 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/issue_pointer_q_reg[0][0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             64 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_issue_read_operands/E[0]                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               40 |             64 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[0]_2[0]                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               32 |             64 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_adapter/i_b_fifo/E[0]                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             64 |         3.05 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/r_data_d                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               33 |             64 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/result_q[63]_i_1_n_0                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             64 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/FSM_sequential_CS_reg[1]_0[0]                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               51 |             65 |         1.27 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                |                                                                                                                                                                                                                  |               15 |             65 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_dwidth_converter_dm_master/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                  |                                                                                                                                                                                                                  |               18 |             65 |         3.61 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_r/gen_spill_reg.b_full_q_reg_1[0]                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             65 |         5.91 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/E[0]                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             65 |         4.06 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             66 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             66 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             66 |         4.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/E[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             66 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             66 |         3.47 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__0_n_0                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             66 |         4.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/FSM_sequential_CS_reg[1]_1[0]                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               39 |             67 |         1.72 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/i_axi_node_intf_wrap/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARBITER.i_arbiter/i_arb_inp/i_arb/gen_rr_arb.i_arbiter/E[0]                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             67 |         2.48 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_r/gen_spill_reg.b_full_q_reg_1[0]                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             67 |         5.58 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             67 |         3.72 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             67 |         5.58 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/E[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             67 |         6.70 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             67 |         3.53 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_clint/axi_lite_interface_i/FSM_sequential_state_q_reg[0]_3[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             67 |         3.35 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             68 |         4.86 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             68 |         5.23 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/E[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             68 |         5.23 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             68 |         4.86 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               34 |             68 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             68 |         3.78 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             68 |         4.53 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             68 |         3.78 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_2[0]                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             68 |         4.86 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             68 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1_n_0                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             68 |         3.78 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.a_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[8].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             68 |         2.62 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             68 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/E[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             68 |         5.23 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             68 |         5.23 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_r/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             68 |         3.09 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_r/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             68 |         4.86 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             68 |         6.18 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             68 |         4.25 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[7].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               15 |             68 |         4.53 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__4_n_0                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             70 |         3.04 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             70 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_write_pointer_q_reg[1]_2[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             70 |         3.04 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_write_pointer_q_reg[1]_1[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |             70 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_write_pointer_q_reg[1]_0[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |             70 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             70 |         3.68 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             70 |         3.18 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[6].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             70 |         5.38 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/E[0]                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               24 |             70 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][address][31]_i_1_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               26 |             70 |         2.69 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][address][31]_i_1_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             70 |         2.59 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_n                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               28 |             70 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][address][31]_i_1_n_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |             70 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/write_pointer_q0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               38 |             70 |         1.84 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               23 |             70 |         3.04 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q[0][72]_i_1__2_n_0                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             72 |         5.14 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             72 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             72 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             72 |         2.88 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             72 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               19 |             72 |         3.79 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               10 |             72 |         7.20 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               14 |             72 |         5.14 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_riscv_atomics/i_atomics/i_amos/strb_d                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               34 |             72 |         2.12 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[4].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             72 |         5.54 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[9].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             72 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               16 |             73 |         4.56 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_w/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               11 |             73 |         6.64 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               12 |             73 |         6.08 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_w/gen_spill_reg.a_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               17 |             73 |         4.29 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_last/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               22 |             73 |         3.32 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[1].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               20 |             73 |         3.65 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               21 |             73 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_master_port[0].i_axi_slice_wrap_master/g_cuts.i_first/i_reg_w/gen_spill_reg.a_fill                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               25 |             73 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_adapter/i_axi_shim/FSM_sequential_wr_state_q_reg[0]_2[0]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               27 |             73 |         2.70 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               18 |             73 |         4.06 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_w/gen_spill_reg.b_full_q_reg_1[0]                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               13 |             73 |         5.62 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_last/i_reg_w/gen_spill_reg.b_fill                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               29 |             73 |         2.52 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/write_pointer_q_reg_0[0]                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               46 |             85 |         1.85 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/issue_stage_i/i_scoreboard/write_pointer_q_reg[0]                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               44 |             85 |         1.93 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | cpu_reset_IBUF                                                                                                                                                                                                   |               54 |             97 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_wt_icache/gen_sram[2].tag_sram/genblk1[0].i_ram/icache_dreq_cache_if[valid]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               39 |            105 |         2.69 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q[0][rtype][1]_i_1_n_0                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               32 |            107 |         3.34 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               33 |            107 |         3.24 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_axi_xbar/axi_slice_slave_port[0].i_axi_slice_wrap_slave/g_cuts.i_first/i_reg_r/icache_rtrn_rd_en                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               30 |            129 |         4.30 |
|  i_xlnx_clk_gen/inst/clk_out1 | i_ariane/id_stage_i/issue_q_reg[valid]_0                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |               58 |            171 |         2.95 |
|  i_xlnx_clk_gen/inst/clk_out1 |                                                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0                                                                                                                                                              |             1145 |           2591 |         2.26 |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


