@I [HLS-0] Workspace /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1 opened at Sun Dec 10 22:50:59 CST 2017
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.06Total elapsed time: 0.799 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.805 sec.
@I [HLS-100] Command "license_isbetapart xc7z020 "
@I [HLS-100] Command 'license_isbetapart' returned 1; elapsed 0.01Total elapsed time: 0.817 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.818 sec.
@I [HLS-100] Command "import_lib /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.819 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.819 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.820 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.821 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.821 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.821 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.822 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.822 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.822 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.823 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.826 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.829 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.831 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.835 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.835 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.836 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.836 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.837 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.838 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.838 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.838 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.839 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.839 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.03Total elapsed time: 0.841 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.844 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.845 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.848 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.853 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.864 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 0.864 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.877 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.888 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.889 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.16Total elapsed time: 1.45 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.46 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.51 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.2Total elapsed time: 1.51 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.54 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.2Total elapsed time: 1.54 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.2Total elapsed time: 1.55 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.101 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.102 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.103 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.26Total elapsed time: 1.129 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.131 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 1.132 sec.
@I [HLS-100] Command "import_lib /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_hp.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.136 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.140 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.151 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.152 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.152 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.152 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.154 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.154 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.155 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_hp.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.156 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.03Total elapsed time: 1.164 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.167 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.167 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.03Total elapsed time: 1.190 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.29Total elapsed time: 1.191 sec.
@I [HLS-100] Command "create_clock -period 10 -name default "
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 1.216 sec.
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.01Total elapsed time: 1.216 sec.
@I [HLS-100] Command "csim_design "
@I [HLS-100] Command "is_encrypted /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matrixMul.cpp "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 1.262 sec.
@I [HLS-100] Command "is_xip /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matrixMul.cpp "
@I [HLS-100] Command 'is_xip' returned 0; elapsed 0Total elapsed time: 1.263 sec.
@I [HLS-100] Command "is_encrypted /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/fcuda_gen/fcuda_gen_matmul.cpp "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 1.264 sec.
@I [HLS-100] Command "is_xip /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/fcuda_gen/fcuda_gen_matmul.cpp "
@I [HLS-100] Command 'is_xip' returned 0; elapsed 0.01Total elapsed time: 1.264 sec.
@I [HLS-100] Command "source run_sim.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 1.631 sec.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-100] Command 'csim_design' returned 0; elapsed 0.08Total elapsed time: 1.633 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'fcuda_gen/fcuda_gen_matmul.cpp' ... 
@0 [HLS-0] Analyzing design file 'fcuda_gen/fcuda_gen_matmul.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls  -I/home/xu67/thesis_fcuda/fcuda/fcuda_src/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit   -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/systemc/include" -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/include" -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/include/ap_sysc" -fexceptions -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "fcuda_gen/fcuda_gen_matmul.cpp"  -o "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 1.750 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "fcuda_gen/fcuda_gen_matmul.cpp"   -I/home/xu67/thesis_fcuda/fcuda/fcuda_src/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 1.846 sec.
@I [HLS-0] Marker-Pragma convertor: /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.0.cpp /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.0.cpp.ap-line.cpp /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lib/classes/autopilot.sourceprocessor.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lib/classes/jargs.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.0.cpp.ap-line.cpp"  -m "matrixMul" -o "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/solution1.directive --source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/fcuda_gen/fcuda_gen_matmul.cpp --error /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db --ca --es --gf --pd --p2d /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db --sd --scff /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pp.0.cpp.ap-cdt.cpp /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pragma.0.cpp /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.695 sec.
@I [HLS-0] CDT processor time: 1 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pragma.1.cpp"   -I/home/xu67/thesis_fcuda/fcuda/fcuda_src/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.pragma.2.cpp"  -I/home/xu67/thesis_fcuda/fcuda/fcuda_src/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/autopilot" -I "/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.g.bc"
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/ve_warning.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 4.28 sec.
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 4.29 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.bc"  -disable-opt  -L/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/lib -lm_basic -o "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/fcuda_gen_matmul.g.bc"  -disable-opt  -L/opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/lnx64/lib -lm_basic -o "/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 4.255 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top matrixMul  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.0.bc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 4.436 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine  -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -simplifycfg -mem2reg -globaldce -resolve-double-ptr  -dce -deadargelim -dce -instcombine  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify  -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.1.bc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.g.1.bc to /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db -type-info  -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -resource-proc  -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine  -clib-intrinsic-prepare -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -globaldce  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -check-dataflow-syntax  -legalize-stream-variable -legalize-global -legalize-global-1  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -deadargelim  -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -annotate-dataflow-channels -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete  -norm-name  /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.1.bc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-602] Inlining function 'matrixMul_CMP_5' into 'matrixMul' (fcuda_gen/fcuda_gen_matmul.cpp:142) automatically.
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -interface-preproc -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg -loop-simplify -auto-burst   -norm-name /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 5.588 sec.
@I [HLS-0] build ssdm: transform -hls  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -reset-lda  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -read-loop-dep -dce -bitwidth -norm-name -legalize    -cdfg-build  /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.2.bc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [XFORM-811] Inferring bus burst write of variable length on port 'C' (fcuda_gen/fcuda_gen_matmul.cpp:37:1).
@I [XFORM-811] Inferring bus burst read of variable length on port 'A' (fcuda_gen/fcuda_gen_matmul.cpp:57:1).
@I [XFORM-811] Inferring bus burst read of variable length on port 'B' (fcuda_gen/fcuda_gen_matmul.cpp:58:1).
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 6.517 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 2.13Total elapsed time: 6.565 sec.
@I [HLS-111] Elapsed time: 3.42 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 2.57Total elapsed time: 6.566 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'matrixMul' ...
@0 [HLS-0] Synthesizing 'matrixMul' ...
@I [HLS-100] Command "ap_set_top_model matrixMul "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 6.568 sec.
@I [HLS-100] Command "get_model_list matrixMul -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 6.569 sec.
@I [HLS-100] Command "preproc_iomode -model matrixMul "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 6.569 sec.
@I [HLS-100] Command "preproc_iomode -model matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 6.570 sec.
@I [HLS-100] Command "preproc_iomode -model matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 6.570 sec.
@I [HLS-100] Command "preproc_iomode -model matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 6.570 sec.
@I [HLS-100] Command "preproc_iomode -model matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 6.571 sec.
@I [HLS-100] Command "get_model_list matrixMul -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 6.572 sec.
@I [HLS-0] Model list for configure: matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul
@I [HLS-0] Configuring Module : matrixMul_matrixMul_TRN_6 ...
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.572 sec.
@I [HLS-100] Command "apply_spec_resource_limit matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 6.572 sec.
@I [HLS-0] Configuring Module : matrixMul_matrixMul_SNC_7 ...
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.573 sec.
@I [HLS-100] Command "apply_spec_resource_limit matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 6.573 sec.
@I [HLS-0] Configuring Module : matrixMul_matrixMul_TRN_10 ...
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.573 sec.
@I [HLS-100] Command "apply_spec_resource_limit matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 6.574 sec.
@I [HLS-0] Configuring Module : matrixMul_matrixMul_TRN_10_wrapper ...
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.574 sec.
@I [HLS-100] Command "apply_spec_resource_limit matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 6.574 sec.
@I [HLS-0] Configuring Module : matrixMul ...
@I [HLS-100] Command "set_default_model matrixMul "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.574 sec.
@I [HLS-100] Command "apply_spec_resource_limit matrixMul "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 6.575 sec.
@I [HLS-0] Model list for preprocess: matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul
@I [HLS-0] Preprocessing Module: matrixMul_matrixMul_TRN_6 ...
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.575 sec.
@I [HLS-100] Command "cdfg_preprocess -model matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 6.576 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.01Total elapsed time: 6.577 sec.
@I [HLS-0] Preprocessing Module: matrixMul_matrixMul_SNC_7 ...
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.578 sec.
@I [HLS-100] Command "cdfg_preprocess -model matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 6.578 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 6.579 sec.
@I [HLS-0] Preprocessing Module: matrixMul_matrixMul_TRN_10 ...
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.580 sec.
@I [HLS-100] Command "cdfg_preprocess -model matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 6.580 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 6.582 sec.
@I [HLS-0] Preprocessing Module: matrixMul_matrixMul_TRN_10_wrapper ...
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.582 sec.
@I [HLS-100] Command "cdfg_preprocess -model matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 6.582 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 6.583 sec.
@I [HLS-0] Preprocessing Module: matrixMul ...
@I [HLS-100] Command "set_default_model matrixMul "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.584 sec.
@I [HLS-100] Command "cdfg_preprocess -model matrixMul "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0Total elapsed time: 6.585 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 6.586 sec.
@I [HLS-0] Model list for synthesis: matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul_matrixMul_TRN_6' 
@0 [HLS-0] -- Scheduling module 'matrixMul_matrixMul_TRN_6' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.587 sec.
@I [HLS-100] Command "schedule -model matrixMul_matrixMul_TRN_6 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.03Total elapsed time: 6.643 sec.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 6.648 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 6.654 sec.
@I [HLS-0] Finish scheduling matrixMul_matrixMul_TRN_6.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_6' 
@0 [HLS-0] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_6' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.655 sec.
@I [HLS-100] Command "bind -model matrixMul_matrixMul_TRN_6 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=matrixMul_matrixMul_TRN_6
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 6.664 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 6.681 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 6.689 sec.
@I [HLS-0] Finish binding matrixMul_matrixMul_TRN_6.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul_matrixMul_SNC_7' 
@0 [HLS-0] -- Scheduling module 'matrixMul_matrixMul_SNC_7' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.689 sec.
@I [HLS-100] Command "schedule -model matrixMul_matrixMul_SNC_7 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.04Total elapsed time: 6.731 sec.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 6.736 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 6.743 sec.
@I [HLS-0] Finish scheduling matrixMul_matrixMul_SNC_7.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul_matrixMul_SNC_7' 
@0 [HLS-0] -- Exploring micro-architecture for module 'matrixMul_matrixMul_SNC_7' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.744 sec.
@I [HLS-100] Command "bind -model matrixMul_matrixMul_SNC_7 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=matrixMul_matrixMul_SNC_7
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 6.755 sec.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 6.781 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 6.789 sec.
@I [HLS-0] Finish binding matrixMul_matrixMul_SNC_7.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul_matrixMul_TRN_10' 
@0 [HLS-0] -- Scheduling module 'matrixMul_matrixMul_TRN_10' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.790 sec.
@I [HLS-100] Command "schedule -model matrixMul_matrixMul_TRN_10 "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.02Total elapsed time: 6.811 sec.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 6.815 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 6.820 sec.
@I [HLS-0] Finish scheduling matrixMul_matrixMul_TRN_10.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_10' 
@0 [HLS-0] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_10' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.821 sec.
@I [HLS-100] Command "bind -model matrixMul_matrixMul_TRN_10 "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=matrixMul_matrixMul_TRN_10
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.01Total elapsed time: 6.828 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 6.845 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 6.851 sec.
@I [HLS-0] Finish binding matrixMul_matrixMul_TRN_10.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul_matrixMul_TRN_10_wrapper' 
@0 [HLS-0] -- Scheduling module 'matrixMul_matrixMul_TRN_10_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.852 sec.
@I [HLS-100] Command "schedule -model matrixMul_matrixMul_TRN_10_wrapper "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0Total elapsed time: 6.857 sec.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 6.859 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 6.861 sec.
@I [HLS-0] Finish scheduling matrixMul_matrixMul_TRN_10_wrapper.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_10_wrapper' 
@0 [HLS-0] -- Exploring micro-architecture for module 'matrixMul_matrixMul_TRN_10_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.861 sec.
@I [HLS-100] Command "bind -model matrixMul_matrixMul_TRN_10_wrapper "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=matrixMul_matrixMul_TRN_10_wrapper
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.02Total elapsed time: 6.869 sec.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 6.885 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 6.887 sec.
@I [HLS-0] Finish binding matrixMul_matrixMul_TRN_10_wrapper.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'matrixMul' 
@0 [HLS-0] -- Scheduling module 'matrixMul' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.888 sec.
@I [HLS-100] Command "schedule -model matrixMul "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.04Total elapsed time: 6.923 sec.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 6.929 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 6.939 sec.
@I [HLS-0] Finish scheduling matrixMul.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'matrixMul' 
@0 [HLS-0] -- Exploring micro-architecture for module 'matrixMul' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model matrixMul "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 6.940 sec.
@I [HLS-100] Command "bind -model matrixMul "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=matrixMul
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.07Total elapsed time: 7.11 sec.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "report -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.08Total elapsed time: 7.87 sec.
@I [HLS-100] Command "db_write -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 7.99 sec.
@I [HLS-0] Finish binding matrixMul.
@I [HLS-100] Command "get_model_list matrixMul -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 7.99 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 7.101 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 7.102 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 7.103 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.01Total elapsed time: 7.104 sec.
@I [HLS-100] Command "rtl_gen_preprocess matrixMul "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 7.105 sec.
@I [HLS-0] Model list for RTL generation: matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul_matrixMul_TRN_6' 
@0 [HLS-0] -- Generating RTL for module 'matrixMul_matrixMul_TRN_6' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model matrixMul_matrixMul_TRN_6 -vendor xilinx -mg_file /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.compgen.tcl "
@W [RTGEN-101] Setting dangling out port 'matrixMul_matrixMul_TRN_6/A_dataout' to 0.
@W [RTGEN-101] Setting dangling out port 'matrixMul_matrixMul_TRN_6/B_dataout' to 0.
@I [RTGEN-100] Finished creating RTL model for 'matrixMul_matrixMul_TRN_6'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.02Total elapsed time: 7.129 sec.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.131 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/systemc/matrixMul_matrixMul_TRN_6 -synmodules matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 7.135 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_6 -style xilinx -f -lang vhdl -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/vhdl/matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.137 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_6 -style xilinx -f -lang vlog -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/verilog/matrixMul_matrixMul_TRN_6 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.140 sec.
@I [HLS-100] Command "gen_tb_info matrixMul_matrixMul_TRN_6 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6 -p /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.01Total elapsed time: 7.147 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_6 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_matrixMul_TRN_6_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 7.158 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_6 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_matrixMul_TRN_6_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 7.165 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_6 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 7.193 sec.
@I [HLS-100] Command "db_write -model matrixMul_matrixMul_TRN_6 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 7.207 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul_matrixMul_SNC_7' 
@0 [HLS-0] -- Generating RTL for module 'matrixMul_matrixMul_SNC_7' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model matrixMul_matrixMul_SNC_7 -vendor xilinx -mg_file /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.compgen.tcl "
@I [RTGEN-100] Generating core module 'matrixMul_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'matrixMul_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matrixMul_matrixMul_SNC_7'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.03Total elapsed time: 7.268 sec.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.269 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_SNC_7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/systemc/matrixMul_matrixMul_SNC_7 -synmodules matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.272 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_SNC_7 -style xilinx -f -lang vhdl -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/vhdl/matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.274 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_SNC_7 -style xilinx -f -lang vlog -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/verilog/matrixMul_matrixMul_SNC_7 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.276 sec.
@I [HLS-100] Command "gen_tb_info matrixMul_matrixMul_SNC_7 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7 -p /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 7.285 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_SNC_7 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_matrixMul_SNC_7_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 7.297 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_SNC_7 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_matrixMul_SNC_7_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 7.307 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_SNC_7 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.03Total elapsed time: 7.347 sec.
@I [HLS-100] Command "db_write -model matrixMul_matrixMul_SNC_7 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 7.363 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul_matrixMul_TRN_10' 
@0 [HLS-0] -- Generating RTL for module 'matrixMul_matrixMul_TRN_10' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model matrixMul_matrixMul_TRN_10 -vendor xilinx -mg_file /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'matrixMul_matrixMul_TRN_10'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.02Total elapsed time: 7.401 sec.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.402 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/systemc/matrixMul_matrixMul_TRN_10 -synmodules matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.404 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_10 -style xilinx -f -lang vhdl -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/vhdl/matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.406 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_10 -style xilinx -f -lang vlog -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/verilog/matrixMul_matrixMul_TRN_10 "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.408 sec.
@I [HLS-100] Command "gen_tb_info matrixMul_matrixMul_TRN_10 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10 -p /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.01Total elapsed time: 7.414 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_10 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_matrixMul_TRN_10_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 7.423 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_10 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_matrixMul_TRN_10_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 7.429 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_10 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 7.454 sec.
@I [HLS-100] Command "db_write -model matrixMul_matrixMul_TRN_10 -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.01Total elapsed time: 7.466 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul_matrixMul_TRN_10_wrapper' 
@0 [HLS-0] -- Generating RTL for module 'matrixMul_matrixMul_TRN_10_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model matrixMul_matrixMul_TRN_10_wrapper -vendor xilinx -mg_file /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.compgen.tcl "
@I [RTGEN-100] Finished creating RTL model for 'matrixMul_matrixMul_TRN_10_wrapper'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.01Total elapsed time: 7.492 sec.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.493 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_10_wrapper -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/systemc/matrixMul_matrixMul_TRN_10_wrapper -synmodules matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.495 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_10_wrapper -style xilinx -f -lang vhdl -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/vhdl/matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.496 sec.
@I [HLS-100] Command "gen_rtl matrixMul_matrixMul_TRN_10_wrapper -style xilinx -f -lang vlog -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/verilog/matrixMul_matrixMul_TRN_10_wrapper "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.497 sec.
@I [HLS-100] Command "gen_tb_info matrixMul_matrixMul_TRN_10_wrapper -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper -p /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 7.499 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_10_wrapper -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_matrixMul_TRN_10_wrapper_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 7.503 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_10_wrapper -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_matrixMul_TRN_10_wrapper_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 7.504 sec.
@I [HLS-100] Command "report -model matrixMul_matrixMul_TRN_10_wrapper -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 7.523 sec.
@I [HLS-100] Command "db_write -model matrixMul_matrixMul_TRN_10_wrapper -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 7.526 sec.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixMul' 
@0 [HLS-0] -- Generating RTL for module 'matrixMul' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model matrixMul -vendor xilinx -mg_file /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'matrixMul/C' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/A' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/B' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/wA' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/wB' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/gridDim_x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/gridDim_y' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/gridDim_z' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/blockDim_x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/blockDim_y' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'matrixMul/blockDim_z' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'matrixMul' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'matrixMul/gridDim_z' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'matrixMul'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.05Total elapsed time: 7.591 sec.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 0.194 MB.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.592 sec.
@I [HLS-100] Command "gen_rtl matrixMul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/systemc/matrixMul -synmodules matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 7.596 sec.
@I [HLS-100] Command "gen_rtl matrixMul -istop -style xilinx -f -lang vhdl -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/vhdl/matrixMul "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.03Total elapsed time: 7.621 sec.
@I [HLS-100] Command "gen_rtl matrixMul -istop -style xilinx -f -lang vlog -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/verilog/matrixMul "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.01Total elapsed time: 7.635 sec.
@I [HLS-100] Command "export_constraint_db -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 7.636 sec.
@I [HLS-100] Command "report -model matrixMul -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.06Total elapsed time: 7.699 sec.
@I [HLS-100] Command "report -model matrixMul -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.sdaccel.xml -verbose -f -sdaccel "
@I [HLS-100] Command 'report' returned 0; elapsed 0.04Total elapsed time: 7.733 sec.
@I [HLS-100] Command "gen_tb_info matrixMul -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul -p /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 7.735 sec.
@I [HLS-100] Command "report -model matrixMul -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.02Total elapsed time: 7.753 sec.
@I [HLS-100] Command "report -model matrixMul -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/syn/report/matrixMul_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 7.766 sec.
@I [HLS-100] Command "report -model matrixMul -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.09Total elapsed time: 7.858 sec.
@I [HLS-100] Command "db_write -model matrixMul -o /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.02Total elapsed time: 7.883 sec.
@I [HLS-100] Command "sc_get_clocks matrixMul "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 7.937 sec.
@I [HLS-100] Command "sc_get_portdomain matrixMul "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 7.937 sec.
@I [HLS-0] Model list for RTL component generation: matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul
@I [HLS-0] Handling components in module [matrixMul_matrixMul_TRN_6] ... 
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.939 sec.
@I [HLS-0] Handling components in module [matrixMul_matrixMul_SNC_7] ... 
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.compgen.tcl "
@I [HLS-0] Found component matrixMul_fadd_32ns_32ns_32_5_full_dsp.
@I [HLS-0] Append model matrixMul_fadd_32ns_32ns_32_5_full_dsp
@I [HLS-0] Found component matrixMul_fmul_32ns_32ns_32_4_max_dsp.
@I [HLS-0] Append model matrixMul_fmul_32ns_32ns_32_4_max_dsp
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.940 sec.
@I [HLS-0] Handling components in module [matrixMul_matrixMul_TRN_10] ... 
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.941 sec.
@I [HLS-0] Handling components in module [matrixMul_matrixMul_TRN_10_wrapper] ... 
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.942 sec.
@I [HLS-0] Handling components in module [matrixMul] ... 
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.compgen.tcl "
@I [HLS-0] Found component matrixMul_Csub_block_block0.
@I [HLS-0] Append model matrixMul_Csub_block_block0
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.943 sec.
@I [HLS-0] Append model matrixMul_matrixMul_TRN_6
@I [HLS-0] Append model matrixMul_matrixMul_SNC_7
@I [HLS-0] Append model matrixMul_matrixMul_TRN_10
@I [HLS-0] Append model matrixMul_matrixMul_TRN_10_wrapper
@I [HLS-0] Append model matrixMul
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: matrixMul_fadd_32ns_32ns_32_5_full_dsp matrixMul_fmul_32ns_32ns_32_4_max_dsp matrixMul_Csub_block_block0 matrixMul_matrixMul_TRN_6 matrixMul_matrixMul_SNC_7 matrixMul_matrixMul_TRN_10 matrixMul_matrixMul_TRN_10_wrapper matrixMul
@I [HLS-0] To file: write model matrixMul_fadd_32ns_32ns_32_5_full_dsp
@I [HLS-0] To file: write model matrixMul_fmul_32ns_32ns_32_4_max_dsp
@I [HLS-0] To file: write model matrixMul_Csub_block_block0
@I [HLS-0] To file: write model matrixMul_matrixMul_TRN_6
@I [HLS-0] To file: write model matrixMul_matrixMul_SNC_7
@I [HLS-0] To file: write model matrixMul_matrixMul_TRN_10
@I [HLS-0] To file: write model matrixMul_matrixMul_TRN_10_wrapper
@I [HLS-0] To file: write model matrixMul
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0Total elapsed time: 7.945 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.950 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.952 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.952 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.953 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 7.955 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.955 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.956 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.959 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.960 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 7.963 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 7.969 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 7.980 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 7.980 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 7.995 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 8.6 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.7 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.17Total elapsed time: 8.176 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.177 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 8.183 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.22Total elapsed time: 8.183 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 8.186 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.23Total elapsed time: 8.186 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.23Total elapsed time: 8.186 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.189 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.189 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.190 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.191 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.192 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.192 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_6.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.193 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_SNC_7.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.05Total elapsed time: 8.269 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.270 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul_matrixMul_TRN_10_wrapper.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.271 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.compgen.tcl "
@I [RTMG-278] Implementing memory 'matrixMul_Csub_block_block0_ram' using block RAMs.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 8.287 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for matrixMul.
@I [VHDL-304] Generating VHDL RTL for matrixMul.
@I [VLOG-307] Generating Verilog RTL for matrixMul.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 1.65Total elapsed time: 8.356 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 4.22Total elapsed time: 8.356 sec.
@I [HLS-100] Command "cosim_design -trace_level none -rtl verilog -tool xsim "
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.358 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.367 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.429 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.436 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.437 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 8.438 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.440 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.440 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.440 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.443 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.444 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.447 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 8.453 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 8.464 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 8.464 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 8.478 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 8.490 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.491 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.17Total elapsed time: 8.656 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.658 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.663 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.23Total elapsed time: 8.664 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.666 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.23Total elapsed time: 8.667 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.23Total elapsed time: 8.667 sec.
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source /opt/xilinx/vivado/2016.2/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.670 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.671 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.671 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.673 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.674 sec.
@I [HLS-100] Command "is_encrypted /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matrixMul.cpp "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 8.735 sec.
@I [HLS-100] Command "is_encrypted /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/fcuda_gen/fcuda_gen_matmul.cpp "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 8.736 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.737 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.738 sec.
@I [COSIM-47] Using XSIM for RTL simulation.
@I [COSIM-14] Instrumenting C test bench ...
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.746 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.748 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.749 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.750 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 8.751 sec.
@W [COSIM-76] Bus port 'C' has a depth of '10240'. Insufficient depth may result in simulation mismatch or freeze.
@W [COSIM-76] Bus port 'A' has a depth of '3840'. Insufficient depth may result in simulation mismatch or freeze.
@W [COSIM-76] Bus port 'B' has a depth of '6144'. Insufficient depth may result in simulation mismatch or freeze.
@I [HLS-0] Marker-Pragma convertor: /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/./sim/autowrap/testbench/matrixMul.cpp_pre.cpp /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/./sim/autowrap/testbench/matrixMul.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
@I [HLS-0] Marker-Pragma convertor: ./sim/autowrap/testbench/matrixMul.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/matrixMul.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
@I [HLS-0] Marker-Pragma convertor: /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/./sim/autowrap/testbench/fcuda_gen_matmul.cpp_pre.cpp /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/./sim/autowrap/testbench/fcuda_gen_matmul.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
@I [HLS-0] Marker-Pragma convertor: ./sim/autowrap/testbench/fcuda_gen_matmul.cpp_pre.cpp.tb.cpp.line ./sim/autowrap/testbench/fcuda_gen_matmul.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
@I [HLS-100] Command "source .run_sim.tcl "
@I [COSIM-302] Starting C TB testing ... 
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.03Total elapsed time: 14.486 sec.
@I [COSIM-333] Generating C post check test bench ...
@I [COSIM-12] Generating RTL test bench ...
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.523 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 14.529 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.530 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.531 sec.
@I [HLS-100] Command "source ../tv/cdatafile/ref.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.533 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.534 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.534 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.535 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.537 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.553 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.570 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.588 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.589 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.589 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.771 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.773 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 14.776 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.777 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.778 sec.
@I [HLS-100] Command "source ../tv/cdatafile/ref.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.780 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.780 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.781 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.782 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.783 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.799 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.815 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.833 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.833 sec.
@I [HLS-100] Command "source /home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/.autopilot/db/matrixMul.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 14.834 sec.
@I [HLS-100] Command "source .run_sim.tcl "
@I [HLS-100] Command "source check_sim.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 39.805 sec.
@I [HLS-100] Command "source .sim.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 39.807 sec.
@I [COSIM-323] Starting verilog simulation. 
@I [COSIM-15] Starting XSIM ...
@I [COSIM-316] Starting C post checking ...
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.23Total elapsed time: 820.720 sec.
@I [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [HLS-100] Command 'cosim_design' returned 0; elapsed 1.85Total elapsed time: 820.803 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.01Total elapsed time: 820.823 sec.
