# Verilog-Mips-Pipeline
CSE 401 lab to implement a simulation of the MIPS Pipeline (Using Verilog)

Implements the MIPS architecture by simulating low level components such as Adders, Program Counter, Multiplexers, and so on, connecting them into the 5 stage MIPS pipeline.
