

================================================================
== Vitis HLS Report for 'backProp_8_8_10_s'
================================================================
* Date:           Fri Mar 21 12:03:44 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.221 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      532|      532|  5.320 us|  5.320 us|  532|  532|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%agg_result_7_0_local_0_loc = alloca i64 1"   --->   Operation 14 'alloca' 'agg_result_7_0_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%agg_result_6_0_local_0_loc = alloca i64 1"   --->   Operation 15 'alloca' 'agg_result_6_0_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%agg_result_5_0_local_0_loc = alloca i64 1"   --->   Operation 16 'alloca' 'agg_result_5_0_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%agg_result_4_0_local_0_loc = alloca i64 1"   --->   Operation 17 'alloca' 'agg_result_4_0_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%agg_result_3_0_local_0_loc = alloca i64 1"   --->   Operation 18 'alloca' 'agg_result_3_0_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%agg_result_2_0_local_0_loc = alloca i64 1"   --->   Operation 19 'alloca' 'agg_result_2_0_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%agg_result_1_0_local_0_loc = alloca i64 1"   --->   Operation 20 'alloca' 'agg_result_1_0_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_0_0_local_0_loc = alloca i64 1"   --->   Operation 21 'alloca' 'agg_result_0_0_local_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_01_loc = alloca i64 1"   --->   Operation 22 'alloca' 'mux_case_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_12_loc = alloca i64 1"   --->   Operation 23 'alloca' 'mux_case_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_23_loc = alloca i64 1"   --->   Operation 24 'alloca' 'mux_case_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_34_loc = alloca i64 1"   --->   Operation 25 'alloca' 'mux_case_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_45_loc = alloca i64 1"   --->   Operation 26 'alloca' 'mux_case_45_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_56_loc = alloca i64 1"   --->   Operation 27 'alloca' 'mux_case_56_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_67_loc = alloca i64 1"   --->   Operation 28 'alloca' 'mux_case_67_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_78_loc = alloca i64 1"   --->   Operation 29 'alloca' 'mux_case_78_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_i_91_loc = alloca i64 1"   --->   Operation 30 'alloca' 'add_i_91_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add_i_93_loc = alloca i64 1"   --->   Operation 31 'alloca' 'add_i_93_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_i_95_loc = alloca i64 1"   --->   Operation 32 'alloca' 'add_i_95_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add_i_97_loc = alloca i64 1"   --->   Operation 33 'alloca' 'add_i_97_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_i_99_loc = alloca i64 1"   --->   Operation 34 'alloca' 'add_i_99_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_i_911_loc = alloca i64 1"   --->   Operation 35 'alloca' 'add_i_911_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_i_913_loc = alloca i64 1"   --->   Operation 36 'alloca' 'add_i_913_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_i_915_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add_i_915_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_019_loc = alloca i64 1"   --->   Operation 38 'alloca' 'mux_case_019_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_122_loc = alloca i64 1"   --->   Operation 39 'alloca' 'mux_case_122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_226_loc = alloca i64 1"   --->   Operation 40 'alloca' 'mux_case_226_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_330_loc = alloca i64 1"   --->   Operation 41 'alloca' 'mux_case_330_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_433_loc = alloca i64 1"   --->   Operation 42 'alloca' 'mux_case_433_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_536_loc = alloca i64 1"   --->   Operation 43 'alloca' 'mux_case_536_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_639_loc = alloca i64 1"   --->   Operation 44 'alloca' 'mux_case_639_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_743_loc = alloca i64 1"   --->   Operation 45 'alloca' 'mux_case_743_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_0246_loc = alloca i64 1"   --->   Operation 46 'alloca' 'mux_case_0246_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_1349_loc = alloca i64 1"   --->   Operation 47 'alloca' 'mux_case_1349_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_2452_loc = alloca i64 1"   --->   Operation 48 'alloca' 'mux_case_2452_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_3555_loc = alloca i64 1"   --->   Operation 49 'alloca' 'mux_case_3555_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_4658_loc = alloca i64 1"   --->   Operation 50 'alloca' 'mux_case_4658_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_5761_loc = alloca i64 1"   --->   Operation 51 'alloca' 'mux_case_5761_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_6864_loc = alloca i64 1"   --->   Operation 52 'alloca' 'mux_case_6864_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_7967_loc = alloca i64 1"   --->   Operation 53 'alloca' 'mux_case_7967_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_01070_loc = alloca i64 1"   --->   Operation 54 'alloca' 'mux_case_01070_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_11173_loc = alloca i64 1"   --->   Operation 55 'alloca' 'mux_case_11173_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_21276_loc = alloca i64 1"   --->   Operation 56 'alloca' 'mux_case_21276_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_31379_loc = alloca i64 1"   --->   Operation 57 'alloca' 'mux_case_31379_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_41482_loc = alloca i64 1"   --->   Operation 58 'alloca' 'mux_case_41482_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_51585_loc = alloca i64 1"   --->   Operation 59 'alloca' 'mux_case_51585_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_61688_loc = alloca i64 1"   --->   Operation 60 'alloca' 'mux_case_61688_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_71791_loc = alloca i64 1"   --->   Operation 61 'alloca' 'mux_case_71791_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_01894_loc = alloca i64 1"   --->   Operation 62 'alloca' 'mux_case_01894_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_11997_loc = alloca i64 1"   --->   Operation 63 'alloca' 'mux_case_11997_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_220100_loc = alloca i64 1"   --->   Operation 64 'alloca' 'mux_case_220100_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_321103_loc = alloca i64 1"   --->   Operation 65 'alloca' 'mux_case_321103_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_422106_loc = alloca i64 1"   --->   Operation 66 'alloca' 'mux_case_422106_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_523109_loc = alloca i64 1"   --->   Operation 67 'alloca' 'mux_case_523109_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_624112_loc = alloca i64 1"   --->   Operation 68 'alloca' 'mux_case_624112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_725115_loc = alloca i64 1"   --->   Operation 69 'alloca' 'mux_case_725115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_026118_loc = alloca i64 1"   --->   Operation 70 'alloca' 'mux_case_026118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_127121_loc = alloca i64 1"   --->   Operation 71 'alloca' 'mux_case_127121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_228124_loc = alloca i64 1"   --->   Operation 72 'alloca' 'mux_case_228124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_329127_loc = alloca i64 1"   --->   Operation 73 'alloca' 'mux_case_329127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_430130_loc = alloca i64 1"   --->   Operation 74 'alloca' 'mux_case_430130_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_531133_loc = alloca i64 1"   --->   Operation 75 'alloca' 'mux_case_531133_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_632136_loc = alloca i64 1"   --->   Operation 76 'alloca' 'mux_case_632136_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_733139_loc = alloca i64 1"   --->   Operation 77 'alloca' 'mux_case_733139_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_034142_loc = alloca i64 1"   --->   Operation 78 'alloca' 'mux_case_034142_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_135145_loc = alloca i64 1"   --->   Operation 79 'alloca' 'mux_case_135145_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_236148_loc = alloca i64 1"   --->   Operation 80 'alloca' 'mux_case_236148_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_337151_loc = alloca i64 1"   --->   Operation 81 'alloca' 'mux_case_337151_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_438154_loc = alloca i64 1"   --->   Operation 82 'alloca' 'mux_case_438154_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_539157_loc = alloca i64 1"   --->   Operation 83 'alloca' 'mux_case_539157_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_640160_loc = alloca i64 1"   --->   Operation 84 'alloca' 'mux_case_640160_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_741163_loc = alloca i64 1"   --->   Operation 85 'alloca' 'mux_case_741163_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_042166_loc = alloca i64 1"   --->   Operation 86 'alloca' 'mux_case_042166_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_143169_loc = alloca i64 1"   --->   Operation 87 'alloca' 'mux_case_143169_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_244172_loc = alloca i64 1"   --->   Operation 88 'alloca' 'mux_case_244172_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_345175_loc = alloca i64 1"   --->   Operation 89 'alloca' 'mux_case_345175_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_446178_loc = alloca i64 1"   --->   Operation 90 'alloca' 'mux_case_446178_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_547181_loc = alloca i64 1"   --->   Operation 91 'alloca' 'mux_case_547181_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mux_case_648184_loc = alloca i64 1"   --->   Operation 92 'alloca' 'mux_case_648184_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_749187_loc = alloca i64 1"   --->   Operation 93 'alloca' 'mux_case_749187_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mux_case_050190_loc = alloca i64 1"   --->   Operation 94 'alloca' 'mux_case_050190_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_151193_loc = alloca i64 1"   --->   Operation 95 'alloca' 'mux_case_151193_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_252196_loc = alloca i64 1"   --->   Operation 96 'alloca' 'mux_case_252196_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_353199_loc = alloca i64 1"   --->   Operation 97 'alloca' 'mux_case_353199_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_454202_loc = alloca i64 1"   --->   Operation 98 'alloca' 'mux_case_454202_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_555205_loc = alloca i64 1"   --->   Operation 99 'alloca' 'mux_case_555205_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_656208_loc = alloca i64 1"   --->   Operation 100 'alloca' 'mux_case_656208_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_757211_loc = alloca i64 1"   --->   Operation 101 'alloca' 'mux_case_757211_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mux_case_058214_loc = alloca i64 1"   --->   Operation 102 'alloca' 'mux_case_058214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mux_case_159217_loc = alloca i64 1"   --->   Operation 103 'alloca' 'mux_case_159217_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mux_case_260220_loc = alloca i64 1"   --->   Operation 104 'alloca' 'mux_case_260220_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mux_case_361223_loc = alloca i64 1"   --->   Operation 105 'alloca' 'mux_case_361223_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mux_case_462226_loc = alloca i64 1"   --->   Operation 106 'alloca' 'mux_case_462226_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mux_case_563229_loc = alloca i64 1"   --->   Operation 107 'alloca' 'mux_case_563229_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mux_case_664232_loc = alloca i64 1"   --->   Operation 108 'alloca' 'mux_case_664232_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_765235_loc = alloca i64 1"   --->   Operation 109 'alloca' 'mux_case_765235_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_066238_loc = alloca i64 1"   --->   Operation 110 'alloca' 'mux_case_066238_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mux_case_167241_loc = alloca i64 1"   --->   Operation 111 'alloca' 'mux_case_167241_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mux_case_268244_loc = alloca i64 1"   --->   Operation 112 'alloca' 'mux_case_268244_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mux_case_369247_loc = alloca i64 1"   --->   Operation 113 'alloca' 'mux_case_369247_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_470250_loc = alloca i64 1"   --->   Operation 114 'alloca' 'mux_case_470250_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_571253_loc = alloca i64 1"   --->   Operation 115 'alloca' 'mux_case_571253_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_672256_loc = alloca i64 1"   --->   Operation 116 'alloca' 'mux_case_672256_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_773259_loc = alloca i64 1"   --->   Operation 117 'alloca' 'mux_case_773259_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%C_0 = alloca i64 1" [../layer.h:77->../layer.h:264]   --->   Operation 118 'alloca' 'C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%net_0 = alloca i64 1" [../layer.h:265]   --->   Operation 119 'alloca' 'net_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%d_activation_0 = alloca i64 1" [../layer.h:274]   --->   Operation 120 'alloca' 'd_activation_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 0"   --->   Operation 121 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%C_0_addr_24 = getelementptr i64 %C_0, i64 0, i64 1"   --->   Operation 122 'getelementptr' 'C_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 124 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_24"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 0"   --->   Operation 125 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%net_0_addr_87 = getelementptr i64 %net_0, i64 0, i64 1"   --->   Operation 126 'getelementptr' 'net_0_addr_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 128 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_87"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%C_0_addr_25 = getelementptr i64 %C_0, i64 0, i64 2"   --->   Operation 129 'getelementptr' 'C_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%C_0_addr_26 = getelementptr i64 %C_0, i64 0, i64 3"   --->   Operation 130 'getelementptr' 'C_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_25"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 132 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_26"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%net_0_addr_88 = getelementptr i64 %net_0, i64 0, i64 2"   --->   Operation 133 'getelementptr' 'net_0_addr_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%net_0_addr_89 = getelementptr i64 %net_0, i64 0, i64 3"   --->   Operation 134 'getelementptr' 'net_0_addr_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_88"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_89"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%C_0_addr_27 = getelementptr i64 %C_0, i64 0, i64 4"   --->   Operation 137 'getelementptr' 'C_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%C_0_addr_28 = getelementptr i64 %C_0, i64 0, i64 5"   --->   Operation 138 'getelementptr' 'C_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_27"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 140 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_28"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%net_0_addr_90 = getelementptr i64 %net_0, i64 0, i64 4"   --->   Operation 141 'getelementptr' 'net_0_addr_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%net_0_addr_91 = getelementptr i64 %net_0, i64 0, i64 5"   --->   Operation 142 'getelementptr' 'net_0_addr_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_90"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 144 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_91"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%C_0_addr_29 = getelementptr i64 %C_0, i64 0, i64 6"   --->   Operation 145 'getelementptr' 'C_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%C_0_addr_30 = getelementptr i64 %C_0, i64 0, i64 7"   --->   Operation 146 'getelementptr' 'C_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_29"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 148 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %C_0_addr_30"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%net_0_addr_92 = getelementptr i64 %net_0, i64 0, i64 6"   --->   Operation 149 'getelementptr' 'net_0_addr_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%net_0_addr_93 = getelementptr i64 %net_0, i64 0, i64 7"   --->   Operation 150 'getelementptr' 'net_0_addr_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_92"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 152 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i3 %net_0_addr_93"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%weights_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %weights_val"   --->   Operation 153 'read' 'weights_val_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%p_read_211 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read17"   --->   Operation 154 'read' 'p_read_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_read_212 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read16"   --->   Operation 155 'read' 'p_read_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%p_read_213 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read15"   --->   Operation 156 'read' 'p_read_213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_read_214 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read14"   --->   Operation 157 'read' 'p_read_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_read_215 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read13"   --->   Operation 158 'read' 'p_read_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%p_read_216 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read12"   --->   Operation 159 'read' 'p_read_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%p_read_217 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read11"   --->   Operation 160 'read' 'p_read_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%p_read10150 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read10"   --->   Operation 161 'read' 'p_read10150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1, i512 %weights_l3, i64 %mux_case_773259_loc, i64 %mux_case_672256_loc, i64 %mux_case_571253_loc, i64 %mux_case_470250_loc, i64 %mux_case_369247_loc, i64 %mux_case_268244_loc, i64 %mux_case_167241_loc, i64 %mux_case_066238_loc, i64 %mux_case_765235_loc, i64 %mux_case_664232_loc, i64 %mux_case_563229_loc, i64 %mux_case_462226_loc, i64 %mux_case_361223_loc, i64 %mux_case_260220_loc, i64 %mux_case_159217_loc, i64 %mux_case_058214_loc, i64 %mux_case_757211_loc, i64 %mux_case_656208_loc, i64 %mux_case_555205_loc, i64 %mux_case_454202_loc, i64 %mux_case_353199_loc, i64 %mux_case_252196_loc, i64 %mux_case_151193_loc, i64 %mux_case_050190_loc, i64 %mux_case_749187_loc, i64 %mux_case_648184_loc, i64 %mux_case_547181_loc, i64 %mux_case_446178_loc, i64 %mux_case_345175_loc, i64 %mux_case_244172_loc, i64 %mux_case_143169_loc, i64 %mux_case_042166_loc, i64 %mux_case_741163_loc, i64 %mux_case_640160_loc, i64 %mux_case_539157_loc, i64 %mux_case_438154_loc, i64 %mux_case_337151_loc, i64 %mux_case_236148_loc, i64 %mux_case_135145_loc, i64 %mux_case_034142_loc, i64 %mux_case_733139_loc, i64 %mux_case_632136_loc, i64 %mux_case_531133_loc, i64 %mux_case_430130_loc, i64 %mux_case_329127_loc, i64 %mux_case_228124_loc, i64 %mux_case_127121_loc, i64 %mux_case_026118_loc, i64 %mux_case_725115_loc, i64 %mux_case_624112_loc, i64 %mux_case_523109_loc, i64 %mux_case_422106_loc, i64 %mux_case_321103_loc, i64 %mux_case_220100_loc, i64 %mux_case_11997_loc, i64 %mux_case_01894_loc, i64 %mux_case_71791_loc, i64 %mux_case_61688_loc, i64 %mux_case_51585_loc, i64 %mux_case_41482_loc, i64 %mux_case_31379_loc, i64 %mux_case_21276_loc, i64 %mux_case_11173_loc, i64 %mux_case_01070_loc, i64 %mux_case_7967_loc, i64 %mux_case_6864_loc, i64 %mux_case_5761_loc, i64 %mux_case_4658_loc, i64 %mux_case_3555_loc, i64 %mux_case_2452_loc, i64 %mux_case_1349_loc, i64 %mux_case_0246_loc, i64 %mux_case_743_loc, i64 %mux_case_639_loc, i64 %mux_case_536_loc, i64 %mux_case_433_loc, i64 %mux_case_330_loc, i64 %mux_case_226_loc, i64 %mux_case_122_loc, i64 %mux_case_019_loc"   --->   Operation 162 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 163 [2/2] (2.13ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12, i64 %C_0, i4096 %weights_val_read, i64 %p_read10150, i64 %p_read_217, i64 %p_read_216, i64 %p_read_215, i64 %p_read_214, i64 %p_read_213, i64 %p_read_212, i64 %p_read_211"   --->   Operation 163 'call' 'call_ln0' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.84>
ST_6 : Operation 164 [1/2] (1.84ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1, i512 %weights_l3, i64 %mux_case_773259_loc, i64 %mux_case_672256_loc, i64 %mux_case_571253_loc, i64 %mux_case_470250_loc, i64 %mux_case_369247_loc, i64 %mux_case_268244_loc, i64 %mux_case_167241_loc, i64 %mux_case_066238_loc, i64 %mux_case_765235_loc, i64 %mux_case_664232_loc, i64 %mux_case_563229_loc, i64 %mux_case_462226_loc, i64 %mux_case_361223_loc, i64 %mux_case_260220_loc, i64 %mux_case_159217_loc, i64 %mux_case_058214_loc, i64 %mux_case_757211_loc, i64 %mux_case_656208_loc, i64 %mux_case_555205_loc, i64 %mux_case_454202_loc, i64 %mux_case_353199_loc, i64 %mux_case_252196_loc, i64 %mux_case_151193_loc, i64 %mux_case_050190_loc, i64 %mux_case_749187_loc, i64 %mux_case_648184_loc, i64 %mux_case_547181_loc, i64 %mux_case_446178_loc, i64 %mux_case_345175_loc, i64 %mux_case_244172_loc, i64 %mux_case_143169_loc, i64 %mux_case_042166_loc, i64 %mux_case_741163_loc, i64 %mux_case_640160_loc, i64 %mux_case_539157_loc, i64 %mux_case_438154_loc, i64 %mux_case_337151_loc, i64 %mux_case_236148_loc, i64 %mux_case_135145_loc, i64 %mux_case_034142_loc, i64 %mux_case_733139_loc, i64 %mux_case_632136_loc, i64 %mux_case_531133_loc, i64 %mux_case_430130_loc, i64 %mux_case_329127_loc, i64 %mux_case_228124_loc, i64 %mux_case_127121_loc, i64 %mux_case_026118_loc, i64 %mux_case_725115_loc, i64 %mux_case_624112_loc, i64 %mux_case_523109_loc, i64 %mux_case_422106_loc, i64 %mux_case_321103_loc, i64 %mux_case_220100_loc, i64 %mux_case_11997_loc, i64 %mux_case_01894_loc, i64 %mux_case_71791_loc, i64 %mux_case_61688_loc, i64 %mux_case_51585_loc, i64 %mux_case_41482_loc, i64 %mux_case_31379_loc, i64 %mux_case_21276_loc, i64 %mux_case_11173_loc, i64 %mux_case_01070_loc, i64 %mux_case_7967_loc, i64 %mux_case_6864_loc, i64 %mux_case_5761_loc, i64 %mux_case_4658_loc, i64 %mux_case_3555_loc, i64 %mux_case_2452_loc, i64 %mux_case_1349_loc, i64 %mux_case_0246_loc, i64 %mux_case_743_loc, i64 %mux_case_639_loc, i64 %mux_case_536_loc, i64 %mux_case_433_loc, i64 %mux_case_330_loc, i64 %mux_case_226_loc, i64 %mux_case_122_loc, i64 %mux_case_019_loc"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [1/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12, i64 %C_0, i4096 %weights_val_read, i64 %p_read10150, i64 %p_read_217, i64 %p_read_216, i64 %p_read_215, i64 %p_read_214, i64 %p_read_213, i64 %p_read_212, i64 %p_read_211"   --->   Operation 165 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.43>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%biases_val_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_val"   --->   Operation 166 'read' 'biases_val_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%p_read9149 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read9"   --->   Operation 167 'read' 'p_read9149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%p_read8148 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8"   --->   Operation 168 'read' 'p_read8148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%p_read7147 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7"   --->   Operation 169 'read' 'p_read7147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%p_read6146 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6"   --->   Operation 170 'read' 'p_read6146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%p_read5145 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5"   --->   Operation 171 'read' 'p_read5145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%p_read4144 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4"   --->   Operation 172 'read' 'p_read4144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%p_read3143 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3"   --->   Operation 173 'read' 'p_read3143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%p_read2142 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2"   --->   Operation 174 'read' 'p_read2142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%p_read1141 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1"   --->   Operation 175 'read' 'p_read1141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%p_read140 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read"   --->   Operation 176 'read' 'p_read140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%mux_case_773259_loc_load = load i64 %mux_case_773259_loc"   --->   Operation 177 'load' 'mux_case_773259_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%mux_case_672256_loc_load = load i64 %mux_case_672256_loc"   --->   Operation 178 'load' 'mux_case_672256_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_571253_loc_load = load i64 %mux_case_571253_loc"   --->   Operation 179 'load' 'mux_case_571253_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%mux_case_470250_loc_load = load i64 %mux_case_470250_loc"   --->   Operation 180 'load' 'mux_case_470250_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%mux_case_369247_loc_load = load i64 %mux_case_369247_loc"   --->   Operation 181 'load' 'mux_case_369247_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%mux_case_268244_loc_load = load i64 %mux_case_268244_loc"   --->   Operation 182 'load' 'mux_case_268244_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%mux_case_167241_loc_load = load i64 %mux_case_167241_loc"   --->   Operation 183 'load' 'mux_case_167241_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%mux_case_066238_loc_load = load i64 %mux_case_066238_loc"   --->   Operation 184 'load' 'mux_case_066238_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%mux_case_765235_loc_load = load i64 %mux_case_765235_loc"   --->   Operation 185 'load' 'mux_case_765235_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%mux_case_664232_loc_load = load i64 %mux_case_664232_loc"   --->   Operation 186 'load' 'mux_case_664232_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%mux_case_563229_loc_load = load i64 %mux_case_563229_loc"   --->   Operation 187 'load' 'mux_case_563229_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%mux_case_462226_loc_load = load i64 %mux_case_462226_loc"   --->   Operation 188 'load' 'mux_case_462226_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%mux_case_361223_loc_load = load i64 %mux_case_361223_loc"   --->   Operation 189 'load' 'mux_case_361223_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%mux_case_260220_loc_load = load i64 %mux_case_260220_loc"   --->   Operation 190 'load' 'mux_case_260220_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%mux_case_159217_loc_load = load i64 %mux_case_159217_loc"   --->   Operation 191 'load' 'mux_case_159217_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%mux_case_058214_loc_load = load i64 %mux_case_058214_loc"   --->   Operation 192 'load' 'mux_case_058214_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%mux_case_757211_loc_load = load i64 %mux_case_757211_loc"   --->   Operation 193 'load' 'mux_case_757211_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%mux_case_656208_loc_load = load i64 %mux_case_656208_loc"   --->   Operation 194 'load' 'mux_case_656208_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%mux_case_555205_loc_load = load i64 %mux_case_555205_loc"   --->   Operation 195 'load' 'mux_case_555205_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%mux_case_454202_loc_load = load i64 %mux_case_454202_loc"   --->   Operation 196 'load' 'mux_case_454202_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%mux_case_353199_loc_load = load i64 %mux_case_353199_loc"   --->   Operation 197 'load' 'mux_case_353199_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%mux_case_252196_loc_load = load i64 %mux_case_252196_loc"   --->   Operation 198 'load' 'mux_case_252196_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%mux_case_151193_loc_load = load i64 %mux_case_151193_loc"   --->   Operation 199 'load' 'mux_case_151193_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%mux_case_050190_loc_load = load i64 %mux_case_050190_loc"   --->   Operation 200 'load' 'mux_case_050190_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%mux_case_749187_loc_load = load i64 %mux_case_749187_loc"   --->   Operation 201 'load' 'mux_case_749187_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%mux_case_648184_loc_load = load i64 %mux_case_648184_loc"   --->   Operation 202 'load' 'mux_case_648184_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%mux_case_547181_loc_load = load i64 %mux_case_547181_loc"   --->   Operation 203 'load' 'mux_case_547181_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%mux_case_446178_loc_load = load i64 %mux_case_446178_loc"   --->   Operation 204 'load' 'mux_case_446178_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%mux_case_345175_loc_load = load i64 %mux_case_345175_loc"   --->   Operation 205 'load' 'mux_case_345175_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%mux_case_244172_loc_load = load i64 %mux_case_244172_loc"   --->   Operation 206 'load' 'mux_case_244172_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%mux_case_143169_loc_load = load i64 %mux_case_143169_loc"   --->   Operation 207 'load' 'mux_case_143169_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%mux_case_042166_loc_load = load i64 %mux_case_042166_loc"   --->   Operation 208 'load' 'mux_case_042166_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_741163_loc_load = load i64 %mux_case_741163_loc"   --->   Operation 209 'load' 'mux_case_741163_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%mux_case_640160_loc_load = load i64 %mux_case_640160_loc"   --->   Operation 210 'load' 'mux_case_640160_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%mux_case_539157_loc_load = load i64 %mux_case_539157_loc"   --->   Operation 211 'load' 'mux_case_539157_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_438154_loc_load = load i64 %mux_case_438154_loc"   --->   Operation 212 'load' 'mux_case_438154_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_337151_loc_load = load i64 %mux_case_337151_loc"   --->   Operation 213 'load' 'mux_case_337151_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_236148_loc_load = load i64 %mux_case_236148_loc"   --->   Operation 214 'load' 'mux_case_236148_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_135145_loc_load = load i64 %mux_case_135145_loc"   --->   Operation 215 'load' 'mux_case_135145_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_034142_loc_load = load i64 %mux_case_034142_loc"   --->   Operation 216 'load' 'mux_case_034142_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_733139_loc_load = load i64 %mux_case_733139_loc"   --->   Operation 217 'load' 'mux_case_733139_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_632136_loc_load = load i64 %mux_case_632136_loc"   --->   Operation 218 'load' 'mux_case_632136_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_531133_loc_load = load i64 %mux_case_531133_loc"   --->   Operation 219 'load' 'mux_case_531133_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_430130_loc_load = load i64 %mux_case_430130_loc"   --->   Operation 220 'load' 'mux_case_430130_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_329127_loc_load = load i64 %mux_case_329127_loc"   --->   Operation 221 'load' 'mux_case_329127_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_228124_loc_load = load i64 %mux_case_228124_loc"   --->   Operation 222 'load' 'mux_case_228124_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%mux_case_127121_loc_load = load i64 %mux_case_127121_loc"   --->   Operation 223 'load' 'mux_case_127121_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%mux_case_026118_loc_load = load i64 %mux_case_026118_loc"   --->   Operation 224 'load' 'mux_case_026118_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%mux_case_725115_loc_load = load i64 %mux_case_725115_loc"   --->   Operation 225 'load' 'mux_case_725115_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%mux_case_624112_loc_load = load i64 %mux_case_624112_loc"   --->   Operation 226 'load' 'mux_case_624112_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%mux_case_523109_loc_load = load i64 %mux_case_523109_loc"   --->   Operation 227 'load' 'mux_case_523109_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%mux_case_422106_loc_load = load i64 %mux_case_422106_loc"   --->   Operation 228 'load' 'mux_case_422106_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%mux_case_321103_loc_load = load i64 %mux_case_321103_loc"   --->   Operation 229 'load' 'mux_case_321103_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%mux_case_220100_loc_load = load i64 %mux_case_220100_loc"   --->   Operation 230 'load' 'mux_case_220100_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%mux_case_11997_loc_load = load i64 %mux_case_11997_loc"   --->   Operation 231 'load' 'mux_case_11997_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%mux_case_01894_loc_load = load i64 %mux_case_01894_loc"   --->   Operation 232 'load' 'mux_case_01894_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%mux_case_71791_loc_load = load i64 %mux_case_71791_loc"   --->   Operation 233 'load' 'mux_case_71791_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%mux_case_61688_loc_load = load i64 %mux_case_61688_loc"   --->   Operation 234 'load' 'mux_case_61688_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%mux_case_51585_loc_load = load i64 %mux_case_51585_loc"   --->   Operation 235 'load' 'mux_case_51585_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%mux_case_41482_loc_load = load i64 %mux_case_41482_loc"   --->   Operation 236 'load' 'mux_case_41482_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%mux_case_31379_loc_load = load i64 %mux_case_31379_loc"   --->   Operation 237 'load' 'mux_case_31379_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%mux_case_21276_loc_load = load i64 %mux_case_21276_loc"   --->   Operation 238 'load' 'mux_case_21276_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%mux_case_11173_loc_load = load i64 %mux_case_11173_loc"   --->   Operation 239 'load' 'mux_case_11173_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%mux_case_01070_loc_load = load i64 %mux_case_01070_loc"   --->   Operation 240 'load' 'mux_case_01070_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%mux_case_7967_loc_load = load i64 %mux_case_7967_loc"   --->   Operation 241 'load' 'mux_case_7967_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%mux_case_6864_loc_load = load i64 %mux_case_6864_loc"   --->   Operation 242 'load' 'mux_case_6864_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%mux_case_5761_loc_load = load i64 %mux_case_5761_loc"   --->   Operation 243 'load' 'mux_case_5761_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%mux_case_4658_loc_load = load i64 %mux_case_4658_loc"   --->   Operation 244 'load' 'mux_case_4658_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%mux_case_3555_loc_load = load i64 %mux_case_3555_loc"   --->   Operation 245 'load' 'mux_case_3555_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%mux_case_2452_loc_load = load i64 %mux_case_2452_loc"   --->   Operation 246 'load' 'mux_case_2452_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%mux_case_1349_loc_load = load i64 %mux_case_1349_loc"   --->   Operation 247 'load' 'mux_case_1349_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%mux_case_0246_loc_load = load i64 %mux_case_0246_loc"   --->   Operation 248 'load' 'mux_case_0246_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%mux_case_743_loc_load = load i64 %mux_case_743_loc"   --->   Operation 249 'load' 'mux_case_743_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%mux_case_639_loc_load = load i64 %mux_case_639_loc"   --->   Operation 250 'load' 'mux_case_639_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%mux_case_536_loc_load = load i64 %mux_case_536_loc"   --->   Operation 251 'load' 'mux_case_536_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%mux_case_433_loc_load = load i64 %mux_case_433_loc"   --->   Operation 252 'load' 'mux_case_433_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%mux_case_330_loc_load = load i64 %mux_case_330_loc"   --->   Operation 253 'load' 'mux_case_330_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%mux_case_226_loc_load = load i64 %mux_case_226_loc"   --->   Operation 254 'load' 'mux_case_226_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%mux_case_122_loc_load = load i64 %mux_case_122_loc"   --->   Operation 255 'load' 'mux_case_122_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%mux_case_019_loc_load = load i64 %mux_case_019_loc"   --->   Operation 256 'load' 'mux_case_019_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [2/2] (7.43ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1, i64 %mux_case_019_loc_load, i64 %mux_case_122_loc_load, i64 %mux_case_226_loc_load, i64 %mux_case_330_loc_load, i64 %mux_case_433_loc_load, i64 %mux_case_536_loc_load, i64 %mux_case_639_loc_load, i64 %mux_case_743_loc_load, i64 %p_read140, i64 %mux_case_0246_loc_load, i64 %mux_case_1349_loc_load, i64 %mux_case_2452_loc_load, i64 %mux_case_3555_loc_load, i64 %mux_case_4658_loc_load, i64 %mux_case_5761_loc_load, i64 %mux_case_6864_loc_load, i64 %mux_case_7967_loc_load, i64 %p_read1141, i64 %mux_case_01070_loc_load, i64 %mux_case_11173_loc_load, i64 %mux_case_21276_loc_load, i64 %mux_case_31379_loc_load, i64 %mux_case_41482_loc_load, i64 %mux_case_51585_loc_load, i64 %mux_case_61688_loc_load, i64 %mux_case_71791_loc_load, i64 %p_read2142, i64 %mux_case_01894_loc_load, i64 %mux_case_11997_loc_load, i64 %mux_case_220100_loc_load, i64 %mux_case_321103_loc_load, i64 %mux_case_422106_loc_load, i64 %mux_case_523109_loc_load, i64 %mux_case_624112_loc_load, i64 %mux_case_725115_loc_load, i64 %p_read3143, i64 %mux_case_026118_loc_load, i64 %mux_case_127121_loc_load, i64 %mux_case_228124_loc_load, i64 %mux_case_329127_loc_load, i64 %mux_case_430130_loc_load, i64 %mux_case_531133_loc_load, i64 %mux_case_632136_loc_load, i64 %mux_case_733139_loc_load, i64 %p_read4144, i64 %mux_case_034142_loc_load, i64 %mux_case_135145_loc_load, i64 %mux_case_236148_loc_load, i64 %mux_case_337151_loc_load, i64 %mux_case_438154_loc_load, i64 %mux_case_539157_loc_load, i64 %mux_case_640160_loc_load, i64 %mux_case_741163_loc_load, i64 %p_read5145, i64 %mux_case_042166_loc_load, i64 %mux_case_143169_loc_load, i64 %mux_case_244172_loc_load, i64 %mux_case_345175_loc_load, i64 %mux_case_446178_loc_load, i64 %mux_case_547181_loc_load, i64 %mux_case_648184_loc_load, i64 %mux_case_749187_loc_load, i64 %p_read6146, i64 %mux_case_050190_loc_load, i64 %mux_case_151193_loc_load, i64 %mux_case_252196_loc_load, i64 %mux_case_353199_loc_load, i64 %mux_case_454202_loc_load, i64 %mux_case_555205_loc_load, i64 %mux_case_656208_loc_load, i64 %mux_case_757211_loc_load, i64 %p_read7147, i64 %mux_case_058214_loc_load, i64 %mux_case_159217_loc_load, i64 %mux_case_260220_loc_load, i64 %mux_case_361223_loc_load, i64 %mux_case_462226_loc_load, i64 %mux_case_563229_loc_load, i64 %mux_case_664232_loc_load, i64 %mux_case_765235_loc_load, i64 %p_read8148, i64 %mux_case_066238_loc_load, i64 %mux_case_167241_loc_load, i64 %mux_case_268244_loc_load, i64 %mux_case_369247_loc_load, i64 %mux_case_470250_loc_load, i64 %mux_case_571253_loc_load, i64 %mux_case_672256_loc_load, i64 %mux_case_773259_loc_load, i64 %p_read9149, i64 %add_i_915_loc, i64 %add_i_913_loc, i64 %add_i_911_loc, i64 %add_i_99_loc, i64 %add_i_97_loc, i64 %add_i_95_loc, i64 %add_i_93_loc, i64 %add_i_91_loc, i64 %mux_case_78_loc, i64 %mux_case_67_loc, i64 %mux_case_56_loc, i64 %mux_case_45_loc, i64 %mux_case_34_loc, i64 %mux_case_23_loc, i64 %mux_case_12_loc, i64 %mux_case_01_loc"   --->   Operation 257 'call' 'call_ln0' <Predicate = true> <Delay = 7.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 258 [2/2] (2.13ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1, i64 %C_0, i512 %biases_val_read, i64 %net_0"   --->   Operation 258 'call' 'call_ln0' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 259 [1/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1, i64 %mux_case_019_loc_load, i64 %mux_case_122_loc_load, i64 %mux_case_226_loc_load, i64 %mux_case_330_loc_load, i64 %mux_case_433_loc_load, i64 %mux_case_536_loc_load, i64 %mux_case_639_loc_load, i64 %mux_case_743_loc_load, i64 %p_read140, i64 %mux_case_0246_loc_load, i64 %mux_case_1349_loc_load, i64 %mux_case_2452_loc_load, i64 %mux_case_3555_loc_load, i64 %mux_case_4658_loc_load, i64 %mux_case_5761_loc_load, i64 %mux_case_6864_loc_load, i64 %mux_case_7967_loc_load, i64 %p_read1141, i64 %mux_case_01070_loc_load, i64 %mux_case_11173_loc_load, i64 %mux_case_21276_loc_load, i64 %mux_case_31379_loc_load, i64 %mux_case_41482_loc_load, i64 %mux_case_51585_loc_load, i64 %mux_case_61688_loc_load, i64 %mux_case_71791_loc_load, i64 %p_read2142, i64 %mux_case_01894_loc_load, i64 %mux_case_11997_loc_load, i64 %mux_case_220100_loc_load, i64 %mux_case_321103_loc_load, i64 %mux_case_422106_loc_load, i64 %mux_case_523109_loc_load, i64 %mux_case_624112_loc_load, i64 %mux_case_725115_loc_load, i64 %p_read3143, i64 %mux_case_026118_loc_load, i64 %mux_case_127121_loc_load, i64 %mux_case_228124_loc_load, i64 %mux_case_329127_loc_load, i64 %mux_case_430130_loc_load, i64 %mux_case_531133_loc_load, i64 %mux_case_632136_loc_load, i64 %mux_case_733139_loc_load, i64 %p_read4144, i64 %mux_case_034142_loc_load, i64 %mux_case_135145_loc_load, i64 %mux_case_236148_loc_load, i64 %mux_case_337151_loc_load, i64 %mux_case_438154_loc_load, i64 %mux_case_539157_loc_load, i64 %mux_case_640160_loc_load, i64 %mux_case_741163_loc_load, i64 %p_read5145, i64 %mux_case_042166_loc_load, i64 %mux_case_143169_loc_load, i64 %mux_case_244172_loc_load, i64 %mux_case_345175_loc_load, i64 %mux_case_446178_loc_load, i64 %mux_case_547181_loc_load, i64 %mux_case_648184_loc_load, i64 %mux_case_749187_loc_load, i64 %p_read6146, i64 %mux_case_050190_loc_load, i64 %mux_case_151193_loc_load, i64 %mux_case_252196_loc_load, i64 %mux_case_353199_loc_load, i64 %mux_case_454202_loc_load, i64 %mux_case_555205_loc_load, i64 %mux_case_656208_loc_load, i64 %mux_case_757211_loc_load, i64 %p_read7147, i64 %mux_case_058214_loc_load, i64 %mux_case_159217_loc_load, i64 %mux_case_260220_loc_load, i64 %mux_case_361223_loc_load, i64 %mux_case_462226_loc_load, i64 %mux_case_563229_loc_load, i64 %mux_case_664232_loc_load, i64 %mux_case_765235_loc_load, i64 %p_read8148, i64 %mux_case_066238_loc_load, i64 %mux_case_167241_loc_load, i64 %mux_case_268244_loc_load, i64 %mux_case_369247_loc_load, i64 %mux_case_470250_loc_load, i64 %mux_case_571253_loc_load, i64 %mux_case_672256_loc_load, i64 %mux_case_773259_loc_load, i64 %p_read9149, i64 %add_i_915_loc, i64 %add_i_913_loc, i64 %add_i_911_loc, i64 %add_i_99_loc, i64 %add_i_97_loc, i64 %add_i_95_loc, i64 %add_i_93_loc, i64 %add_i_91_loc, i64 %mux_case_78_loc, i64 %mux_case_67_loc, i64 %mux_case_56_loc, i64 %mux_case_45_loc, i64 %mux_case_34_loc, i64 %mux_case_23_loc, i64 %mux_case_12_loc, i64 %mux_case_01_loc"   --->   Operation 259 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 260 [1/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_266_1, i64 %C_0, i512 %biases_val_read, i64 %net_0"   --->   Operation 260 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 261 [2/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1, i64 %net_0, i64 %d_activation_0"   --->   Operation 261 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 262 [1/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_22_1, i64 %net_0, i64 %d_activation_0"   --->   Operation 262 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.48>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%add_i_915_loc_load = load i64 %add_i_915_loc"   --->   Operation 263 'load' 'add_i_915_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%add_i_913_loc_load = load i64 %add_i_913_loc"   --->   Operation 264 'load' 'add_i_913_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%add_i_911_loc_load = load i64 %add_i_911_loc"   --->   Operation 265 'load' 'add_i_911_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%add_i_99_loc_load = load i64 %add_i_99_loc"   --->   Operation 266 'load' 'add_i_99_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%add_i_97_loc_load = load i64 %add_i_97_loc"   --->   Operation 267 'load' 'add_i_97_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%add_i_95_loc_load = load i64 %add_i_95_loc"   --->   Operation 268 'load' 'add_i_95_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%add_i_93_loc_load = load i64 %add_i_93_loc"   --->   Operation 269 'load' 'add_i_93_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%add_i_91_loc_load = load i64 %add_i_91_loc"   --->   Operation 270 'load' 'add_i_91_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%mux_case_78_loc_load = load i64 %mux_case_78_loc"   --->   Operation 271 'load' 'mux_case_78_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%mux_case_67_loc_load = load i64 %mux_case_67_loc"   --->   Operation 272 'load' 'mux_case_67_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%mux_case_56_loc_load = load i64 %mux_case_56_loc"   --->   Operation 273 'load' 'mux_case_56_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%mux_case_45_loc_load = load i64 %mux_case_45_loc"   --->   Operation 274 'load' 'mux_case_45_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%mux_case_34_loc_load = load i64 %mux_case_34_loc"   --->   Operation 275 'load' 'mux_case_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%mux_case_23_loc_load = load i64 %mux_case_23_loc"   --->   Operation 276 'load' 'mux_case_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%mux_case_12_loc_load = load i64 %mux_case_12_loc"   --->   Operation 277 'load' 'mux_case_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%mux_case_01_loc_load = load i64 %mux_case_01_loc"   --->   Operation 278 'load' 'mux_case_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [2/2] (0.48ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3, i64 %add_i_913_loc_load, i64 %add_i_911_loc_load, i64 %add_i_99_loc_load, i64 %add_i_97_loc_load, i64 %add_i_95_loc_load, i64 %add_i_93_loc_load, i64 %add_i_91_loc_load, i64 %add_i_915_loc_load, i64 %mux_case_78_loc_load, i64 %mux_case_67_loc_load, i64 %mux_case_56_loc_load, i64 %mux_case_45_loc_load, i64 %mux_case_34_loc_load, i64 %mux_case_23_loc_load, i64 %mux_case_12_loc_load, i64 %mux_case_01_loc_load, i64 %d_activation_0, i64 %agg_result_0_0_local_0_loc, i64 %agg_result_1_0_local_0_loc, i64 %agg_result_2_0_local_0_loc, i64 %agg_result_3_0_local_0_loc, i64 %agg_result_4_0_local_0_loc, i64 %agg_result_5_0_local_0_loc, i64 %agg_result_6_0_local_0_loc, i64 %agg_result_7_0_local_0_loc"   --->   Operation 279 'call' 'call_ln0' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 280 [1/2] (0.00ns)   --->   "%call_ln0 = call void @backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3, i64 %add_i_913_loc_load, i64 %add_i_911_loc_load, i64 %add_i_99_loc_load, i64 %add_i_97_loc_load, i64 %add_i_95_loc_load, i64 %add_i_93_loc_load, i64 %add_i_91_loc_load, i64 %add_i_915_loc_load, i64 %mux_case_78_loc_load, i64 %mux_case_67_loc_load, i64 %mux_case_56_loc_load, i64 %mux_case_45_loc_load, i64 %mux_case_34_loc_load, i64 %mux_case_23_loc_load, i64 %mux_case_12_loc_load, i64 %mux_case_01_loc_load, i64 %d_activation_0, i64 %agg_result_0_0_local_0_loc, i64 %agg_result_1_0_local_0_loc, i64 %agg_result_2_0_local_0_loc, i64 %agg_result_3_0_local_0_loc, i64 %agg_result_4_0_local_0_loc, i64 %agg_result_5_0_local_0_loc, i64 %agg_result_6_0_local_0_loc, i64 %agg_result_7_0_local_0_loc"   --->   Operation 280 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%agg_result_0_0_local_0_loc_load = load i64 %agg_result_0_0_local_0_loc"   --->   Operation 282 'load' 'agg_result_0_0_local_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%agg_result_1_0_local_0_loc_load = load i64 %agg_result_1_0_local_0_loc"   --->   Operation 283 'load' 'agg_result_1_0_local_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%agg_result_2_0_local_0_loc_load = load i64 %agg_result_2_0_local_0_loc"   --->   Operation 284 'load' 'agg_result_2_0_local_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%agg_result_3_0_local_0_loc_load = load i64 %agg_result_3_0_local_0_loc"   --->   Operation 285 'load' 'agg_result_3_0_local_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%agg_result_4_0_local_0_loc_load = load i64 %agg_result_4_0_local_0_loc"   --->   Operation 286 'load' 'agg_result_4_0_local_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%agg_result_5_0_local_0_loc_load = load i64 %agg_result_5_0_local_0_loc"   --->   Operation 287 'load' 'agg_result_5_0_local_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%agg_result_6_0_local_0_loc_load = load i64 %agg_result_6_0_local_0_loc"   --->   Operation 288 'load' 'agg_result_6_0_local_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%agg_result_7_0_local_0_loc_load = load i64 %agg_result_7_0_local_0_loc"   --->   Operation 289 'load' 'agg_result_7_0_local_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_0_0, i64 %agg_result_0_0_local_0_loc_load"   --->   Operation 290 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_1_0, i64 %agg_result_1_0_local_0_loc_load"   --->   Operation 291 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_2_0, i64 %agg_result_2_0_local_0_loc_load"   --->   Operation 292 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_3_0, i64 %agg_result_3_0_local_0_loc_load"   --->   Operation 293 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_4_0, i64 %agg_result_4_0_local_0_loc_load"   --->   Operation 294 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_5_0, i64 %agg_result_5_0_local_0_loc_load"   --->   Operation 295 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_6_0, i64 %agg_result_6_0_local_0_loc_load"   --->   Operation 296 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %agg_result_7_0, i64 %agg_result_7_0_local_0_loc_load"   --->   Operation 297 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%ret_ln295 = ret" [../layer.h:295]   --->   Operation 298 'ret' 'ret_ln295' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'alloca' operation 64 bit ('C[0]', ../layer.h:77->../layer.h:264) [155]  (0.000 ns)
	'getelementptr' operation 3 bit ('C_0_addr') [256]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:264 [264]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_25') [258]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:264 [266]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_27') [260]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:264 [268]  (0.790 ns)

 <State 4>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('C_0_addr_29') [262]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:264 [270]  (0.790 ns)

 <State 5>: 2.133ns
The critical path consists of the following:
	wire read operation ('weights_val_read') on port 'weights_val' [31]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_12' [272]  (2.133 ns)

 <State 6>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1' [158]  (1.846 ns)

 <State 7>: 7.439ns
The critical path consists of the following:
	wire read operation ('p_read9149') on port 'p_read9' [40]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_81_1' [239]  (7.439 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.489ns
The critical path consists of the following:
	'load' operation 64 bit ('add_i_915_loc_load') on local variable 'add_i_915_loc' [240]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'backProp<8, 8, 10>_Pipeline_VITIS_LOOP_284_3' [291]  (0.489 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
