Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Apr 28 19:13 2019
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/misc/scratch/abhat1/lowpower/project/Approxiamte_Computing_CNN/hw/multipliers/inter.vpd' was opened successfully.
Simulation complete, time is 1004350 ps.
With selected criteria, DVE has found 'results at time 100435
    wallace_16bit_tb.Product_wall_16[31:0]'.
Warning: [DVWW010] 
Seek hit end of values with no more matches.
With selected criteria, DVE has found 'results at time 1004350
    wallace_16bit_tb.Product_wall_16[31:0]'.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1004350 ps
CPU Time:      0.170 seconds;       Data structure size:   0.4Mb
Sun Apr 28 19:18:20 2019

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Sun Apr 28 19:18:21 2019
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'time'
Parsing design file 'adder.v'
Parsing design file 'wallace_16bit.v'
Parsing design file 'wallace_16bit_tb.v'
Parsing library file 'lib1'
Top Level Modules:
       timeunit
       wallace_16bit_tb
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module wallace_16bit_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _10261_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .227 seconds to compile + .022 seconds to elab + .196 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Apr 28 19:18 2019
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/misc/scratch/abhat1/lowpower/project/Approxiamte_Computing_CNN/hw/multipliers/inter.vpd' was opened successfully.
Simulation complete, time is 1504350 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1504350 ps
CPU Time:      0.110 seconds;       Data structure size:   0.4Mb
Sun Apr 28 19:19:04 2019

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Sun Apr 28 19:19:05 2019
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'time'
Parsing design file 'adder.v'
Parsing design file 'wallace_16bit.v'
Parsing design file 'wallace_16bit_tb.v'
Parsing library file 'lib1'
Top Level Modules:
       timeunit
       wallace_16bit_tb
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module wallace_16bit_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _15579_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libzerosoft_rt_stubs.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvirsim.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/liberrorinf.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsnpsmalloc.so    /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsnew.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libsimprofile.so /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/packages/synopsys_2015/vcs-mx/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .231 seconds to compile + .396 seconds to elab + .202 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP1_Full64; Runtime version K-2015.09-SP1_Full64;  Apr 28 19:19 2019
VCD+ Writer K-2015.09-SP1_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/misc/scratch/abhat1/lowpower/project/Approxiamte_Computing_CNN/hw/multipliers/inter.vpd' was opened successfully.
Simulation complete, time is 13504350 ps.
With selected criteria, DVE has found 'results at time 900
    wallace_16bit_tb.Product_wall_16[31:0]'.
With selected criteria, DVE has found 'results at time 1650
    wallace_16bit_tb.Product_wall_16[31:0]'.
With selected criteria, DVE has found 'results at time 2000
    wallace_16bit_tb.Product_wall_16[31:0]'.
With selected criteria, DVE has found 'results at time 2700
    wallace_16bit_tb.Product_wall_16[31:0]'.
With selected criteria, DVE has found 'results at time 3050
    wallace_16bit_tb.Product_wall_16[31:0]'.
With selected criteria, DVE has found 'results at time 4350
    wallace_16bit_tb.Product_wall_16[31:0]'.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 13504350 ps
CPU Time:      0.120 seconds;       Data structure size:   0.4Mb
Sun Apr 28 19:21:53 2019
