
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.77

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.42 source latency wr_ptr[2]$_DFFE_PN0P_/CLK ^
  -0.42 target latency mem[13][0]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: output_valid$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.05    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.14    0.15    0.87 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.14    0.00    0.87 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    19    0.10    0.17    0.21    1.08 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.17    0.00    1.08 ^ output_valid$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.08   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    0.23 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.06    0.19    0.42 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    0.42 ^ output_valid$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.42   clock reconvergence pessimism
                          0.36    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: wr_data[3] (input port clocked by core_clock)
Endpoint: mem[14][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ wr_data[3] (in)
                                         wr_data[3] (net)
                  0.00    0.00    0.20 ^ input6/A (sky130_fd_sc_hd__buf_6)
    16    0.07    0.14    0.15    0.35 ^ input6/X (sky130_fd_sc_hd__buf_6)
                                         net7 (net)
                  0.14    0.00    0.36 ^ mem[14][3]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.36   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    0.23 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.03    0.05    0.19    0.42 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_clk (net)
                  0.05    0.00    0.42 ^ mem[14][3]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.42   clock reconvergence pessimism
                         -0.13    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.05    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.14    0.15    0.87 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.14    0.00    0.87 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    19    0.10    0.17    0.21    1.08 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.17    0.01    1.09 ^ wr_ptr[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    5.23 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.18    5.42 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.05    0.00    5.42 ^ wr_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.42   clock reconvergence pessimism
                          0.19    5.60   library recovery time
                                  5.60   data required time
-----------------------------------------------------------------------------
                                  5.60   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    0.23 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.06    0.19    0.42 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    0.42 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.04    0.32    0.74 ^ rd_ptr[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[2] (net)
                  0.08    0.00    0.74 ^ _215_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.20    0.94 ^ _215_/X (sky130_fd_sc_hd__buf_4)
                                         _067_ (net)
                  0.15    0.00    0.94 ^ _216_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.19 ^ _216_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _068_ (net)
                  0.14    0.00    1.19 ^ _224_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.06    0.09    1.28 v _224_/Y (sky130_fd_sc_hd__inv_1)
                                         _154_ (net)
                  0.06    0.00    1.28 v _328_/A (sky130_fd_sc_hd__ha_1)
     4    0.02    0.12    0.37    1.66 v _328_/SUM (sky130_fd_sc_hd__ha_1)
                                         _156_ (net)
                  0.12    0.00    1.66 v _174_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.01    0.05    0.20    1.85 v _174_/X (sky130_fd_sc_hd__a21o_1)
                                         _047_ (net)
                  0.05    0.00    1.85 v _175_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.02    0.24    0.24    2.10 ^ _175_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _048_ (net)
                  0.24    0.00    2.10 ^ _177_/A (sky130_fd_sc_hd__xor2_4)
     7    0.04    0.30    0.32    2.42 ^ _177_/X (sky130_fd_sc_hd__xor2_4)
                                         _050_ (net)
                  0.30    0.00    2.42 ^ _178_/A (sky130_fd_sc_hd__clkinv_4)
     8    0.04    0.12    0.16    2.57 v _178_/Y (sky130_fd_sc_hd__clkinv_4)
                                         net19 (net)
                  0.12    0.00    2.58 v _191_/A1 (sky130_fd_sc_hd__a21boi_2)
     5    0.02    0.28    0.29    2.87 ^ _191_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _059_ (net)
                  0.28    0.00    2.87 ^ _198_/A (sky130_fd_sc_hd__buf_6)
    10    0.04    0.09    0.19    3.06 ^ _198_/X (sky130_fd_sc_hd__buf_6)
                                         _062_ (net)
                  0.09    0.00    3.07 ^ _200_/B (sky130_fd_sc_hd__and3_4)
     8    0.05    0.16    0.29    3.35 ^ _200_/X (sky130_fd_sc_hd__and3_4)
                                         _011_ (net)
                  0.16    0.00    3.35 ^ mem[4][3]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.35   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    5.23 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.19    5.42 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.05    0.00    5.42 ^ mem[4][3]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.42   clock reconvergence pessimism
                         -0.30    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  1.77   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.05    0.00    0.72 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.14    0.15    0.87 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.14    0.00    0.87 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    19    0.10    0.17    0.21    1.08 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.17    0.01    1.09 ^ wr_ptr[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    5.23 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.18    5.42 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.05    0.00    5.42 ^ wr_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.42   clock reconvergence pessimism
                          0.19    5.60   library recovery time
                                  5.60   data required time
-----------------------------------------------------------------------------
                                  5.60   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    0.23 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.06    0.19    0.42 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    0.42 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.04    0.32    0.74 ^ rd_ptr[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[2] (net)
                  0.08    0.00    0.74 ^ _215_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.20    0.94 ^ _215_/X (sky130_fd_sc_hd__buf_4)
                                         _067_ (net)
                  0.15    0.00    0.94 ^ _216_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.25    1.19 ^ _216_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _068_ (net)
                  0.14    0.00    1.19 ^ _224_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.06    0.09    1.28 v _224_/Y (sky130_fd_sc_hd__inv_1)
                                         _154_ (net)
                  0.06    0.00    1.28 v _328_/A (sky130_fd_sc_hd__ha_1)
     4    0.02    0.12    0.37    1.66 v _328_/SUM (sky130_fd_sc_hd__ha_1)
                                         _156_ (net)
                  0.12    0.00    1.66 v _174_/A1 (sky130_fd_sc_hd__a21o_1)
     1    0.01    0.05    0.20    1.85 v _174_/X (sky130_fd_sc_hd__a21o_1)
                                         _047_ (net)
                  0.05    0.00    1.85 v _175_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.02    0.24    0.24    2.10 ^ _175_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _048_ (net)
                  0.24    0.00    2.10 ^ _177_/A (sky130_fd_sc_hd__xor2_4)
     7    0.04    0.30    0.32    2.42 ^ _177_/X (sky130_fd_sc_hd__xor2_4)
                                         _050_ (net)
                  0.30    0.00    2.42 ^ _178_/A (sky130_fd_sc_hd__clkinv_4)
     8    0.04    0.12    0.16    2.57 v _178_/Y (sky130_fd_sc_hd__clkinv_4)
                                         net19 (net)
                  0.12    0.00    2.58 v _191_/A1 (sky130_fd_sc_hd__a21boi_2)
     5    0.02    0.28    0.29    2.87 ^ _191_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _059_ (net)
                  0.28    0.00    2.87 ^ _198_/A (sky130_fd_sc_hd__buf_6)
    10    0.04    0.09    0.19    3.06 ^ _198_/X (sky130_fd_sc_hd__buf_6)
                                         _062_ (net)
                  0.09    0.00    3.07 ^ _200_/B (sky130_fd_sc_hd__and3_4)
     8    0.05    0.16    0.29    3.35 ^ _200_/X (sky130_fd_sc_hd__and3_4)
                                         _011_ (net)
                  0.16    0.00    3.35 ^ mem[4][3]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.35   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.19    0.00    5.23 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.05    0.19    5.42 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.05    0.00    5.42 ^ mem[4][3]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.42   clock reconvergence pessimism
                         -0.30    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  1.77   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.0383102893829346

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6922

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.03294554352760315

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8994

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.42 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.42 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.32    0.74 ^ rd_ptr[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.20    0.94 ^ _215_/X (sky130_fd_sc_hd__buf_4)
   0.25    1.19 ^ _216_/X (sky130_fd_sc_hd__clkbuf_4)
   0.09    1.28 v _224_/Y (sky130_fd_sc_hd__inv_1)
   0.37    1.66 v _328_/SUM (sky130_fd_sc_hd__ha_1)
   0.20    1.85 v _174_/X (sky130_fd_sc_hd__a21o_1)
   0.24    2.10 ^ _175_/Y (sky130_fd_sc_hd__a21oi_2)
   0.32    2.42 ^ _177_/X (sky130_fd_sc_hd__xor2_4)
   0.16    2.57 v _178_/Y (sky130_fd_sc_hd__clkinv_4)
   0.30    2.87 ^ _191_/Y (sky130_fd_sc_hd__a21boi_2)
   0.20    3.06 ^ _198_/X (sky130_fd_sc_hd__buf_6)
   0.29    3.35 ^ _200_/X (sky130_fd_sc_hd__and3_4)
   0.00    3.35 ^ mem[4][3]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.35   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    5.42 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.42 ^ mem[4][3]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.42   clock reconvergence pessimism
  -0.30    5.12   library setup time
           5.12   data required time
---------------------------------------------------------
           5.12   data required time
          -3.35   data arrival time
---------------------------------------------------------
           1.77   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.42 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.42 ^ rd_ptr[4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.36    0.78 ^ rd_ptr[4]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.09    0.87 v _314_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.87 v rd_ptr[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           0.87   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.42 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.42 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    0.42   clock reconvergence pessimism
  -0.04    0.38   library hold time
           0.38   data required time
---------------------------------------------------------
           0.38   data required time
          -0.87   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4158

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4194

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.3539

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.7651

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
52.628283

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.61e-03   1.33e-04   1.42e-09   1.74e-03  37.8%
Combinational          7.66e-04   9.67e-04   9.53e-10   1.73e-03  37.7%
Clock                  6.65e-04   4.60e-04   2.59e-10   1.13e-03  24.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.04e-03   1.56e-03   2.63e-09   4.60e-03 100.0%
                          66.1%      33.9%       0.0%
