

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
================================================================
* Date:           Fri Jun  7 02:24:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   408964|   408964|  4.090 ms|  4.090 ms|  408964|  408964|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |   408962|   408962|         4|          1|          1|  408960|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      397|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      205|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      205|      528|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10ns_8ns_8ns_18_4_1_U10  |mac_muladd_10ns_8ns_8ns_18_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_306_p2     |         +|   0|  0|  26|          19|          18|
    |add_ln44_2_fu_178_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln44_fu_385_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln45_1_fu_333_p2     |         +|   0|  0|  26|          19|           8|
    |add_ln45_2_fu_263_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln45_fu_225_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln46_fu_257_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln47_1_fu_422_p2     |         +|   0|  0|  19|          19|          19|
    |add_ln48_fu_361_p2       |         +|   0|  0|  26|          19|           1|
    |sub_ln47_fu_416_p2       |         -|   0|  0|  19|          19|          19|
    |and_ln44_fu_219_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_172_p2      |      icmp|   0|  0|  14|          19|          18|
    |icmp_ln45_fu_193_p2      |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln46_fu_213_p2      |      icmp|   0|  0|  11|           8|           7|
    |or_ln45_fu_231_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln44_1_fu_199_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln44_2_fu_319_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln44_3_fu_391_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln44_4_fu_326_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln44_fu_312_p3    |    select|   0|  0|  19|           1|          19|
    |select_ln45_1_fu_237_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln45_2_fu_245_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln45_3_fu_346_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln45_4_fu_269_p3  |    select|   0|  0|  18|           1|           1|
    |select_ln45_fu_339_p3    |    select|   0|  0|  19|           1|          19|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_207_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 397|         211|         229|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_78                  |   9|          2|   10|         20|
    |idx_2_fu_82              |   9|          2|   19|         38|
    |idx_fu_74                |   9|          2|   19|         38|
    |indvar_flatten23_fu_86   |   9|          2|   18|         36|
    |indvar_flatten39_fu_98   |   9|          2|   19|         38|
    |indvars_iv192_fu_94      |   9|          2|   19|         38|
    |j_fu_70                  |   9|          2|    8|         16|
    |k_fu_90                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  117|        234|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |and_ln44_reg_516                     |   1|   0|    1|          0|
    |and_ln44_reg_516_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |i_fu_78                              |  10|   0|   10|          0|
    |icmp_ln45_reg_508                    |   1|   0|    1|          0|
    |idx_2_fu_82                          |  19|   0|   19|          0|
    |idx_fu_74                            |  19|   0|   19|          0|
    |indvar_flatten23_fu_86               |  18|   0|   18|          0|
    |indvar_flatten39_fu_98               |  19|   0|   19|          0|
    |indvars_iv192_fu_94                  |  19|   0|   19|          0|
    |j_fu_70                              |   8|   0|    8|          0|
    |k_fu_90                              |   2|   0|    2|          0|
    |select_ln45_1_reg_522                |   8|   0|    8|          0|
    |select_ln45_1_reg_522_pp0_iter2_reg  |   8|   0|    8|          0|
    |icmp_ln45_reg_508                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 205|  32|  142|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|y_Addr_A         |  out|   32|        bram|                                                                               y|         array|
|y_EN_A           |  out|    1|        bram|                                                                               y|         array|
|y_WEN_A          |  out|    1|        bram|                                                                               y|         array|
|y_Din_A          |  out|    8|        bram|                                                                               y|         array|
|y_Dout_A         |   in|    8|        bram|                                                                               y|         array|
|temp_V_address0  |  out|   19|   ap_memory|                                                                          temp_V|         array|
|temp_V_ce0       |  out|    1|   ap_memory|                                                                          temp_V|         array|
|temp_V_q0        |   in|    8|   ap_memory|                                                                          temp_V|         array|
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

