\hypertarget{struct_g_p_d_m_a___c_h___t}{}\section{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T Struct Reference}
\label{struct_g_p_d_m_a___c_h___t}\index{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}}


G\+P\+D\+MA Channel register block structure.  




{\ttfamily \#include $<$gpdma\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_d_m_a___c_h___t_a734e1803144cdaa3cfab1507fa4f05d9}{S\+R\+C\+A\+D\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_d_m_a___c_h___t_ab61baba3fc08a7ba4b0502d043ed6ccd}{D\+E\+S\+T\+A\+D\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_d_m_a___c_h___t_a240936dbac9f3a949572b3dd196bd83f}{L\+LI}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_d_m_a___c_h___t_a7b2997d55e2bbe71c2f99d5879ca75c3}{C\+O\+N\+T\+R\+OL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_d_m_a___c_h___t_a4f74d11c01d0d3203ceeebd9db2a50a8}{C\+O\+N\+F\+IG}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_g_p_d_m_a___c_h___t_ae6a0ee831032674d792f9da150e3025e}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}3\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+D\+MA Channel register block structure. 

Definition at line 52 of file gpdma\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_g_p_d_m_a___c_h___t_a4f74d11c01d0d3203ceeebd9db2a50a8}\label{struct_g_p_d_m_a___c_h___t_a4f74d11c01d0d3203ceeebd9db2a50a8}} 
\index{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}!C\+O\+N\+F\+IG@{C\+O\+N\+F\+IG}}
\index{C\+O\+N\+F\+IG@{C\+O\+N\+F\+IG}!G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}}
\subsubsection{\texorpdfstring{C\+O\+N\+F\+IG}{CONFIG}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+T\+::\+C\+O\+N\+F\+IG}

D\+MA Channel Configuration Register 

Definition at line 57 of file gpdma\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_g_p_d_m_a___c_h___t_a7b2997d55e2bbe71c2f99d5879ca75c3}\label{struct_g_p_d_m_a___c_h___t_a7b2997d55e2bbe71c2f99d5879ca75c3}} 
\index{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}!C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}}
\index{C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}!G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}}
\subsubsection{\texorpdfstring{C\+O\+N\+T\+R\+OL}{CONTROL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+T\+::\+C\+O\+N\+T\+R\+OL}

D\+MA Channel Control Register 

Definition at line 56 of file gpdma\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_g_p_d_m_a___c_h___t_ab61baba3fc08a7ba4b0502d043ed6ccd}\label{struct_g_p_d_m_a___c_h___t_ab61baba3fc08a7ba4b0502d043ed6ccd}} 
\index{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}!D\+E\+S\+T\+A\+D\+DR@{D\+E\+S\+T\+A\+D\+DR}}
\index{D\+E\+S\+T\+A\+D\+DR@{D\+E\+S\+T\+A\+D\+DR}!G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}}
\subsubsection{\texorpdfstring{D\+E\+S\+T\+A\+D\+DR}{DESTADDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+T\+::\+D\+E\+S\+T\+A\+D\+DR}

D\+MA Channel Destination Address Register 

Definition at line 54 of file gpdma\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_g_p_d_m_a___c_h___t_a240936dbac9f3a949572b3dd196bd83f}\label{struct_g_p_d_m_a___c_h___t_a240936dbac9f3a949572b3dd196bd83f}} 
\index{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}!L\+LI@{L\+LI}}
\index{L\+LI@{L\+LI}!G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}}
\subsubsection{\texorpdfstring{L\+LI}{LLI}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+T\+::\+L\+LI}

D\+MA Channel Linked List Item Register 

Definition at line 55 of file gpdma\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_g_p_d_m_a___c_h___t_ae6a0ee831032674d792f9da150e3025e}\label{struct_g_p_d_m_a___c_h___t_ae6a0ee831032674d792f9da150e3025e}} 
\index{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}3\mbox{]}}



Definition at line 58 of file gpdma\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_g_p_d_m_a___c_h___t_a734e1803144cdaa3cfab1507fa4f05d9}\label{struct_g_p_d_m_a___c_h___t_a734e1803144cdaa3cfab1507fa4f05d9}} 
\index{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}!S\+R\+C\+A\+D\+DR@{S\+R\+C\+A\+D\+DR}}
\index{S\+R\+C\+A\+D\+DR@{S\+R\+C\+A\+D\+DR}!G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T@{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}}
\subsubsection{\texorpdfstring{S\+R\+C\+A\+D\+DR}{SRCADDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+T\+::\+S\+R\+C\+A\+D\+DR}

D\+MA Channel Source Address Register 

Definition at line 53 of file gpdma\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{gpdma__18xx__43xx_8h}{gpdma\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
