

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    4 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_26VhTP
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_48awBv"
Running: cat _ptx_48awBv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QspVic
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QspVic --output-file  /dev/null 2> _ptx_48awBvinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_48awBv _ptx2_QspVic _ptx_48awBvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92032 (ipc=184.1) sim_rate=46016 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:13:10 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(19,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1261,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1261,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1262,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1263,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1269,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1269,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1269,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1270,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1270,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1271,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1271,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1274,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1274,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1274,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1274,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1275,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1276,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1277,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1278,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1280,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1283,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1283,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1283,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1284,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1285,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1286,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1287,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1287,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1292,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1298,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1298,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1299,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1299,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1299,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1300,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1300,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1301,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1301,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1302,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1302,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1302,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1303,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1304,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1304,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1304,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1305,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1306,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1306,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1307,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1307,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1308,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1309,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1310,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1310,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1312,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1313,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1318,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1318,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1318,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1319,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1319,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1319,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1319,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1319,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1319,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1320,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1320,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1320,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1320,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1321,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1322,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1322,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1323,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1323,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1324,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1325,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1325,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1326,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1332,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1332,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1332,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1332,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1334,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1334,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1336,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1336,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1336,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1338,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1338,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1339,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1339,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1339,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1340,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1340,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1340,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1341,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1344,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1345,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1346,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1347,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1347,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1348,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1348,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1349,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1354,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1354,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1355,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1356,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1356,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1356,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1357,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1358,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1358,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1359,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1360,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1374,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1375,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1378,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1379,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(99,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1380,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1380,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1381,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1382,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(149,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 464936 (ipc=310.0) sim_rate=154978 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:13:11 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(168,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1779,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1780,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1782,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1782,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1782,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1783,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1783,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1784,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1804,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1805,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1814,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1815,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1819,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1819,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1820,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1820,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1832,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1833,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1834,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1835,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1838,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1838,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1838,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1838,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1839,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1839,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1840,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1840,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1841,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1842,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1847,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1848,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1850,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1851,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1856,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1857,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1861,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1862,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1875,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1877,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1878,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1880,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1880,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1881,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1882,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1890,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1891,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1902,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1903,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1904,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1904,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1905,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1905,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1905,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1906,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1907,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1907,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1907,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1908,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1908,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1910,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1916,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1917,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1919,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1933,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1934,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1938,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1938,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1939,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1940,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1942,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1950,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1958,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1959,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1963,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1963,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1964,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1965,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1965,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1979,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1980,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1981,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1997,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1997,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1998,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1998,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2001,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2002,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2009,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2010,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2011,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2012,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2014,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2015,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2021,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2022,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2025,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2026,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2028,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2029,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2030,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2031,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2034,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2035,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2035,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2035,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2036,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2036,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2037,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2038,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2040,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2041,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(138,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2043,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2043,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2044,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2044,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2044,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2045,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2048,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2048,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2049,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2050,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2052,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2053,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2053,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2054,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2058,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2058,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2058,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2059,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2064,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2071,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2079,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2082,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2083,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2083,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2101,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2106,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2109,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2109,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2175,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(237,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2246,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2248,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2253,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2261,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2266,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2270,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2278,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2296,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2304,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2311,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2313,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2344,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2355,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2363,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2363,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2372,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2376,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2384,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2388,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2396,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2397,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2397,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2399,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2415,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2420,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2421,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2425,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2426,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2426,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2433,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2436,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2442,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2446,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2448,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2453,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2457,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2470,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2475,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2491,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2493,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2494,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2499,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 903157 (ipc=361.3) sim_rate=225789 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:13:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2510,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2511,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2516,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2516,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2527,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2527,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2530,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2548,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2555,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2558,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2559,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2564,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2574,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2579,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2586,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2589,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5989,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5990
gpu_sim_insn = 917736
gpu_ipc =     153.2113
gpu_tot_sim_cycle = 5990
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     153.2113
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 289
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[14]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7105	W0_Idle:15943	W0_Scoreboard:28143	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 454 
averagemflatency = 298 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5989 
mrq_lat_table:167 	20 	69 	61 	63 	45 	105 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	471 	67 	0 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1595         0      5971         0         0         0         0         0         0         0       934       899      1763      1775         0         0 
dram[1]:      1182         0         0         0         0         0         0         0         0         0       938       906      1747      1797         0      4010 
dram[2]:         0         0         0      3125         0      1622         0         0         0      4349       941       910      1751      1543         0         0 
dram[3]:         0         0         0      5154         0      4752         0         0         0         0       947       919      1774      1766         0         0 
dram[4]:         0      3937         0         0         0      5557         0         0         0         0      1290      2621      1785      1785      3194         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       918       922      1754      1738      5631         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         126    none      none      none      none      none      none      none         276       334       297       302    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         281       333       274       317    none         266
dram[2]:     none      none      none         126    none         272    none      none      none         126       275       344       294       314    none      none  
dram[3]:     none      none      none         125    none         126    none      none      none      none         290       364       300       314    none      none  
dram[4]:     none         126    none      none      none         125    none      none      none      none         307       329       274       314       267    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         273       356       293       313       273    none  
maximum mf latency per bank:
dram[0]:        283         0       252         0         0         0         0         0         0         0       302       397       334       372         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       388       318       405         0       272
dram[2]:          0         0         0       252         0       272         0         0         0       252       293       387       355       454         0         0
dram[3]:          0         0         0       251         0       252         0         0         0         0       307       426       334       399         0         0
dram[4]:          0       252         0         0         0       251         0         0         0         0       288       422       319       386       272         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       281       396       354       422       273         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f218fcbae70 :  mf: uid= 33579, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5989), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7530 n_act=9 n_pre=3 n_req=92 n_rd=363 n_write=1 bw_util=0.09208
n_activity=1337 dram_eff=0.5445
bk0: 16a 7781i bk1: 0a 7902i bk2: 3a 7879i bk3: 0a 7903i bk4: 0a 7904i bk5: 0a 7904i bk6: 0a 7906i bk7: 0a 7908i bk8: 0a 7908i bk9: 0a 7908i bk10: 80a 7656i bk11: 88a 7443i bk12: 88a 7572i bk13: 88a 7357i bk14: 0a 7904i bk15: 0a 7905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.421326
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7528 n_act=6 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.09411
n_activity=1268 dram_eff=0.5868
bk0: 8a 7866i bk1: 0a 7902i bk2: 0a 7903i bk3: 0a 7905i bk4: 0a 7905i bk5: 0a 7905i bk6: 0a 7906i bk7: 0a 7909i bk8: 0a 7909i bk9: 0a 7910i bk10: 80a 7654i bk11: 88a 7435i bk12: 96a 7546i bk13: 88a 7431i bk14: 0a 7904i bk15: 12a 7862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.441943
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7544 n_act=7 n_pre=0 n_req=91 n_rd=352 n_write=3 bw_util=0.08981
n_activity=1273 dram_eff=0.5577
bk0: 0a 7906i bk1: 0a 7907i bk2: 0a 7907i bk3: 4a 7878i bk4: 0a 7905i bk5: 4a 7882i bk6: 0a 7906i bk7: 0a 7908i bk8: 0a 7908i bk9: 4a 7879i bk10: 80a 7662i bk11: 88a 7403i bk12: 88a 7517i bk13: 84a 7347i bk14: 0a 7904i bk15: 0a 7905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.567291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7554 n_act=6 n_pre=0 n_req=88 n_rd=344 n_write=2 bw_util=0.08753
n_activity=1181 dram_eff=0.5859
bk0: 0a 7906i bk1: 0a 7907i bk2: 0a 7908i bk3: 4a 7879i bk4: 0a 7906i bk5: 4a 7877i bk6: 0a 7904i bk7: 0a 7906i bk8: 0a 7907i bk9: 0a 7907i bk10: 80a 7643i bk11: 88a 7396i bk12: 88a 7571i bk13: 80a 7421i bk14: 0a 7902i bk15: 0a 7904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.539843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7517 n_act=10 n_pre=3 n_req=97 n_rd=372 n_write=4 bw_util=0.09512
n_activity=1404 dram_eff=0.5356
bk0: 0a 7902i bk1: 4a 7875i bk2: 0a 7902i bk3: 0a 7907i bk4: 0a 7907i bk5: 4a 7879i bk6: 0a 7907i bk7: 0a 7910i bk8: 0a 7911i bk9: 0a 7912i bk10: 96a 7552i bk11: 92a 7328i bk12: 88a 7582i bk13: 80a 7427i bk14: 8a 7869i bk15: 0a 7901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.44384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7906 n_nop=7553 n_act=5 n_pre=0 n_req=87 n_rd=348 n_write=0 bw_util=0.08803
n_activity=1147 dram_eff=0.6068
bk0: 0a 7905i bk1: 0a 7906i bk2: 0a 7906i bk3: 0a 7906i bk4: 0a 7906i bk5: 0a 7907i bk6: 0a 7907i bk7: 0a 7907i bk8: 0a 7907i bk9: 0a 7907i bk10: 88a 7620i bk11: 88a 7374i bk12: 88a 7513i bk13: 80a 7359i bk14: 4a 7882i bk15: 0a 7903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.534025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.92114
	minimum = 6
	maximum = 34
Network latency average = 8.73238
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.0271
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00737031
	minimum = 0.00550918 (at node 13)
	maximum = 0.0128548 (at node 15)
Accepted packet rate average = 0.00737031
	minimum = 0.00550918 (at node 13)
	maximum = 0.0128548 (at node 15)
Injected flit rate average = 0.0214431
	minimum = 0.00550918 (at node 13)
	maximum = 0.0572621 (at node 15)
Accepted flit rate average= 0.0214431
	minimum = 0.00701169 (at node 19)
	maximum = 0.0440735 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.92114 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.73238 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.0271 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00737031 (1 samples)
	minimum = 0.00550918 (1 samples)
	maximum = 0.0128548 (1 samples)
Accepted packet rate average = 0.00737031 (1 samples)
	minimum = 0.00550918 (1 samples)
	maximum = 0.0128548 (1 samples)
Injected flit rate average = 0.0214431 (1 samples)
	minimum = 0.00550918 (1 samples)
	maximum = 0.0572621 (1 samples)
Accepted flit rate average = 0.0214431 (1 samples)
	minimum = 0.00701169 (1 samples)
	maximum = 0.0440735 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1497 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5990)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5990)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5990)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5990)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5990)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5990)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5990)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(38,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(20,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(59,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,5990)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,5990)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (376,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,5990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(377,5990)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (387,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(388,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (388,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(389,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,5990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,5990)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (393,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(394,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (394,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5990)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(395,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (397,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(398,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (401,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (401,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(402,5990)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(402,5990)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(25,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (407,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(408,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (408,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(409,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (411,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(412,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (417,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(418,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (418,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (418,5990), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(419,5990)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(420,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,5990)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5990)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (434,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(435,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (436,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(437,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (437,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(438,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (448,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(449,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (450,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (450,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (450,5990), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(451,5990)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(451,5990)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(452,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (454,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (454,5990), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(455,5990)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(456,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (456,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(457,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (457,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,5990)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(458,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (460,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (460,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (460,5990), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(461,5990)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(461,5990)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(462,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (465,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(466,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (466,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (466,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (466,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(467,5990)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(467,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (467,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(468,5990)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(468,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (468,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(469,5990)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (472,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(473,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (473,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(474,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (481,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(482,5990)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(482,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (486,5990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(487,5990)
GPGPU-Sim uArch: cycles simulated: 6490  inst.: 1280073 (ipc=724.7) sim_rate=256014 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:13:13 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(69,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (548,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(549,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (551,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(552,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (553,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(554,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (559,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (559,5990), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(560,5990)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(561,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (564,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (564,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (564,5990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(565,5990)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(565,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (565,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(566,5990)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(566,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (566,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(567,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (568,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(569,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (573,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (573,5990), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(574,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (574,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (574,5990), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(575,5990)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(575,5990)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(576,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (576,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,5990), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(577,5990)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (578,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (578,5990), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(579,5990)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(580,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (589,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (589,5990), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(590,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (590,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (590,5990), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(591,5990)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(591,5990)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(592,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (594,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(595,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (597,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(598,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (602,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(603,5990)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (608,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(609,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (609,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(610,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (612,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(613,5990)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(127,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (735,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(736,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (741,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(742,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (755,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(756,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (757,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(758,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (762,5990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(763,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (766,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(767,5990)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(160,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (774,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(775,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (778,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(779,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (784,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(785,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (792,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(793,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (793,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(794,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (795,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (795,5990), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(796,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (796,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(797,5990)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(797,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (799,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(800,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (801,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(802,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (802,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(803,5990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (804,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (804,5990), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,5990)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(806,5990)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(807,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (824,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(825,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (825,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(826,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (826,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(827,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (827,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (827,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(828,5990)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(828,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (828,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(829,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (830,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(831,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (833,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(834,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (834,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(835,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (846,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(847,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (847,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(848,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (854,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(855,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (856,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(857,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (861,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(862,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (874,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(875,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (880,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(881,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (883,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(884,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (893,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (893,5990), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(894,5990)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(895,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (899,5990), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (900,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(901,5990)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(901,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (901,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (901,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(902,5990)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(902,5990)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(208,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (911,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(912,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (915,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(916,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (919,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (919,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(920,5990)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5990)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(921,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (927,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(928,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (930,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(931,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (932,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(933,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (933,5990), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(934,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (936,5990), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(937,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (938,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5990)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(939,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (939,5990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(940,5990)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (941,5990), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(942,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (944,5990), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(945,5990)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (959,5990), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(960,5990)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (977,5990), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(978,5990)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (995,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(996,5990)
GPGPU-Sim uArch: cycles simulated: 6990  inst.: 1649980 (ipc=732.2) sim_rate=274996 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:13:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1003,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1004,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1016,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1017,5990)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1017,5990), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1018,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5990), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5990)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1021,5990), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1022,5990)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1024,5990), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1025,5990)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(233,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1027,5990), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1028,5990)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1035,5990), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1036,5990)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1036,5990), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1037,5990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1038,5990), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1039,5990)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1039,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1039,5990), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1040,5990)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1041,5990)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1047,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1047,5990), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1048,5990)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1049,5990)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1050,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1050,5990), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1051,5990)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1052,5990)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1057,5990), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1058,5990)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1058,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1061,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1063,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1067,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1068,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1070,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1074,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1077,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1077,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1081,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1120,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1125,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1140,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1152,5990), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(243,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1168,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1173,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1176,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1176,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1180,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1184,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1184,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1186,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1188,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1189,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1196,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1198,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1201,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1202,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1203,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1203,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1203,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1207,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1212,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1213,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1215,5990), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1221,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1228,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1228,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1228,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1236,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1240,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1242,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1246,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1249,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1258,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1259,5990), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1263,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1269,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1270,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1277,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1280,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1286,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1288,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1293,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1296,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1299,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1303,5990), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1303,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1306,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1306,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1308,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1310,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1313,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1326,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1330,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1342,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1351,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1360,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1362,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1363,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1365,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1369,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1387,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1397,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1407,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1410,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1413,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1414,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1419,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1420,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1431,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2803,5990), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3833,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4363,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4437,5990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 10490  inst.: 1836456 (ipc=204.2) sim_rate=262350 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:13:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4670,5990), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4990,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5606,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6069,5990), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6070
gpu_sim_insn = 919016
gpu_ipc =     151.4030
gpu_tot_sim_cycle = 12060
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     152.3012
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 289
gpu_stall_icnt2sh    = 379
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 971
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 448, Miss = 160, Miss_rate = 0.357, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 318, Miss = 90, Miss_rate = 0.283, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[4]: Access = 358, Miss = 111, Miss_rate = 0.310, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 410, Miss = 140, Miss_rate = 0.341, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[9]: Access = 318, Miss = 94, Miss_rate = 0.296, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[13]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1263
	L1D_total_cache_miss_rate = 0.2748
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36854
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 971
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7934	W0_Idle:31604	W0_Scoreboard:56623	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 454 
averagemflatency = 222 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12059 
mrq_lat_table:291 	20 	91 	68 	65 	45 	105 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1323 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	879 	228 	1 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1595      3646      5971      4068         0         0         0      4490      2515      3609      2142      2947      1763      1775      1743      3090 
dram[1]:      1182         0         0         0      4238      3004         0      2743       910         0      1666       906      1747      1797      2250      4010 
dram[2]:         0      4652      4016      3125         0      2385         0      4972         0      4349       941       910      1751      1845      2122      3899 
dram[3]:      1212      3015      2322      5154         0      4752      2331      3243      4249      4063       947       919      1774      1903      2391      2450 
dram[4]:      3407      3937         0         0         0      5557      2794         0      4666      2840      1290      2621      1785      1785      3194      2501 
dram[5]:      1349      2376      2226      1401      2731      1447      3438      1399      3479      3543       918       922      1754      1738      5631      1846 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       126       160       126    none      none      none         126       177       124       407       479       464       472       267       273
dram[1]:          0    none      none      none         125       125    none         204       273    none         415       490       414       467       273       377
dram[2]:     none         126       126       160    none         179    none         126    none         152       411       517       444       467       415       273
dram[3]:        273       126       124       160    none         197       133       124       126       272       447       543       454       430       265       265
dram[4]:        125       197    none      none      none         160       125    none         178       126       692       448       392       451       300       313
dram[5]:        278       147       125       281       124       272       125       273       125       126       433       506       463       454       309       267
maximum mf latency per bank:
dram[0]:        283       252       252       252         0         0         0       252       272       252       302       397       334       372       273       282
dram[1]:          0         0         0         0       251       251         0       282       273         0       290       388       318       405       273       272
dram[2]:          0       252       252       252         0       272         0       252         0       282       293       387       355       454       272       273
dram[3]:        273       252       252       251         0       252       267       252       252       272       307       426       334       399       272       273
dram[4]:        251       252         0         0         0       251       253         0       274       252       288       422       319       386       272       272
dram[5]:        278       251       251       281       252       272       251       273       251       252       281       396       354       422       282       274

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15455 n_act=19 n_pre=6 n_req=117 n_rd=428 n_write=10 bw_util=0.05503
n_activity=1892 dram_eff=0.463
bk0: 16a 15790i bk1: 4a 15884i bk2: 8a 15865i bk3: 4a 15885i bk4: 0a 15917i bk5: 0a 15919i bk6: 0a 15922i bk7: 4a 15895i bk8: 8a 15859i bk9: 8a 15869i bk10: 84a 15626i bk11: 92a 15411i bk12: 92a 15572i bk13: 88a 15368i bk14: 12a 15874i bk15: 8a 15871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.214537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15477 n_act=14 n_pre=3 n_req=109 n_rd=420 n_write=4 bw_util=0.05327
n_activity=1708 dram_eff=0.4965
bk0: 8a 15878i bk1: 0a 15915i bk2: 0a 15916i bk3: 0a 15919i bk4: 4a 15891i bk5: 4a 15889i bk6: 0a 15920i bk7: 12a 15825i bk8: 4a 15896i bk9: 0a 15919i bk10: 84a 15625i bk11: 88a 15445i bk12: 100a 15546i bk13: 92a 15431i bk14: 4a 15893i bk15: 20a 15853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.222578
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15470 n_act=18 n_pre=6 n_req=115 n_rd=412 n_write=12 bw_util=0.05327
n_activity=1852 dram_eff=0.4579
bk0: 0a 15918i bk1: 4a 15891i bk2: 4a 15883i bk3: 8a 15869i bk4: 0a 15919i bk5: 8a 15837i bk6: 0a 15917i bk7: 4a 15891i bk8: 0a 15918i bk9: 24a 15753i bk10: 80a 15670i bk11: 88a 15415i bk12: 92a 15496i bk13: 92a 15292i bk14: 4a 15893i bk15: 4a 15894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.285714
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15451 n_act=18 n_pre=3 n_req=119 n_rd=436 n_write=10 bw_util=0.05604
n_activity=1952 dram_eff=0.457
bk0: 4a 15896i bk1: 4a 15889i bk2: 8a 15868i bk3: 8a 15866i bk4: 0a 15916i bk5: 4a 15890i bk6: 4a 15870i bk7: 8a 15872i bk8: 4a 15892i bk9: 4a 15898i bk10: 84a 15620i bk11: 88a 15406i bk12: 92a 15575i bk13: 88a 15365i bk14: 16a 15859i bk15: 20a 15852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.271579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f2184150fa0 :  mf: uid= 59587, sid04:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12059), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15430 n_act=17 n_pre=5 n_req=125 n_rd=455 n_write=11 bw_util=0.05855
n_activity=2005 dram_eff=0.4648
bk0: 4a 15885i bk1: 4a 15886i bk2: 0a 15913i bk3: 0a 15919i bk4: 0a 15920i bk5: 7a 15873i bk6: 8a 15865i bk7: 0a 15921i bk8: 8a 15860i bk9: 4a 15894i bk10: 100a 15529i bk11: 96a 15318i bk12: 88a 15593i bk13: 92a 15410i bk14: 32a 15814i bk15: 12a 15872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.22283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15918 n_nop=15451 n_act=19 n_pre=3 n_req=118 n_rd=436 n_write=9 bw_util=0.05591
n_activity=1863 dram_eff=0.4777
bk0: 4a 15895i bk1: 12a 15847i bk2: 4a 15891i bk3: 4a 15885i bk4: 8a 15862i bk5: 4a 15896i bk6: 4a 15890i bk7: 4a 15898i bk8: 4a 15890i bk9: 4a 15891i bk10: 92a 15596i bk11: 88a 15384i bk12: 88a 15525i bk13: 84a 15361i bk14: 16a 15815i bk15: 16a 15852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.267622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 116, Miss = 51, Miss_rate = 0.440, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 105, Miss = 54, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 158, Miss = 60, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 103, Miss = 54, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1334
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4850
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5896
icnt_total_pkts_simt_to_mem=1520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82995
	minimum = 6
	maximum = 32
Network latency average = 8.39499
	minimum = 6
	maximum = 24
Slowest packet = 1403
Flit latency average = 7.17427
	minimum = 6
	maximum = 20
Slowest flit = 3988
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00900604
	minimum = 0.00461285 (at node 8)
	maximum = 0.0182867 (at node 6)
Accepted packet rate average = 0.00900604
	minimum = 0.00461285 (at node 8)
	maximum = 0.0182867 (at node 6)
Injected flit rate average = 0.0240893
	minimum = 0.00461285 (at node 8)
	maximum = 0.047117 (at node 23)
Accepted flit rate average= 0.0240893
	minimum = 0.00807249 (at node 19)
	maximum = 0.0578254 (at node 6)
Injected packet length average = 2.6748
Accepted packet length average = 2.6748
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.87554 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Network latency average = 8.56368 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.10069 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00818817 (2 samples)
	minimum = 0.00506102 (2 samples)
	maximum = 0.0155707 (2 samples)
Accepted packet rate average = 0.00818817 (2 samples)
	minimum = 0.00506102 (2 samples)
	maximum = 0.0155707 (2 samples)
Injected flit rate average = 0.0227662 (2 samples)
	minimum = 0.00506102 (2 samples)
	maximum = 0.0521895 (2 samples)
Accepted flit rate average = 0.0227662 (2 samples)
	minimum = 0.00754209 (2 samples)
	maximum = 0.0509494 (2 samples)
Injected packet size average = 2.78038 (2 samples)
Accepted packet size average = 2.78038 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1722 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12060)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12060)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12060)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12060)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12060)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12060)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(65,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(80,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (371,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (371,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(372,12060)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(372,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (373,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(374,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,12060)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (389,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (389,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(390,12060)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(390,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (391,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (391,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(392,12060)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(392,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (392,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(393,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (393,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (393,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(394,12060)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(394,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (401,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(402,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (409,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (409,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(410,12060)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(410,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (413,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(414,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (415,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(416,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (421,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(422,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (423,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,12060)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(424,12060)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(41,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (429,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(430,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (433,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (433,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,12060), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(434,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (434,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(435,12060)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(435,12060)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(436,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (437,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(438,12060)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (441,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(442,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,12060)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (446,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(447,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (454,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (454,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(455,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (455,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(456,12060)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(456,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (461,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,12060), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(462,12060)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (462,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,12060)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (467,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(468,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,12060)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (478,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (478,12060), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(479,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(480,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (485,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(486,12060)
GPGPU-Sim uArch: cycles simulated: 12560  inst.: 2196602 (ipc=719.7) sim_rate=274575 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:13:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (537,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (537,12060), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(538,12060)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(539,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (546,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(547,12060)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(96,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (558,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (558,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (558,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (558,12060), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(559,12060)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(559,12060)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(559,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(560,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (560,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (560,12060), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(561,12060)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(562,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (563,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (563,12060), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(564,12060)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(565,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (571,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(572,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (572,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (572,12060), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(573,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,12060), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,12060)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(574,12060)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (581,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(582,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (582,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(583,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (589,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (589,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (589,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(590,12060)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(590,12060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(591,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(594,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (595,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (595,12060), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(596,12060)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (601,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(602,12060)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(143,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (688,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(689,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (700,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(701,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (708,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(709,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (715,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(716,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (729,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(730,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (739,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(740,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (742,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(743,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (743,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(744,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (753,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(754,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (759,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(760,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (763,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(764,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (767,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(768,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (782,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(783,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (784,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(785,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (786,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(787,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (797,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (797,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(798,12060)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(798,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (800,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(801,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (804,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(805,12060)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(171,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (811,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(812,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (816,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(817,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (822,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(823,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (823,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(824,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (828,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(829,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (829,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(830,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (830,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (830,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(831,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(831,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (832,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(833,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (837,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (837,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(838,12060)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(838,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (840,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(841,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (842,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(843,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (848,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(849,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (861,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(862,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (862,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(863,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (868,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(869,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (872,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(873,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (877,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(878,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (883,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(884,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (885,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(886,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (886,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(887,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (893,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(894,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (896,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(897,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (903,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (903,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(904,12060)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(904,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (904,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (904,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(905,12060)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(905,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (909,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(910,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (913,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(914,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (919,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(920,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (921,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(922,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (927,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(928,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (928,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(929,12060)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(182,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (937,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(938,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (945,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(946,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (947,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(948,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (955,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (955,12060), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(956,12060)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(957,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (964,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(965,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (974,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(975,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (975,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(976,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (998,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(999,12060)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1010,12060), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1011,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1015,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1030,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1030,12060), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1031,12060)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1032,12060)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1034,12060), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1035,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1048,12060), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1049,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1050,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1051,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1055,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1056,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1058,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1059,12060)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1060,12060), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1061,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1061,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1062,12060)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(235,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1071,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1072,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1078,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1079,12060)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1079,12060), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1080,12060)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1086,12060), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1087,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1093,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1094,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1099,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1100,12060)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1104,12060), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1105,12060)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1114,12060), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1115,12060)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1132,12060), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1133,12060)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1146,12060), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1147,12060)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1148,12060), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1149,12060)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1152,12060), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1153,12060)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1154,12060), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1155,12060)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1159,12060), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1160,12060)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1167,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1167,12060), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1168,12060)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1168,12060)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1178,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1179,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1180,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1193,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1195,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1199,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1208,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1209,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1209,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1209,12060), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(242,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1217,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1223,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1228,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1230,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1230,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1233,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1240,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1249,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1254,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1258,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1264,12060), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1267,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1268,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1273,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1280,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1297,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1303,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1307,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1314,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1314,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1318,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1320,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1338,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1355,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1369,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1378,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1382,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1388,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1390,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1399,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1402,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1403,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1412,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1418,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1437,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1468,12060), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13560  inst.: 2753518 (ipc=611.2) sim_rate=305946 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:13:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2644,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2806,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2898,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3254,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3299,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3327,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3363,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3495,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3521,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3653,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3744,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3769,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3881,12060), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3906,12060), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16060  inst.: 2760282 (ipc=230.9) sim_rate=276028 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:13:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4040,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4167,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4303,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4334,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4383,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4432,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4558,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4576,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4581,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4729,12060), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4794,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4844,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4938,12060), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4991,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5047,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5048,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5304,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5339,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5500,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5566,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5567,12060), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5659,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5812,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5866,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5975,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6059,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6065,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6767,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6767,12060), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6768
gpu_sim_insn = 926846
gpu_ipc =     136.9453
gpu_tot_sim_cycle = 18828
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     146.7813
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 289
gpu_stall_icnt2sh    = 645
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 750, Miss = 280, Miss_rate = 0.373, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 854, Miss = 332, Miss_rate = 0.389, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[2]: Access = 642, Miss = 215, Miss_rate = 0.335, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[3]: Access = 710, Miss = 253, Miss_rate = 0.356, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[4]: Access = 672, Miss = 239, Miss_rate = 0.356, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 568, Miss = 187, Miss_rate = 0.329, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[6]: Access = 684, Miss = 241, Miss_rate = 0.352, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[7]: Access = 572, Miss = 175, Miss_rate = 0.306, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[8]: Access = 616, Miss = 202, Miss_rate = 0.328, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[9]: Access = 626, Miss = 207, Miss_rate = 0.331, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 632, Miss = 210, Miss_rate = 0.332, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[11]: Access = 572, Miss = 166, Miss_rate = 0.290, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[12]: Access = 492, Miss = 140, Miss_rate = 0.285, Pending_hits = 285, Reservation_fails = 0
	L1D_cache_core[13]: Access = 446, Miss = 118, Miss_rate = 0.265, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[14]: Access = 460, Miss = 133, Miss_rate = 0.289, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3098
	L1D_total_cache_miss_rate = 0.3333
	L1D_total_cache_pending_hits = 4413
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1061
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60303
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 376, 150, 150, 150, 120, 120, 346, 120, 120, 120, 120, 120, 150, 150, 150, 337, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 105, 105, 105, 105, 275, 105, 105, 105, 219, 105, 105, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3206
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2037
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8837	W0_Idle:67989	W0_Scoreboard:143924	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16296 {8:2037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 277032 {136:2037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 454 
averagemflatency = 196 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18827 
mrq_lat_table:974 	30 	113 	130 	107 	54 	105 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2210 	1009 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3264 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1640 	409 	3 	0 	0 	0 	0 	2 	9 	35 	889 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1595      3646      5971      4068      2319      3082      1549      4490      2515      3609      2142      2947      1763      1775      1743      3090 
dram[1]:      2198      2969      1391      3538      4238      3004      2199      2743       944      3503      1666      2821      1747      1797      2250      4010 
dram[2]:      1200      4652      4016      3125      2975      2385      2665      4972      2344      4349      2885       910      2088      1845      2122      3899 
dram[3]:      1847      3015      2322      5154      2218      4752      2331      3243      4249      4063      2145       919      1774      1903      2391      2450 
dram[4]:      3407      3937      3096      1571      1014      5557      2794      1463      4666      2840      1290      4199      1785      1785      3194      2501 
dram[5]:      1349      2376      2226      1401      2731      1447      3438      1539      3479      3543      1211       922      1754      1771      5631      1846 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  4.285714 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1531/264 = 5.799242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 325
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        411       150       170       183       124       142       157       184       157       174       534       601       678       674       373       324
dram[1]:        115       125       159       132       158       138       130       189       191       125       514       637       592       615       332       502
dram[2]:        151       157       150       177       182       182       129       174       137       192       529       759       617       657       327       347
dram[3]:        191       142       175       178       184       187       143       192       175       134       568       708       606       560       368       335
dram[4]:        146       188       124       156       157       167       152       138       193       154      2425       562       524       652       459       356
dram[5]:        156       198       175       190       178       142       167       143       134       176       573       721       604       638       429       321
maximum mf latency per bank:
dram[0]:        283       283       282       286       256       272       273       289       272       282       302       397       334       372       273       282
dram[1]:        285       256       274       265       266       252       273       286       281       264       290       388       318       405       277       281
dram[2]:        273       260       286       289       274       287       278       285       276       282       293       387       355       454       277       285
dram[3]:        281       254       284       287       276       282       267       281       290       272       307       426       334       399       272       273
dram[4]:        271       282       252       282       282       284       253       278       282       270       288       422       319       386       283       287
dram[5]:        278       282       299       285       287       272       258       281       251       288       281       396       354       422       282       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24851 n_nop=23920 n_act=41 n_pre=25 n_req=259 n_rd=808 n_write=57 bw_util=0.06961
n_activity=4565 dram_eff=0.379
bk0: 36a 24596i bk1: 28a 24635i bk2: 32a 24581i bk3: 20a 24688i bk4: 24a 24710i bk5: 20a 24673i bk6: 20a 24699i bk7: 20a 24709i bk8: 28a 24652i bk9: 24a 24666i bk10: 92a 24514i bk11: 112a 24178i bk12: 108a 24459i bk13: 96a 24270i bk14: 68a 24662i bk15: 80a 24534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.152831
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24851 n_nop=23926 n_act=41 n_pre=25 n_req=256 n_rd=804 n_write=55 bw_util=0.06913
n_activity=4424 dram_eff=0.3883
bk0: 20a 24692i bk1: 12a 24761i bk2: 20a 24698i bk3: 4a 24804i bk4: 28a 24631i bk5: 20a 24732i bk6: 20a 24634i bk7: 64a 24353i bk8: 40a 24545i bk9: 28a 24659i bk10: 100a 24380i bk11: 100a 24231i bk12: 128a 24351i bk13: 112a 24252i bk14: 52a 24668i bk15: 56a 24617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.166351
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f21848b4030 :  mf: uid= 92848, sid03:w25, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18827), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24851 n_nop=23958 n_act=42 n_pre=26 n_req=247 n_rd=771 n_write=54 bw_util=0.0664
n_activity=4295 dram_eff=0.3842
bk0: 16a 24701i bk1: 16a 24724i bk2: 28a 24621i bk3: 32a 24617i bk4: 8a 24779i bk5: 28a 24580i bk6: 12a 24742i bk7: 31a 24602i bk8: 24a 24619i bk9: 64a 24312i bk10: 88a 24531i bk11: 92a 24307i bk12: 112a 24304i bk13: 100a 24200i bk14: 56a 24669i bk15: 64a 24630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.203895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24851 n_nop=23960 n_act=47 n_pre=31 n_req=237 n_rd=768 n_write=45 bw_util=0.06543
n_activity=4375 dram_eff=0.3717
bk0: 32a 24582i bk1: 16a 24740i bk2: 20a 24703i bk3: 20a 24673i bk4: 12a 24756i bk5: 12a 24741i bk6: 16a 24735i bk7: 24a 24682i bk8: 40a 24548i bk9: 40a 24571i bk10: 100a 24455i bk11: 100a 24233i bk12: 108a 24465i bk13: 120a 24113i bk14: 60a 24677i bk15: 48a 24718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.188725
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24851 n_nop=23863 n_act=50 n_pre=34 n_req=268 n_rd=848 n_write=56 bw_util=0.07275
n_activity=4745 dram_eff=0.381
bk0: 28a 24653i bk1: 24a 24619i bk2: 8a 24794i bk3: 32a 24652i bk4: 36a 24559i bk5: 40a 24549i bk6: 20a 24729i bk7: 28a 24614i bk8: 24a 24669i bk9: 20a 24709i bk10: 104a 24422i bk11: 104a 24179i bk12: 116a 24281i bk13: 108a 24250i bk14: 80a 24569i bk15: 76a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.15943
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24851 n_nop=23899 n_act=43 n_pre=27 n_req=264 n_rd=824 n_write=58 bw_util=0.07098
n_activity=4500 dram_eff=0.392
bk0: 24a 24701i bk1: 40a 24565i bk2: 40a 24528i bk3: 28a 24618i bk4: 32a 24603i bk5: 20a 24701i bk6: 20a 24717i bk7: 36a 24613i bk8: 28a 24669i bk9: 20a 24649i bk10: 100a 24446i bk11: 88a 24315i bk12: 104a 24386i bk13: 100a 24206i bk14: 68a 24577i bk15: 76a 24533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.193795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 290, Miss = 102, Miss_rate = 0.352, Pending_hits = 6, Reservation_fails = 231
L2_cache_bank[1]: Access = 247, Miss = 100, Miss_rate = 0.405, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 269, Miss = 102, Miss_rate = 0.379, Pending_hits = 6, Reservation_fails = 107
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 203, Miss = 86, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 257, Miss = 107, Miss_rate = 0.416, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 227, Miss = 97, Miss_rate = 0.427, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 95, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 597, Miss = 104, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 245, Miss = 108, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 249, Miss = 104, Miss_rate = 0.418, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 230, Miss = 102, Miss_rate = 0.443, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3279
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3678
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=11697
icnt_total_pkts_simt_to_mem=4446
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.94627
	minimum = 6
	maximum = 32
Network latency average = 7.72134
	minimum = 6
	maximum = 21
Slowest packet = 2879
Flit latency average = 6.70517
	minimum = 6
	maximum = 17
Slowest flit = 7906
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0212875
	minimum = 0.00856974 (at node 13)
	maximum = 0.0648641 (at node 23)
Accepted packet rate average = 0.0212875
	minimum = 0.00856974 (at node 13)
	maximum = 0.0648641 (at node 23)
Injected flit rate average = 0.0477574
	minimum = 0.0110816 (at node 13)
	maximum = 0.116874 (at node 23)
Accepted flit rate average= 0.0477574
	minimum = 0.0245272 (at node 19)
	maximum = 0.116726 (at node 23)
Injected packet length average = 2.24344
Accepted packet length average = 2.24344
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.56579 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.6667 (3 samples)
Network latency average = 8.2829 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.3333 (3 samples)
Flit latency average = 6.96885 (3 samples)
	minimum = 6 (3 samples)
	maximum = 23.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0125546 (3 samples)
	minimum = 0.00623059 (3 samples)
	maximum = 0.0320018 (3 samples)
Accepted packet rate average = 0.0125546 (3 samples)
	minimum = 0.00623059 (3 samples)
	maximum = 0.0320018 (3 samples)
Injected flit rate average = 0.0310966 (3 samples)
	minimum = 0.00706786 (3 samples)
	maximum = 0.0737509 (3 samples)
Accepted flit rate average = 0.0310966 (3 samples)
	minimum = 0.0132038 (3 samples)
	maximum = 0.0728749 (3 samples)
Injected packet size average = 2.47691 (3 samples)
Accepted packet size average = 2.47691 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1882 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18828)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18828)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18828)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18828)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18828)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18828)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18828)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(37,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(71,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (374,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(375,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (392,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(393,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (398,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(399,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (401,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(402,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (413,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(414,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (420,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(421,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (422,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(423,18828)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (432,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(433,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (436,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(437,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (439,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(440,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (447,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (447,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(448,18828)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(448,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (452,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(453,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (453,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (453,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(454,18828)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(454,18828)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(105,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (464,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(465,18828)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (486,18828), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(487,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (487,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(488,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (493,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(494,18828)
GPGPU-Sim uArch: cycles simulated: 19328  inst.: 3103661 (ipc=680.1) sim_rate=282151 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:13:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (502,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(503,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (513,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(514,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (519,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(520,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (527,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(528,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (531,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(532,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (532,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(533,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (534,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(535,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (535,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(536,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (542,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(543,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (543,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(544,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (545,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(546,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (582,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(583,18828)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(119,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (668,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(669,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (681,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(682,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (703,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(704,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(753,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (764,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(765,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (775,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(776,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (784,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(785,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (809,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(810,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (830,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(831,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (838,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(839,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (855,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(856,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (880,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(881,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1018,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1019,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1022,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1023,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1090,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1091,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1103,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1104,18828)
GPGPU-Sim uArch: cycles simulated: 20828  inst.: 3265303 (ipc=250.9) sim_rate=272108 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:13:20 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2047,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2048,18828)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(139,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2422,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2423,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2495,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2496,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2581,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2582,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2804,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2805,18828)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2903,18828), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2904,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2996,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2997,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3020,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3021,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3179,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3180,18828)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3216,18828), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3217,18828)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3228,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3229,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3233,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(3234,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3280,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3281,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3313,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3314,18828)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3316,18828), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3317,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3317,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3318,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3400,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3401,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3422,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3423,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3429,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3430,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3455,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3456,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3617,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3618,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3623,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3624,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3813,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3814,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3843,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3844,18828)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3856,18828), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3857,18828)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(163,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3870,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3871,18828)
GPGPU-Sim uArch: cycles simulated: 22828  inst.: 3370582 (ipc=151.7) sim_rate=259275 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:13:21 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4039,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4040,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4045,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4046,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4047,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4048,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4055,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4056,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4072,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4073,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4179,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4180,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4225,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4226,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4228,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4229,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4269,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4270,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4311,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4312,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4314,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4315,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4387,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4388,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4430,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4431,18828)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4477,18828), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4478,18828)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4498,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4499,18828)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4533,18828), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4534,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4554,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4555,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4619,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4620,18828)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4669,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4670,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4688,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4689,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4692,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4693,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4705,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4706,18828)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4759,18828), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4760,18828)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4776,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4777,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4831,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4832,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4832,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4833,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4931,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4932,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5042,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5043,18828)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5083,18828), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5084,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5113,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5114,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5135,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5136,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5147,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5148,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5176,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5177,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5199,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5200,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5213,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5214,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5242,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5243,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5263,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5264,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5295,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5296,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5375,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5376,18828)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5459,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5460,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5545,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5546,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5550,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5551,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5630,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5631,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5644,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5645,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5722,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5723,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5734,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5735,18828)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(72,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5913,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5914,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5951,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5952,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5978,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5979,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5995,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5996,18828)
GPGPU-Sim uArch: cycles simulated: 24828  inst.: 3552230 (ipc=131.4) sim_rate=253730 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:13:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6020,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6021,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6030,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6031,18828)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6040,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6041,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6200,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6201,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6224,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6225,18828)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6338,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6339,18828)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6560,18828), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6561,18828)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6590,18828), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6591,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6690,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6691,18828)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6773,18828), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6774,18828)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6782,18828), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6783,18828)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6985,18828), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6986,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7070,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7071,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7106,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7107,18828)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7116,18828), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7117,18828)
GPGPU-Sim uArch: cycles simulated: 26328  inst.: 3621921 (ipc=114.4) sim_rate=241461 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:13:23 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7634,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7635,18828)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8339,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8340,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8721,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8722,18828)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9054,18828), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9055,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9320,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9321,18828)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9468,18828), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9469,18828)
GPGPU-Sim uArch: cycles simulated: 28328  inst.: 3653345 (ipc=93.7) sim_rate=228334 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:13:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10162,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(10163,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10507,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(10508,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10544,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10545,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10933,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10934,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11047,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11048,18828)
GPGPU-Sim uArch: cycles simulated: 30328  inst.: 3692356 (ipc=80.8) sim_rate=217197 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:13:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (11521,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(11522,18828)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11588,18828), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11589,18828)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (11611,18828), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(11612,18828)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11868,18828), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11869,18828)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11987,18828), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11988,18828)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12507,18828), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12508,18828)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12719,18828), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12720,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12810,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12811,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13026,18828), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13027,18828)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(249,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13139,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13140,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13271,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13272,18828)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13337,18828), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13338,18828)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13341,18828), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13342,18828)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13389,18828), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13390,18828)
GPGPU-Sim uArch: cycles simulated: 32328  inst.: 3750342 (ipc=73.1) sim_rate=208352 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:13:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13504,18828), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13505,18828)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13526,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13563,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13564,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13602,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13617,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13674,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14068,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14120,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14340,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14350,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15236,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15386,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15421,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15474,18828), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 34328  inst.: 3776834 (ipc=65.4) sim_rate=198780 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:13:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15676,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15856,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16158,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (16324,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16388,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16569,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16600,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16673,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16680,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16689,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16837,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16862,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16933,18828), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17231,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17241,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17286,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17905,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17907,18828), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 36828  inst.: 3798331 (ipc=57.5) sim_rate=189916 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:13:28 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18032,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18238,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18267,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18388,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18431,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18561,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19241,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19357,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19387,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19650,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19825,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19852,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19859,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19889,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20016,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20038,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20053,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20166,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20172,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20316,18828), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39328  inst.: 3819035 (ipc=51.5) sim_rate=181858 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:13:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20504,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20546,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20691,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20762,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21042,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21350,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21391,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21619,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21665,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21720,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21757,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22017,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(227,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22070,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22206,18828), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22430,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22466,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22482,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22493,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22585,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22671,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22931,18828), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22933,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22969,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22989,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23027,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23251,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23336,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23551,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23857,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23974,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23992,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24032,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24209,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24785,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 43828  inst.: 3840915 (ipc=43.1) sim_rate=174587 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:13:30 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25083,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25452,18828), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (25832,18828), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25953,18828), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25954
gpu_sim_insn = 1077865
gpu_ipc =      41.5298
gpu_tot_sim_cycle = 44782
gpu_tot_sim_insn = 3841463
gpu_tot_ipc =      85.7814
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6814
gpu_stall_icnt2sh    = 19635
gpu_total_sim_rate=174611

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149127
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 3553, Miss = 1839, Miss_rate = 0.518, Pending_hits = 457, Reservation_fails = 7689
	L1D_cache_core[1]: Access = 3479, Miss = 1803, Miss_rate = 0.518, Pending_hits = 436, Reservation_fails = 9417
	L1D_cache_core[2]: Access = 3869, Miss = 2115, Miss_rate = 0.547, Pending_hits = 456, Reservation_fails = 12498
	L1D_cache_core[3]: Access = 3777, Miss = 1997, Miss_rate = 0.529, Pending_hits = 431, Reservation_fails = 10231
	L1D_cache_core[4]: Access = 3818, Miss = 1984, Miss_rate = 0.520, Pending_hits = 428, Reservation_fails = 10752
	L1D_cache_core[5]: Access = 2909, Miss = 1515, Miss_rate = 0.521, Pending_hits = 418, Reservation_fails = 6436
	L1D_cache_core[6]: Access = 3818, Miss = 1984, Miss_rate = 0.520, Pending_hits = 439, Reservation_fails = 10669
	L1D_cache_core[7]: Access = 3876, Miss = 2061, Miss_rate = 0.532, Pending_hits = 453, Reservation_fails = 10088
	L1D_cache_core[8]: Access = 4421, Miss = 2467, Miss_rate = 0.558, Pending_hits = 495, Reservation_fails = 11475
	L1D_cache_core[9]: Access = 3565, Miss = 1839, Miss_rate = 0.516, Pending_hits = 445, Reservation_fails = 9198
	L1D_cache_core[10]: Access = 3375, Miss = 1704, Miss_rate = 0.505, Pending_hits = 453, Reservation_fails = 8049
	L1D_cache_core[11]: Access = 3721, Miss = 1904, Miss_rate = 0.512, Pending_hits = 446, Reservation_fails = 8136
	L1D_cache_core[12]: Access = 2985, Miss = 1560, Miss_rate = 0.523, Pending_hits = 404, Reservation_fails = 9053
	L1D_cache_core[13]: Access = 2710, Miss = 1383, Miss_rate = 0.510, Pending_hits = 409, Reservation_fails = 6795
	L1D_cache_core[14]: Access = 3312, Miss = 1737, Miss_rate = 0.524, Pending_hits = 419, Reservation_fails = 10251
	L1D_total_cache_accesses = 53188
	L1D_total_cache_misses = 27892
	L1D_total_cache_miss_rate = 0.5244
	L1D_total_cache_pending_hits = 6589
	L1D_total_cache_reservation_fails = 140737
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27258
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 91205
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26778
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49532
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148133
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
580, 692, 636, 410, 759, 438, 393, 195, 367, 322, 406, 180, 180, 574, 378, 180, 350, 180, 180, 367, 180, 180, 604, 406, 395, 210, 266, 464, 718, 563, 322, 479, 165, 165, 447, 503, 307, 165, 587, 165, 150, 789, 150, 404, 150, 574, 376, 150, 
gpgpu_n_tot_thrd_icount = 8517888
gpgpu_n_tot_w_icount = 266184
gpgpu_n_stall_shd_mem = 149553
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11818
gpgpu_n_mem_write_global = 16633
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292992
gpgpu_n_store_insn = 18102
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 146381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:229954	W0_Idle:87953	W0_Scoreboard:427163	W1:114579	W2:22611	W3:4773	W4:1244	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 94544 {8:11818,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 665416 {40:16632,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1607248 {136:11818,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133064 {8:16633,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 832 
averagemflatency = 320 
max_icnt2mem_latency = 693 
max_icnt2sh_latency = 44781 
mrq_lat_table:4562 	101 	264 	643 	582 	298 	147 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9356 	16562 	2548 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7078 	1062 	1514 	4218 	8639 	5982 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5541 	4667 	1543 	82 	0 	0 	0 	2 	9 	35 	889 	9275 	6423 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        17        18        26        18        20        27        28        26        20        22        27        24        17        17 
dram[1]:        16        14        24        12        22        16        22        14        18        20        20        22        25        23        16        13 
dram[2]:        18        18        20        16        20        19        22        14        21        18        20        22        22        22        14        16 
dram[3]:        22        18        15        16        16        25        25        17        26        18        20        22        27        20        15        12 
dram[4]:        18        14        14        20        14        16        14        17        24        24        22        22        22        23        11        14 
dram[5]:        12        10        12        22        21        22        22        18        14        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2206      3646      6641      6677      4339      4386      3423      4490      6288      5100      7091      8490      4588      4396      8580      3090 
dram[1]:      2716      4212      4639      3538      6595      5083      4073      3602      5397      3509      4474      6579      4522      4950      4732      9986 
dram[2]:      2787      8674      6468      6515      6926      5725      4260      4972      3518      4349      6304      8625      6095      3291      2685      5020 
dram[3]:      2821      3699      5418      5154      2654      5166      3628      4208      4249      4063      5925      6881      2659      1903      2690      2791 
dram[4]:      5774      9708      3096      6549      3817      5557      3407      5913      4666      3748      4209      7182      2039      2662      3337      2714 
dram[5]:      2651      2376      3196      3140      6553      3626      4170      5522      3931      3543      4300      6524      3067      1797      5631      2929 
average row accesses per activate:
dram[0]:  6.181818  4.533333  5.500000  3.320000  4.937500  5.000000  3.115385  3.666667  5.785714  4.047619  4.363636  3.933333  6.285714  4.400000  4.100000  3.916667 
dram[1]:  5.285714  5.076923  7.300000  3.666667  6.000000  3.818182  4.315790  2.527778  3.133333  4.100000  4.000000  3.277778  6.166667  5.285714  6.000000  3.285714 
dram[2]:  4.352941  5.909091  3.571429  3.681818  4.111111  3.952381  4.941176  3.480000  4.086957  3.370370  5.700000  3.714286  3.461539  4.363636  5.375000  6.000000 
dram[3]:  3.714286  4.117647  3.541667  3.521739  6.600000  4.631579  6.000000  3.666667  3.653846  3.181818  4.285714  4.384615  5.285714  3.142857  4.500000  4.444445 
dram[4]:  4.294117  3.565217  4.600000  3.857143  3.111111  5.846154  3.142857  4.875000  3.500000  4.000000  4.000000  4.818182  3.461539  3.384615  4.100000  4.500000 
dram[5]:  3.894737  3.571429  3.909091  3.391304  3.666667  4.250000  3.703704  4.047619  3.956522  2.636364  4.642857  4.166667  4.333333  4.200000  5.375000  3.384615 
average row locality = 6615/1636 = 4.043398
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        39        47        54        50        55        52        58        53        54        38        51        44        44        41        47 
dram[1]:        42        38        43        46        57        53        50        61        60        55        48        49        37        37        42        46 
dram[2]:        42        36        47        51        46        53        51        57        59        60        45        46        45        47        43        42 
dram[3]:        46        40        52        52        37        55        52        56        65        74        49        47        37        44        45        40 
dram[4]:        43        52        40        52        55        47        58        48        65        57        57        43        45        44        41        36 
dram[5]:        45        48        53        49        47        53        67        54        61        59        54        42        39        42        43        44 
total reads: 4675
bank skew: 74/36 = 2.06
chip skew: 800/764 = 1.05
number of total write accesses:
dram[0]:        28        29        30        29        29        30        29        30        28        31        10         8         0         0         0         0 
dram[1]:        32        28        30        31        33        31        32        30        34        27        12        10         0         0         0         0 
dram[2]:        32        29        28        30        28        30        33        30        35        31        12         6         0         1         0         0 
dram[3]:        32        30        33        29        29        33        32        32        30        31        11        10         0         0         0         0 
dram[4]:        30        30        29        29        29        29        30        30        33        31        11        10         0         0         0         0 
dram[5]:        29        27        33        29        30        32        33        31        30        28        11         8         0         0         0         0 
total reads: 1940
min_bank_accesses = 0!
chip skew: 332/311 = 1.07
average mf latency per bank:
dram[0]:        567       481       508       476       590       600       622       639       651       722      1879      1981      2973      3186      3444      2774
dram[1]:        437       443       523       488       574       539       595       551       657       748      1711      1808      3937      3504      2681      2861
dram[2]:        568       530       521       516       447       445       719       625       650       655      1820      1876      3151      3268      2545      3198
dram[3]:        548       445       553       482       484       497       639       601       750       629      1572      1944      3571      2717      2794      2842
dram[4]:        665       529       717       577       701       523       766       646       899       719     26867      1971      3774      3068      4110      3526
dram[5]:        458       474       551       563       505       480       810       615       782       634      1659      2059      3196      3424      3182      2796
maximum mf latency per bank:
dram[0]:        661       682       705       662       611       666       750       765       686       683       756       667       664       627       667       646
dram[1]:        622       588       644       631       629       665       627       676       676       692       724       787       636       670       619       646
dram[2]:        721       690       712       716       649       698       704       674       739       688       733       686       678       612       650       717
dram[3]:        695       679       672       718       638       749       697       680       764       721       721       627       608       631       652       598
dram[4]:        822       714       786       712       831       685       757       615       810       704       832       632       763       624       736       645
dram[5]:        718       656       713       638       691       728       747       711       676       694       670       637       716       660       599       635

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59109 n_nop=55250 n_act=248 n_pre=232 n_req=1078 n_rd=3068 n_write=311 bw_util=0.1143
n_activity=18044 dram_eff=0.3745
bk0: 160a 57854i bk1: 156a 57678i bk2: 188a 57652i bk3: 216a 57096i bk4: 200a 57548i bk5: 220a 57290i bk6: 208a 57163i bk7: 232a 57002i bk8: 212a 57581i bk9: 216a 57246i bk10: 152a 58237i bk11: 204a 57708i bk12: 176a 58251i bk13: 176a 57908i bk14: 164a 58362i bk15: 188a 58111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.182832
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59109 n_nop=55202 n_act=267 n_pre=251 n_req=1094 n_rd=3056 n_write=333 bw_util=0.1147
n_activity=18632 dram_eff=0.3638
bk0: 168a 57701i bk1: 152a 57716i bk2: 172a 57752i bk3: 184a 57430i bk4: 228a 57267i bk5: 212a 57265i bk6: 200a 57446i bk7: 244a 56960i bk8: 240a 56851i bk9: 220a 57466i bk10: 192a 57899i bk11: 196a 57624i bk12: 148a 58410i bk13: 148a 58262i bk14: 168a 58353i bk15: 184a 58124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.168367
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59109 n_nop=55190 n_act=265 n_pre=249 n_req=1095 n_rd=3080 n_write=325 bw_util=0.1152
n_activity=18163 dram_eff=0.3749
bk0: 168a 57520i bk1: 144a 57832i bk2: 188a 57532i bk3: 204a 57174i bk4: 184a 57308i bk5: 212a 56996i bk6: 204a 57137i bk7: 228a 57062i bk8: 236a 56978i bk9: 240a 57019i bk10: 180a 57978i bk11: 184a 57798i bk12: 180a 58057i bk13: 188a 57943i bk14: 172a 58238i bk15: 168a 58300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.219087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59109 n_nop=55070 n_act=278 n_pre=262 n_req=1123 n_rd=3164 n_write=335 bw_util=0.1184
n_activity=18745 dram_eff=0.3733
bk0: 184a 57449i bk1: 160a 57591i bk2: 208a 57180i bk3: 208a 57209i bk4: 148a 57546i bk5: 220a 56917i bk6: 208a 57351i bk7: 224a 57214i bk8: 260a 57037i bk9: 296a 56845i bk10: 196a 57757i bk11: 188a 57802i bk12: 148a 58377i bk13: 176a 57966i bk14: 180a 58333i bk15: 160a 58369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.208818
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59109 n_nop=55105 n_act=282 n_pre=266 n_req=1104 n_rd=3132 n_write=324 bw_util=0.1169
n_activity=19095 dram_eff=0.362
bk0: 172a 57550i bk1: 208a 57187i bk2: 160a 57844i bk3: 208a 57224i bk4: 220a 57226i bk5: 188a 57707i bk6: 232a 57147i bk7: 192a 57589i bk8: 260a 57179i bk9: 228a 57217i bk10: 228a 57797i bk11: 172a 57887i bk12: 180a 58134i bk13: 176a 58032i bk14: 164a 58343i bk15: 144a 58483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.159806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59109 n_nop=55012 n_act=296 n_pre=280 n_req=1121 n_rd=3200 n_write=321 bw_util=0.1191
n_activity=18836 dram_eff=0.3739
bk0: 180a 57671i bk1: 192a 57517i bk2: 212a 57244i bk3: 196a 57119i bk4: 188a 57339i bk5: 212a 57121i bk6: 268a 56860i bk7: 216a 57317i bk8: 244a 57068i bk9: 236a 57052i bk10: 216a 57812i bk11: 168a 57889i bk12: 156a 58276i bk13: 168a 58013i bk14: 172a 58352i bk15: 176a 58211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.205282

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2019, Miss = 365, Miss_rate = 0.181, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[1]: Access = 2059, Miss = 402, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 2000, Miss = 379, Miss_rate = 0.190, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 1933, Miss = 385, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1961, Miss = 378, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 2043, Miss = 392, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1970, Miss = 383, Miss_rate = 0.194, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 1918, Miss = 408, Miss_rate = 0.213, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6524, Miss = 404, Miss_rate = 0.062, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2035, Miss = 379, Miss_rate = 0.186, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 2107, Miss = 409, Miss_rate = 0.194, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 1957, Miss = 391, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 28526
L2_total_cache_misses = 4675
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2776
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1894
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=76068
icnt_total_pkts_simt_to_mem=45162
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.7269
	minimum = 6
	maximum = 451
Network latency average = 35.6682
	minimum = 6
	maximum = 366
Slowest packet = 16393
Flit latency average = 28.699
	minimum = 6
	maximum = 365
Slowest flit = 93806
Fragmentation average = 0.0221016
	minimum = 0
	maximum = 177
Injected packet rate average = 0.0720563
	minimum = 0.0497033 (at node 13)
	maximum = 0.228366 (at node 23)
Accepted packet rate average = 0.0720563
	minimum = 0.0497033 (at node 13)
	maximum = 0.228366 (at node 23)
Injected flit rate average = 0.149962
	minimum = 0.0801033 (at node 13)
	maximum = 0.357671 (at node 23)
Accepted flit rate average= 0.149962
	minimum = 0.0999461 (at node 18)
	maximum = 0.424405 (at node 23)
Injected packet length average = 2.08118
Accepted packet length average = 2.08118
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8561 (4 samples)
	minimum = 6 (4 samples)
	maximum = 137.25 (4 samples)
Network latency average = 15.1292 (4 samples)
	minimum = 6 (4 samples)
	maximum = 111.25 (4 samples)
Flit latency average = 12.4014 (4 samples)
	minimum = 6 (4 samples)
	maximum = 109 (4 samples)
Fragmentation average = 0.00552541 (4 samples)
	minimum = 0 (4 samples)
	maximum = 44.25 (4 samples)
Injected packet rate average = 0.02743 (4 samples)
	minimum = 0.0170988 (4 samples)
	maximum = 0.0810928 (4 samples)
Accepted packet rate average = 0.02743 (4 samples)
	minimum = 0.0170988 (4 samples)
	maximum = 0.0810928 (4 samples)
Injected flit rate average = 0.0608129 (4 samples)
	minimum = 0.0253267 (4 samples)
	maximum = 0.144731 (4 samples)
Accepted flit rate average = 0.0608129 (4 samples)
	minimum = 0.0348894 (4 samples)
	maximum = 0.160757 (4 samples)
Injected packet size average = 2.21702 (4 samples)
Accepted packet size average = 2.21702 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 174611 (inst/sec)
gpgpu_simulation_rate = 2035 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44782)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44782)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44782)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44782)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44782)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44782)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44782)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(28,0,0) tid=(162,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(44,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(20,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 45782  inst.: 4154790 (ipc=313.3) sim_rate=180643 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:13:31 2016
GPGPU-Sim uArch: cycles simulated: 47282  inst.: 4166737 (ipc=130.1) sim_rate=173614 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:13:32 2016
GPGPU-Sim uArch: cycles simulated: 49282  inst.: 4182410 (ipc=75.8) sim_rate=167296 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:13:33 2016
GPGPU-Sim uArch: cycles simulated: 50782  inst.: 4193169 (ipc=58.6) sim_rate=161275 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:13:34 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(21,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 52782  inst.: 4208866 (ipc=45.9) sim_rate=155883 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:13:35 2016
GPGPU-Sim uArch: cycles simulated: 54782  inst.: 4224317 (ipc=38.3) sim_rate=150868 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:13:36 2016
GPGPU-Sim uArch: cycles simulated: 56282  inst.: 4236830 (ipc=34.4) sim_rate=146097 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:13:37 2016
GPGPU-Sim uArch: cycles simulated: 58282  inst.: 4252202 (ipc=30.4) sim_rate=141740 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:13:38 2016
GPGPU-Sim uArch: cycles simulated: 60282  inst.: 4266970 (ipc=27.5) sim_rate=137644 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:13:39 2016
GPGPU-Sim uArch: cycles simulated: 61782  inst.: 4276859 (ipc=25.6) sim_rate=133651 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:13:40 2016
GPGPU-Sim uArch: cycles simulated: 63782  inst.: 4291590 (ipc=23.7) sim_rate=130048 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:13:41 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(21,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 65782  inst.: 4306706 (ipc=22.2) sim_rate=126667 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:13:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21726,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21727,44782)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21789,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21790,44782)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22292,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22293,44782)
GPGPU-Sim uArch: cycles simulated: 67782  inst.: 4326901 (ipc=21.1) sim_rate=123625 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:13:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23975,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23976,44782)
GPGPU-Sim uArch: cycles simulated: 69282  inst.: 4343719 (ipc=20.5) sim_rate=120658 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:13:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24686,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24687,44782)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25211,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25212,44782)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25592,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25593,44782)
GPGPU-Sim uArch: cycles simulated: 71282  inst.: 4366293 (ipc=19.8) sim_rate=118007 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:13:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27399,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(27400,44782)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27441,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27442,44782)
GPGPU-Sim uArch: cycles simulated: 73282  inst.: 4389640 (ipc=19.2) sim_rate=115516 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:13:46 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(98,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29024,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29025,44782)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29125,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29126,44782)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29921,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29922,44782)
GPGPU-Sim uArch: cycles simulated: 75282  inst.: 4415402 (ipc=18.8) sim_rate=113215 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:13:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30994,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30995,44782)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32231,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32232,44782)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32305,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32306,44782)
GPGPU-Sim uArch: cycles simulated: 77282  inst.: 4438708 (ipc=18.4) sim_rate=110967 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:13:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32566,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32567,44782)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32638,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32639,44782)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32701,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32702,44782)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32844,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32845,44782)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33373,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33374,44782)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33537,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33538,44782)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33691,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(33692,44782)
GPGPU-Sim uArch: cycles simulated: 78782  inst.: 4474815 (ipc=18.6) sim_rate=109141 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:13:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35019,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35020,44782)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(112,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35120,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35121,44782)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35353,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35354,44782)
GPGPU-Sim uArch: cycles simulated: 80782  inst.: 4499873 (ipc=18.3) sim_rate=107139 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:13:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36023,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36024,44782)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36439,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36440,44782)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37016,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37017,44782)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37364,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37365,44782)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37764,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37765,44782)
GPGPU-Sim uArch: cycles simulated: 82782  inst.: 4531536 (ipc=18.2) sim_rate=105384 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:13:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38062,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38063,44782)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39168,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39169,44782)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39532,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39533,44782)
GPGPU-Sim uArch: cycles simulated: 84782  inst.: 4557459 (ipc=17.9) sim_rate=103578 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:13:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40828,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40829,44782)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41280,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41281,44782)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(98,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 86782  inst.: 4584235 (ipc=17.7) sim_rate=101871 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:13:53 2016
GPGPU-Sim uArch: cycles simulated: 88782  inst.: 4603944 (ipc=17.3) sim_rate=100085 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:13:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44705,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44706,44782)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45925,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45926,44782)
GPGPU-Sim uArch: cycles simulated: 90782  inst.: 4626909 (ipc=17.1) sim_rate=98444 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:13:55 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46069,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46070,44782)
GPGPU-Sim uArch: cycles simulated: 92782  inst.: 4652148 (ipc=16.9) sim_rate=96919 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:13:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48269,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(48270,44782)
GPGPU-Sim uArch: cycles simulated: 94782  inst.: 4672254 (ipc=16.6) sim_rate=95352 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:13:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50419,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50420,44782)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(129,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50603,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50604,44782)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50745,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50746,44782)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50957,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(50958,44782)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50980,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(50981,44782)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (51332,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(51333,44782)
GPGPU-Sim uArch: cycles simulated: 96282  inst.: 4696751 (ipc=16.6) sim_rate=93935 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:13:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (52731,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(52732,44782)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (52964,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(52965,44782)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (53230,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(53231,44782)
GPGPU-Sim uArch: cycles simulated: 98282  inst.: 4725249 (ipc=16.5) sim_rate=92651 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:13:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53784,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53785,44782)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53882,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53883,44782)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55105,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(55106,44782)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (55418,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(55419,44782)
GPGPU-Sim uArch: cycles simulated: 100282  inst.: 4755224 (ipc=16.5) sim_rate=91446 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:14:00 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (56350,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(56351,44782)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(120,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (56446,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(56447,44782)
GPGPU-Sim uArch: cycles simulated: 102282  inst.: 4787932 (ipc=16.5) sim_rate=90338 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:14:01 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58537,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58538,44782)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (58793,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(58794,44782)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (58859,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(58860,44782)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58867,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58868,44782)
GPGPU-Sim uArch: cycles simulated: 104282  inst.: 4819976 (ipc=16.4) sim_rate=89258 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:14:02 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (59755,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(59756,44782)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (59936,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(59937,44782)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (60386,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(60387,44782)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60704,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(60705,44782)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (60752,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(60753,44782)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (60851,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(60852,44782)
GPGPU-Sim uArch: cycles simulated: 105782  inst.: 4850050 (ipc=16.5) sim_rate=88182 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:14:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (61139,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(61140,44782)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(139,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62698,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(62699,44782)
GPGPU-Sim uArch: cycles simulated: 107782  inst.: 4878785 (ipc=16.5) sim_rate=87121 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:14:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63282,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(63283,44782)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63323,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(63324,44782)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (64879,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(64880,44782)
GPGPU-Sim uArch: cycles simulated: 109782  inst.: 4906402 (ipc=16.4) sim_rate=86077 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:14:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (65253,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(65254,44782)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (66151,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(66152,44782)
GPGPU-Sim uArch: cycles simulated: 111282  inst.: 4926191 (ipc=16.3) sim_rate=84934 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:14:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (66620,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(66621,44782)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (67531,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(67532,44782)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (68067,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(68068,44782)
GPGPU-Sim uArch: cycles simulated: 113282  inst.: 4955576 (ipc=16.3) sim_rate=83992 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:14:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (68538,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(68539,44782)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(142,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (69159,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(69160,44782)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (70412,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(70413,44782)
GPGPU-Sim uArch: cycles simulated: 115282  inst.: 4984056 (ipc=16.2) sim_rate=83067 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:14:08 2016
GPGPU-Sim uArch: cycles simulated: 116782  inst.: 5001389 (ipc=16.1) sim_rate=81989 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:14:09 2016
GPGPU-Sim uArch: cycles simulated: 118782  inst.: 5025454 (ipc=16.0) sim_rate=81055 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:14:10 2016
GPGPU-Sim uArch: cycles simulated: 120782  inst.: 5051085 (ipc=15.9) sim_rate=80175 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:14:11 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(139,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (76606,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(76607,44782)
GPGPU-Sim uArch: cycles simulated: 122782  inst.: 5075972 (ipc=15.8) sim_rate=79312 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:14:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (78785,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(78786,44782)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (79740,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(79741,44782)
GPGPU-Sim uArch: cycles simulated: 124782  inst.: 5100888 (ipc=15.7) sim_rate=78475 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:14:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (80102,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(80103,44782)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (80221,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(80222,44782)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (80249,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(80250,44782)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (80699,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(80700,44782)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (81245,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(81246,44782)
GPGPU-Sim uArch: cycles simulated: 126282  inst.: 5129296 (ipc=15.8) sim_rate=77716 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:14:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (82487,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(82488,44782)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(174,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 128282  inst.: 5154406 (ipc=15.7) sim_rate=76931 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:14:15 2016
GPGPU-Sim uArch: cycles simulated: 130282  inst.: 5176541 (ipc=15.6) sim_rate=76125 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:14:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (86444,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(86445,44782)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (86523,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(86524,44782)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (86601,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(86602,44782)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (86607,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(86608,44782)
GPGPU-Sim uArch: cycles simulated: 132282  inst.: 5208240 (ipc=15.6) sim_rate=75481 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:14:17 2016
GPGPU-Sim uArch: cycles simulated: 134282  inst.: 5236148 (ipc=15.6) sim_rate=74802 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:14:18 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(178,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 136282  inst.: 5257302 (ipc=15.5) sim_rate=74046 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:14:19 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (91631,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(91632,44782)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (91974,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(91975,44782)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (92655,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(92656,44782)
GPGPU-Sim uArch: cycles simulated: 138282  inst.: 5284172 (ipc=15.4) sim_rate=73391 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:14:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (93815,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(93816,44782)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (94305,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(94306,44782)
GPGPU-Sim uArch: cycles simulated: 139782  inst.: 5306912 (ipc=15.4) sim_rate=72697 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:14:21 2016
GPGPU-Sim uArch: cycles simulated: 141782  inst.: 5335183 (ipc=15.4) sim_rate=72097 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:14:22 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(168,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (98720,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(98721,44782)
GPGPU-Sim uArch: cycles simulated: 143782  inst.: 5357411 (ipc=15.3) sim_rate=71432 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:14:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (100757,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(100758,44782)
GPGPU-Sim uArch: cycles simulated: 145782  inst.: 5384670 (ipc=15.3) sim_rate=70850 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:14:24 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (102028,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(102029,44782)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (102543,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(102544,44782)
GPGPU-Sim uArch: cycles simulated: 147782  inst.: 5408505 (ipc=15.2) sim_rate=70240 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:14:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (104283,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(104284,44782)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (104605,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(104606,44782)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(126,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (104849,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(104850,44782)
GPGPU-Sim uArch: cycles simulated: 149782  inst.: 5441892 (ipc=15.2) sim_rate=69767 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:14:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (105966,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(105967,44782)
GPGPU-Sim uArch: cycles simulated: 151782  inst.: 5472559 (ipc=15.2) sim_rate=69272 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:14:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (107190,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(107191,44782)
GPGPU-Sim uArch: cycles simulated: 153782  inst.: 5498152 (ipc=15.2) sim_rate=68726 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:14:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (110906,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(110907,44782)
GPGPU-Sim uArch: cycles simulated: 155782  inst.: 5520306 (ipc=15.1) sim_rate=68151 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:14:29 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(192,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 157782  inst.: 5541145 (ipc=15.0) sim_rate=67574 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:14:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (113885,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(113886,44782)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (114823,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(114824,44782)
GPGPU-Sim uArch: cycles simulated: 159782  inst.: 5574892 (ipc=15.1) sim_rate=67167 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:14:31 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (115530,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(115531,44782)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116309,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(116310,44782)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (116426,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(116427,44782)
GPGPU-Sim uArch: cycles simulated: 161782  inst.: 5606823 (ipc=15.1) sim_rate=66747 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:14:32 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(191,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (118286,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(118287,44782)
GPGPU-Sim uArch: cycles simulated: 163782  inst.: 5633577 (ipc=15.1) sim_rate=66277 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:14:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (120386,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(120387,44782)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (120496,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(120497,44782)
GPGPU-Sim uArch: cycles simulated: 165782  inst.: 5658890 (ipc=15.0) sim_rate=65801 (inst/sec) elapsed = 0:0:01:26 / Wed Mar  2 01:14:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (122304,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(122305,44782)
GPGPU-Sim uArch: cycles simulated: 167782  inst.: 5686670 (ipc=15.0) sim_rate=65364 (inst/sec) elapsed = 0:0:01:27 / Wed Mar  2 01:14:35 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (123754,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(123755,44782)
GPGPU-Sim uArch: cycles simulated: 169782  inst.: 5711583 (ipc=15.0) sim_rate=64904 (inst/sec) elapsed = 0:0:01:28 / Wed Mar  2 01:14:36 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(187,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 171782  inst.: 5736520 (ipc=14.9) sim_rate=64455 (inst/sec) elapsed = 0:0:01:29 / Wed Mar  2 01:14:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (128073,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(128074,44782)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (128692,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(128693,44782)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (128809,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(128810,44782)
GPGPU-Sim uArch: cycles simulated: 173782  inst.: 5764109 (ipc=14.9) sim_rate=64045 (inst/sec) elapsed = 0:0:01:30 / Wed Mar  2 01:14:38 2016
GPGPU-Sim uArch: cycles simulated: 175782  inst.: 5791203 (ipc=14.9) sim_rate=63639 (inst/sec) elapsed = 0:0:01:31 / Wed Mar  2 01:14:39 2016
GPGPU-Sim uArch: cycles simulated: 177782  inst.: 5812927 (ipc=14.8) sim_rate=63183 (inst/sec) elapsed = 0:0:01:32 / Wed Mar  2 01:14:40 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(198,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 179782  inst.: 5838539 (ipc=14.8) sim_rate=62779 (inst/sec) elapsed = 0:0:01:33 / Wed Mar  2 01:14:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135134,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(135135,44782)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (136020,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(136021,44782)
GPGPU-Sim uArch: cycles simulated: 181782  inst.: 5866144 (ipc=14.8) sim_rate=62405 (inst/sec) elapsed = 0:0:01:34 / Wed Mar  2 01:14:42 2016
GPGPU-Sim uArch: cycles simulated: 183782  inst.: 5886807 (ipc=14.7) sim_rate=61966 (inst/sec) elapsed = 0:0:01:35 / Wed Mar  2 01:14:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (139377,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(139378,44782)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (140211,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(140212,44782)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (140569,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(140570,44782)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(146,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 185782  inst.: 5914625 (ipc=14.7) sim_rate=61610 (inst/sec) elapsed = 0:0:01:36 / Wed Mar  2 01:14:44 2016
GPGPU-Sim uArch: cycles simulated: 187782  inst.: 5938112 (ipc=14.7) sim_rate=61217 (inst/sec) elapsed = 0:0:01:37 / Wed Mar  2 01:14:45 2016
GPGPU-Sim uArch: cycles simulated: 189782  inst.: 5962333 (ipc=14.6) sim_rate=60840 (inst/sec) elapsed = 0:0:01:38 / Wed Mar  2 01:14:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (145250,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(145251,44782)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (145390,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(145391,44782)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (145862,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(145863,44782)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (146624,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(146625,44782)
GPGPU-Sim uArch: cycles simulated: 191782  inst.: 5993113 (ipc=14.6) sim_rate=60536 (inst/sec) elapsed = 0:0:01:39 / Wed Mar  2 01:14:47 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(216,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 193782  inst.: 6019618 (ipc=14.6) sim_rate=60196 (inst/sec) elapsed = 0:0:01:40 / Wed Mar  2 01:14:48 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (150817,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(150818,44782)
GPGPU-Sim uArch: cycles simulated: 195782  inst.: 6046094 (ipc=14.6) sim_rate=59862 (inst/sec) elapsed = 0:0:01:41 / Wed Mar  2 01:14:49 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (152278,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(152279,44782)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (152570,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(152571,44782)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (152924,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(152925,44782)
GPGPU-Sim uArch: cycles simulated: 197782  inst.: 6074083 (ipc=14.6) sim_rate=59549 (inst/sec) elapsed = 0:0:01:42 / Wed Mar  2 01:14:50 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(218,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 199282  inst.: 6101580 (ipc=14.6) sim_rate=59238 (inst/sec) elapsed = 0:0:01:43 / Wed Mar  2 01:14:51 2016
GPGPU-Sim uArch: cycles simulated: 201282  inst.: 6127612 (ipc=14.6) sim_rate=58919 (inst/sec) elapsed = 0:0:01:44 / Wed Mar  2 01:14:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (157445,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(157446,44782)
GPGPU-Sim uArch: cycles simulated: 203282  inst.: 6154735 (ipc=14.6) sim_rate=58616 (inst/sec) elapsed = 0:0:01:45 / Wed Mar  2 01:14:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (159994,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(159995,44782)
GPGPU-Sim uArch: cycles simulated: 205282  inst.: 6181127 (ipc=14.6) sim_rate=58312 (inst/sec) elapsed = 0:0:01:46 / Wed Mar  2 01:14:54 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(165,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 207282  inst.: 6212840 (ipc=14.6) sim_rate=58063 (inst/sec) elapsed = 0:0:01:47 / Wed Mar  2 01:14:55 2016
GPGPU-Sim uArch: cycles simulated: 209282  inst.: 6242256 (ipc=14.6) sim_rate=57798 (inst/sec) elapsed = 0:0:01:48 / Wed Mar  2 01:14:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (166042,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(166043,44782)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (166127,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(166128,44782)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (166137,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(166138,44782)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (166144,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(166145,44782)
GPGPU-Sim uArch: cycles simulated: 211282  inst.: 6274002 (ipc=14.6) sim_rate=57559 (inst/sec) elapsed = 0:0:01:49 / Wed Mar  2 01:14:57 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(187,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (167504,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(167505,44782)
GPGPU-Sim uArch: cycles simulated: 213282  inst.: 6311455 (ipc=14.7) sim_rate=57376 (inst/sec) elapsed = 0:0:01:50 / Wed Mar  2 01:14:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (168715,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(168716,44782)
GPGPU-Sim uArch: cycles simulated: 215282  inst.: 6344789 (ipc=14.7) sim_rate=57160 (inst/sec) elapsed = 0:0:01:51 / Wed Mar  2 01:14:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (171901,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(171902,44782)
GPGPU-Sim uArch: cycles simulated: 217282  inst.: 6373856 (ipc=14.7) sim_rate=56909 (inst/sec) elapsed = 0:0:01:52 / Wed Mar  2 01:15:00 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(159,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 219282  inst.: 6399677 (ipc=14.7) sim_rate=56634 (inst/sec) elapsed = 0:0:01:53 / Wed Mar  2 01:15:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (174991,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(174992,44782)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (175214,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(175215,44782)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (175728,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(175729,44782)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (176359,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(176360,44782)
GPGPU-Sim uArch: cycles simulated: 221282  inst.: 6433927 (ipc=14.7) sim_rate=56437 (inst/sec) elapsed = 0:0:01:54 / Wed Mar  2 01:15:02 2016
GPGPU-Sim uArch: cycles simulated: 222782  inst.: 6455147 (ipc=14.7) sim_rate=56131 (inst/sec) elapsed = 0:0:01:55 / Wed Mar  2 01:15:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (179257,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(179258,44782)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(232,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 224782  inst.: 6482876 (ipc=14.7) sim_rate=55886 (inst/sec) elapsed = 0:0:01:56 / Wed Mar  2 01:15:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (181479,44782), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(181480,44782)
GPGPU-Sim uArch: cycles simulated: 226782  inst.: 6511965 (ipc=14.7) sim_rate=55657 (inst/sec) elapsed = 0:0:01:57 / Wed Mar  2 01:15:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (182121,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(182122,44782)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (182835,44782), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(182836,44782)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (183961,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(183962,44782)
GPGPU-Sim uArch: cycles simulated: 228782  inst.: 6543740 (ipc=14.7) sim_rate=55455 (inst/sec) elapsed = 0:0:01:58 / Wed Mar  2 01:15:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (184752,44782), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(184753,44782)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (185139,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(185140,44782)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(165,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 230782  inst.: 6580462 (ipc=14.7) sim_rate=55298 (inst/sec) elapsed = 0:0:01:59 / Wed Mar  2 01:15:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (186688,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(186689,44782)
GPGPU-Sim uArch: cycles simulated: 232782  inst.: 6612040 (ipc=14.7) sim_rate=55100 (inst/sec) elapsed = 0:0:02:00 / Wed Mar  2 01:15:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (189136,44782), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(189137,44782)
GPGPU-Sim uArch: cycles simulated: 234282  inst.: 6634774 (ipc=14.7) sim_rate=54832 (inst/sec) elapsed = 0:0:02:01 / Wed Mar  2 01:15:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (190606,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(190607,44782)
GPGPU-Sim uArch: cycles simulated: 236282  inst.: 6665221 (ipc=14.7) sim_rate=54632 (inst/sec) elapsed = 0:0:02:02 / Wed Mar  2 01:15:10 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(236,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 238282  inst.: 6690786 (ipc=14.7) sim_rate=54396 (inst/sec) elapsed = 0:0:02:03 / Wed Mar  2 01:15:11 2016
GPGPU-Sim uArch: cycles simulated: 240282  inst.: 6718535 (ipc=14.7) sim_rate=54181 (inst/sec) elapsed = 0:0:02:04 / Wed Mar  2 01:15:12 2016
GPGPU-Sim uArch: cycles simulated: 242282  inst.: 6743526 (ipc=14.7) sim_rate=53948 (inst/sec) elapsed = 0:0:02:05 / Wed Mar  2 01:15:13 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(223,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 244282  inst.: 6770669 (ipc=14.7) sim_rate=53735 (inst/sec) elapsed = 0:0:02:06 / Wed Mar  2 01:15:14 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (200160,44782), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(200161,44782)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (200789,44782), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(200790,44782)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (201196,44782), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(201197,44782)
GPGPU-Sim uArch: cycles simulated: 246282  inst.: 6806244 (ipc=14.7) sim_rate=53592 (inst/sec) elapsed = 0:0:02:07 / Wed Mar  2 01:15:15 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (203461,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(203462,44782)
GPGPU-Sim uArch: cycles simulated: 248282  inst.: 6834388 (ipc=14.7) sim_rate=53393 (inst/sec) elapsed = 0:0:02:08 / Wed Mar  2 01:15:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (203853,44782), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(203854,44782)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(181,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 250282  inst.: 6863388 (ipc=14.7) sim_rate=53204 (inst/sec) elapsed = 0:0:02:09 / Wed Mar  2 01:15:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (206794,44782), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(206795,44782)
GPGPU-Sim uArch: cycles simulated: 252282  inst.: 6894539 (ipc=14.7) sim_rate=53034 (inst/sec) elapsed = 0:0:02:10 / Wed Mar  2 01:15:18 2016
GPGPU-Sim uArch: cycles simulated: 254282  inst.: 6921849 (ipc=14.7) sim_rate=52838 (inst/sec) elapsed = 0:0:02:11 / Wed Mar  2 01:15:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (211315,44782), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(211316,44782)
GPGPU-Sim uArch: cycles simulated: 256282  inst.: 6956225 (ipc=14.7) sim_rate=52698 (inst/sec) elapsed = 0:0:02:12 / Wed Mar  2 01:15:20 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(186,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (212209,44782), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(212210,44782)
GPGPU-Sim uArch: cycles simulated: 258282  inst.: 6983967 (ipc=14.7) sim_rate=52511 (inst/sec) elapsed = 0:0:02:13 / Wed Mar  2 01:15:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (213744,44782), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(213745,44782)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (213779,44782), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(213780,44782)
GPGPU-Sim uArch: cycles simulated: 260282  inst.: 7018383 (ipc=14.7) sim_rate=52375 (inst/sec) elapsed = 0:0:02:14 / Wed Mar  2 01:15:22 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (216756,44782), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(216757,44782)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (217455,44782), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(217456,44782)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (217467,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 262282  inst.: 7048803 (ipc=14.7) sim_rate=52213 (inst/sec) elapsed = 0:0:02:15 / Wed Mar  2 01:15:23 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(217,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (218566,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 264282  inst.: 7084967 (ipc=14.8) sim_rate=52095 (inst/sec) elapsed = 0:0:02:16 / Wed Mar  2 01:15:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (219882,44782), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (220271,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 266282  inst.: 7110415 (ipc=14.8) sim_rate=51900 (inst/sec) elapsed = 0:0:02:17 / Wed Mar  2 01:15:25 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (221870,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 268282  inst.: 7139109 (ipc=14.8) sim_rate=51732 (inst/sec) elapsed = 0:0:02:18 / Wed Mar  2 01:15:26 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(213,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (224741,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270282  inst.: 7166738 (ipc=14.7) sim_rate=51559 (inst/sec) elapsed = 0:0:02:19 / Wed Mar  2 01:15:27 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (225807,44782), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (226336,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 272282  inst.: 7193124 (ipc=14.7) sim_rate=51379 (inst/sec) elapsed = 0:0:02:20 / Wed Mar  2 01:15:28 2016
GPGPU-Sim uArch: cycles simulated: 274282  inst.: 7224821 (ipc=14.7) sim_rate=51239 (inst/sec) elapsed = 0:0:02:21 / Wed Mar  2 01:15:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (230531,44782), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(254,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (231160,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 276782  inst.: 7262397 (ipc=14.7) sim_rate=51143 (inst/sec) elapsed = 0:0:02:22 / Wed Mar  2 01:15:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (232743,44782), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (233657,44782), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (233849,44782), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 278782  inst.: 7289607 (ipc=14.7) sim_rate=50976 (inst/sec) elapsed = 0:0:02:23 / Wed Mar  2 01:15:31 2016
GPGPU-Sim uArch: cycles simulated: 280782  inst.: 7321543 (ipc=14.7) sim_rate=50844 (inst/sec) elapsed = 0:0:02:24 / Wed Mar  2 01:15:32 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(231,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 283282  inst.: 7359017 (ipc=14.7) sim_rate=50751 (inst/sec) elapsed = 0:0:02:25 / Wed Mar  2 01:15:33 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (238866,44782), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (240145,44782), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 285282  inst.: 7385493 (ipc=14.7) sim_rate=50585 (inst/sec) elapsed = 0:0:02:26 / Wed Mar  2 01:15:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (242214,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 287782  inst.: 7418473 (ipc=14.7) sim_rate=50465 (inst/sec) elapsed = 0:0:02:27 / Wed Mar  2 01:15:35 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(200,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (244196,44782), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 289782  inst.: 7444414 (ipc=14.7) sim_rate=50300 (inst/sec) elapsed = 0:0:02:28 / Wed Mar  2 01:15:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (245778,44782), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (245822,44782), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (246699,44782), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (247444,44782), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292282  inst.: 7481598 (ipc=14.7) sim_rate=50212 (inst/sec) elapsed = 0:0:02:29 / Wed Mar  2 01:15:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (248028,44782), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (248203,44782), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 294282  inst.: 7506503 (ipc=14.7) sim_rate=50043 (inst/sec) elapsed = 0:0:02:30 / Wed Mar  2 01:15:38 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(201,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (251641,44782), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (251827,44782), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 296782  inst.: 7538533 (ipc=14.7) sim_rate=49924 (inst/sec) elapsed = 0:0:02:31 / Wed Mar  2 01:15:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (253565,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (253708,44782), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 298782  inst.: 7567337 (ipc=14.7) sim_rate=49785 (inst/sec) elapsed = 0:0:02:32 / Wed Mar  2 01:15:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (254195,44782), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (254202,44782), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 301282  inst.: 7598467 (ipc=14.6) sim_rate=49663 (inst/sec) elapsed = 0:0:02:33 / Wed Mar  2 01:15:41 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(228,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (258407,44782), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (258855,44782), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 303782  inst.: 7633597 (ipc=14.6) sim_rate=49568 (inst/sec) elapsed = 0:0:02:34 / Wed Mar  2 01:15:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (261207,44782), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 306282  inst.: 7666375 (ipc=14.6) sim_rate=49460 (inst/sec) elapsed = 0:0:02:35 / Wed Mar  2 01:15:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (261664,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (261793,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (262869,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (263346,44782), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 308282  inst.: 7694844 (ipc=14.6) sim_rate=49325 (inst/sec) elapsed = 0:0:02:36 / Wed Mar  2 01:15:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (263996,44782), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(245,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 310782  inst.: 7726679 (ipc=14.6) sim_rate=49214 (inst/sec) elapsed = 0:0:02:37 / Wed Mar  2 01:15:45 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (266045,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (266138,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (267307,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (267820,44782), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 313282  inst.: 7758363 (ipc=14.6) sim_rate=49103 (inst/sec) elapsed = 0:0:02:38 / Wed Mar  2 01:15:46 2016
GPGPU-Sim uArch: cycles simulated: 315782  inst.: 7787295 (ipc=14.6) sim_rate=48976 (inst/sec) elapsed = 0:0:02:39 / Wed Mar  2 01:15:47 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (272290,44782), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (272887,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (273081,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (273096,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (273365,44782), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(247,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 318782  inst.: 7824211 (ipc=14.5) sim_rate=48901 (inst/sec) elapsed = 0:0:02:40 / Wed Mar  2 01:15:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (274175,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (275880,44782), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 321282  inst.: 7853255 (ipc=14.5) sim_rate=48777 (inst/sec) elapsed = 0:0:02:41 / Wed Mar  2 01:15:49 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (276647,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (276725,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (276928,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (276949,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (277101,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (278203,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (279039,44782), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 324282  inst.: 7887621 (ipc=14.5) sim_rate=48689 (inst/sec) elapsed = 0:0:02:42 / Wed Mar  2 01:15:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (279799,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (280444,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (280943,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (281276,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (281637,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (281665,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (281857,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (281865,44782), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(252,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (282933,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 327782  inst.: 7923531 (ipc=14.4) sim_rate=48610 (inst/sec) elapsed = 0:0:02:43 / Wed Mar  2 01:15:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (283264,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (283303,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (283707,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (285223,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (285465,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (286216,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (287041,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (287485,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 332282  inst.: 7962997 (ipc=14.3) sim_rate=48554 (inst/sec) elapsed = 0:0:02:44 / Wed Mar  2 01:15:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (287637,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (288178,44782), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (288642,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (289452,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (289632,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (289741,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (289861,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (290438,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (290995,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (291738,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (291908,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 337782  inst.: 7998333 (ipc=14.2) sim_rate=48474 (inst/sec) elapsed = 0:0:02:45 / Wed Mar  2 01:15:53 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (293568,44782), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (293923,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (296377,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (296549,44782), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (296917,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(255,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (297823,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (297831,44782), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 297832
gpu_sim_insn = 4169601
gpu_ipc =      13.9998
gpu_tot_sim_cycle = 342614
gpu_tot_sim_insn = 8011064
gpu_tot_ipc =      23.3822
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 594986
gpu_stall_icnt2sh    = 1666636
gpu_total_sim_rate=48551

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 477703
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 35702, Miss = 28939, Miss_rate = 0.811, Pending_hits = 2184, Reservation_fails = 248200
	L1D_cache_core[1]: Access = 37083, Miss = 30036, Miss_rate = 0.810, Pending_hits = 2230, Reservation_fails = 253736
	L1D_cache_core[2]: Access = 36921, Miss = 29808, Miss_rate = 0.807, Pending_hits = 2195, Reservation_fails = 252910
	L1D_cache_core[3]: Access = 37891, Miss = 30814, Miss_rate = 0.813, Pending_hits = 2254, Reservation_fails = 258068
	L1D_cache_core[4]: Access = 38965, Miss = 31746, Miss_rate = 0.815, Pending_hits = 2341, Reservation_fails = 257616
	L1D_cache_core[5]: Access = 38951, Miss = 32017, Miss_rate = 0.822, Pending_hits = 2358, Reservation_fails = 258101
	L1D_cache_core[6]: Access = 37147, Miss = 29960, Miss_rate = 0.807, Pending_hits = 2231, Reservation_fails = 255150
	L1D_cache_core[7]: Access = 36529, Miss = 29491, Miss_rate = 0.807, Pending_hits = 2175, Reservation_fails = 243807
	L1D_cache_core[8]: Access = 36578, Miss = 29587, Miss_rate = 0.809, Pending_hits = 2160, Reservation_fails = 244204
	L1D_cache_core[9]: Access = 37034, Miss = 30027, Miss_rate = 0.811, Pending_hits = 2254, Reservation_fails = 254791
	L1D_cache_core[10]: Access = 35141, Miss = 28408, Miss_rate = 0.808, Pending_hits = 2171, Reservation_fails = 247123
	L1D_cache_core[11]: Access = 35830, Miss = 28787, Miss_rate = 0.803, Pending_hits = 2109, Reservation_fails = 238760
	L1D_cache_core[12]: Access = 39088, Miss = 32183, Miss_rate = 0.823, Pending_hits = 2335, Reservation_fails = 262160
	L1D_cache_core[13]: Access = 38264, Miss = 31468, Miss_rate = 0.822, Pending_hits = 2325, Reservation_fails = 257913
	L1D_cache_core[14]: Access = 36171, Miss = 29376, Miss_rate = 0.812, Pending_hits = 2209, Reservation_fails = 248595
	L1D_total_cache_accesses = 557295
	L1D_total_cache_misses = 452647
	L1D_total_cache_miss_rate = 0.8122
	L1D_total_cache_pending_hits = 33531
	L1D_total_cache_reservation_fails = 3781134
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75780
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 225847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2362064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75300
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1419070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 476709
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1600, 1550, 1223, 1391, 1639, 1419, 1223, 782, 1141, 1230, 1174, 1155, 959, 1308, 1230, 976, 1510, 1004, 1217, 1393, 1318, 1502, 1540, 1308, 1320, 1006, 1286, 1439, 1372, 1376, 1286, 1236, 494, 653, 974, 1097, 806, 815, 1114, 837, 935, 1546, 1030, 1058, 1176, 1443, 1273, 1092, 
gpgpu_n_tot_thrd_icount = 28328608
gpgpu_n_tot_w_icount = 885269
gpgpu_n_stall_shd_mem = 4127951
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 225847
gpgpu_n_mem_write_global = 228509
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 940617
gpgpu_n_store_insn = 340729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 916631
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4124779
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6643349	W0_Idle:680414	W0_Scoreboard:1397894	W1:253352	W2:109755	W3:67881	W4:44604	W5:32559	W6:28535	W7:26930	W8:21594	W9:20138	W10:17407	W11:16231	W12:14898	W13:12957	W14:10867	W15:9906	W16:8834	W17:5793	W18:5892	W19:4767	W20:5094	W21:3921	W22:2550	W23:2701	W24:1580	W25:1248	W26:846	W27:438	W28:279	W29:112	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1806776 {8:225847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9149416 {40:228394,72:31,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30715192 {136:225847,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1828072 {8:228509,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1489 
maxdqlatency = 0 
maxmflatency = 2147 
averagemflatency = 386 
max_icnt2mem_latency = 822 
max_icnt2sh_latency = 342605 
mrq_lat_table:17413 	536 	1751 	1870 	2300 	784 	357 	299 	125 	13 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64176 	317713 	72364 	114 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22074 	9657 	33174 	154758 	103910 	129133 	1725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21465 	98444 	97839 	8027 	87 	0 	0 	2 	9 	35 	889 	9275 	18562 	43666 	98876 	57195 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	614 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        22        26        28        23        27        28        26        20        23        27        27        29        30 
dram[1]:        30        29        24        24        22        16        22        21        18        20        20        22        32        25        16        23 
dram[2]:        27        24        30        32        31        24        32        32        22        24        31        26        31        27        18        23 
dram[3]:        23        18        33        20        34        25        25        17        26        18        21        24        27        32        15        33 
dram[4]:        18        30        24        32        22        22        22        18        33        24        22        22        24        25        31        30 
dram[5]:        18        17        25        23        21        22        22        23        20        21        22        22        25        29        21        14 
maximum service time to same row:
dram[0]:     30815     37813     45425     46012     25622     35560     26819     31665     70292     41625     56405     37538     63441     50278     71868     73660 
dram[1]:     60213     62836     16210     14539     53169     33472     36419     34735     75474     73852     28760     54717     54571     34012     38859     69150 
dram[2]:     42388     32681     44018     44502     43490     39397     49810     57797     34894     39394     60989     51644     62970     62829     75321     47161 
dram[3]:     53364     44847     81907     19970     39784     23618     24902     41343     47938     59359     33614     68653     59937     52999     56292     53854 
dram[4]:     29178     46715     47527     75592     35115     40269     24252     30964     46223     42661     40284     60753     61326     61753     67347     70265 
dram[5]:     38153     30634     36814     42409     23450     16944     64925     37244     38011     43766     44856     49444     84885     69688     76678     15889 
average row accesses per activate:
dram[0]:  3.852459  3.852941  4.337662  3.337079  4.704918  4.603175  2.903226  3.149533  4.875000  4.037037  4.770833  4.283019  5.689655  4.046512  8.368421  6.600000 
dram[1]:  4.783333  4.119403  3.869565  3.326316  3.473118  3.056604  3.187500  2.716312  3.154546  3.681319  3.150538  3.485294  4.771429  6.222222  4.750000  3.735849 
dram[2]:  4.090909  3.265060  4.041096  3.927536  4.559322  4.253731  4.184210  3.880952  3.684783  3.416667  3.438356  3.484375  5.566667  4.261905  6.178571  6.370370 
dram[3]:  3.676923  3.255814  3.971429  3.859155  6.023809  3.609756  4.293334  3.440860  3.795181  3.766667  3.416667  3.126760  4.727273  5.028572  4.113636  3.461539 
dram[4]:  4.092308  4.135593  3.438202  3.526316  3.985714  4.839286  3.376238  3.779221  5.016394  4.313433  4.000000  5.270270  4.225000  4.105263  5.200000  8.000000 
dram[5]:  3.052083  2.952381  2.839286  2.648855  3.188679  3.418367  4.282051  3.530000  3.556604  3.040984  3.447761  4.297873  4.447369  4.600000  4.268293  3.583333 
average row locality = 25454/6690 = 3.804783
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       181       192       238       219       218       216       275       256       238       246       192       192       160       167       159       165 
dram[1]:       199       203       242       224       244       246       293       286       262       252       227       197       165       168       186       194 
dram[2]:       196       201       217       201       205       215       244       251       253       250       203       199       167       174       173       170 
dram[3]:       183       203       209       210       193       218       243       238       250       263       211       196       152       171       180       176 
dram[4]:       206       194       219       202       219       210       261       223       245       231       207       173       165       154       182       160 
dram[5]:       208       223       242       245       238       247       249       262       279       272       202       178       165       176       173       171 
total reads: 20298
bank skew: 293/152 = 1.93
chip skew: 3588/3251 = 1.10
number of total write accesses:
dram[0]:        54        70        96        78        69        74        85        81        74        81        37        35         5         7         0         0 
dram[1]:        88        73       114        92        79        78       115        97        85        83        66        40         2         0         4         4 
dram[2]:        74        70        78        70        64        70        74        75        86        78        48        24         0         5         0         2 
dram[3]:        56        77        69        64        60        78        79        82        65        76        35        26         4         5         1         4 
dram[4]:        60        50        87        66        60        61        80        68        61        58        33        22         4         2         0         0 
dram[5]:        85        87        76       102       100        88        85        91        98        99        29        24         4         8         2         1 
total reads: 5156
min_bank_accesses = 0!
chip skew: 1020/712 = 1.43
average mf latency per bank:
dram[0]:       4119      3863      3422      3607      3728      3616      2975      3173      3347      3278      9365      9754     15321     14869     18862     18138
dram[1]:       3543      3916      3104      3646      3493      3670      2808      2975      3219      3360      7560      9762     15635     15999     16169     15982
dram[2]:       3854      3903      3511      3896      3840      3652      3345      3205      3203      3423      8628     10399     15543     14862     17103     17448
dram[3]:       4354      3746      4012      3996      4123      3460      3411      3194      3516      3210      9093     10100     16564     14963     17060     16783
dram[4]:       5106      4219      4687      4012      5265      3976      4333      3566      4756      3637     60394     11654     20351     16743     22824     18922
dram[5]:       3632      3543      3516      3295      3149      3409      3134      3109      2906      2993      9944     11357     15332     14823     17331     18044
maximum mf latency per bank:
dram[0]:       1156       844      1048       827       929      1009       887      1118      2147       792       834       862       849      1100       913      1152
dram[1]:        927       831       971       853       884       789       872       867       847      1085       873       829      1007      1048       945       873
dram[2]:        801      1194      1835      1121      1130      1177      1087      1484       856      1071       903      1079       923      1263       957      1037
dram[3]:        822       803       853      1021      1110       928       857       868       896       858       890       839       877       789      1121       893
dram[4]:        984       918      1294      1059      1108       900      1010      1164       979      1037      1067      1281      1183      1174      1091      1292
dram[5]:        777       858       885       928       831       867       806       895       872       991       867       887       892       945       898       898

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452246 n_nop=435413 n_act=1012 n_pre=996 n_req=4160 n_rd=13256 n_write=1569 bw_util=0.06556
n_activity=78558 dram_eff=0.3774
bk0: 724a 446966i bk1: 768a 446399i bk2: 952a 444891i bk3: 876a 445309i bk4: 872a 446315i bk5: 864a 445733i bk6: 1100a 443831i bk7: 1024a 443302i bk8: 952a 444133i bk9: 984a 444611i bk10: 768a 447426i bk11: 768a 446504i bk12: 640a 448322i bk13: 668a 447696i bk14: 636a 449579i bk15: 660a 449033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452246 n_nop=433301 n_act=1299 n_pre=1283 n_req=4608 n_rd=14352 n_write=2011 bw_util=0.07236
n_activity=89997 dram_eff=0.3636
bk0: 796a 447107i bk1: 812a 446426i bk2: 968a 444190i bk3: 896a 445176i bk4: 976a 445144i bk5: 984a 444876i bk6: 1172a 442746i bk7: 1144a 442961i bk8: 1048a 444494i bk9: 1008a 445243i bk10: 908a 445430i bk11: 788a 446779i bk12: 660a 449010i bk13: 672a 448699i bk14: 744a 448283i bk15: 776a 448065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.113308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452246 n_nop=435432 n_act=1029 n_pre=1013 n_req=4137 n_rd=13276 n_write=1496 bw_util=0.06533
n_activity=77764 dram_eff=0.3799
bk0: 784a 446823i bk1: 804a 446000i bk2: 868a 444513i bk3: 804a 446169i bk4: 820a 446156i bk5: 860a 445818i bk6: 976a 444632i bk7: 1004a 444362i bk8: 1012a 445019i bk9: 1000a 444759i bk10: 812a 446475i bk11: 796a 446674i bk12: 668a 448566i bk13: 696a 447865i bk14: 692a 448761i bk15: 680a 449131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.171856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452246 n_nop=435533 n_act=1064 n_pre=1048 n_req=4077 n_rd=13184 n_write=1417 bw_util=0.06457
n_activity=79622 dram_eff=0.3668
bk0: 732a 447494i bk1: 812a 446186i bk2: 836a 446531i bk3: 840a 446770i bk4: 772a 447273i bk5: 872a 445527i bk6: 972a 445378i bk7: 952a 444842i bk8: 1000a 446056i bk9: 1052a 445316i bk10: 844a 446835i bk11: 784a 447081i bk12: 608a 449240i bk13: 684a 448527i bk14: 720a 448544i bk15: 704a 448641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0856171
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452246 n_nop=436113 n_act=951 n_pre=935 n_req=3963 n_rd=13004 n_write=1243 bw_util=0.06301
n_activity=77789 dram_eff=0.3663
bk0: 824a 447327i bk1: 776a 447343i bk2: 876a 444454i bk3: 808a 446495i bk4: 876a 446792i bk5: 840a 446679i bk6: 1044a 444691i bk7: 892a 445152i bk8: 980a 446408i bk9: 924a 446225i bk10: 828a 446935i bk11: 692a 447118i bk12: 660a 448235i bk13: 616a 448401i bk14: 728a 448249i bk15: 640a 449029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137193
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=452246 n_nop=433572 n_act=1335 n_pre=1319 n_req=4509 n_rd=14120 n_write=1900 bw_util=0.07085
n_activity=89730 dram_eff=0.3571
bk0: 832a 446085i bk1: 892a 445415i bk2: 968a 445202i bk3: 980a 443628i bk4: 952a 444640i bk5: 988a 444514i bk6: 996a 445278i bk7: 1048a 444281i bk8: 1116a 444233i bk9: 1088a 444073i bk10: 808a 447111i bk11: 712a 447778i bk12: 660a 448815i bk13: 704a 448476i bk14: 692a 448562i bk15: 684a 448589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0970158

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35541, Miss = 1661, Miss_rate = 0.047, Pending_hits = 16, Reservation_fails = 267
L2_cache_bank[1]: Access = 35746, Miss = 1653, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 130
L2_cache_bank[2]: Access = 35629, Miss = 1818, Miss_rate = 0.051, Pending_hits = 17, Reservation_fails = 108
L2_cache_bank[3]: Access = 36560, Miss = 1770, Miss_rate = 0.048, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 35324, Miss = 1658, Miss_rate = 0.047, Pending_hits = 6, Reservation_fails = 352
L2_cache_bank[5]: Access = 35713, Miss = 1661, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 369
L2_cache_bank[6]: Access = 35944, Miss = 1621, Miss_rate = 0.045, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 35793, Miss = 1675, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 59752, Miss = 1704, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 391
L2_cache_bank[9]: Access = 35908, Miss = 1547, Miss_rate = 0.043, Pending_hits = 7, Reservation_fails = 714
L2_cache_bank[10]: Access = 36393, Miss = 1756, Miss_rate = 0.048, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 36128, Miss = 1774, Miss_rate = 0.049, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 454431
L2_total_cache_misses = 20298
L2_total_cache_miss_rate = 0.0447
L2_total_cache_pending_hits = 117
L2_total_cache_reservation_fails = 2331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16717
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1992
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224846
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1358089
icnt_total_pkts_simt_to_mem=683223
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.9924
	minimum = 6
	maximum = 718
Network latency average = 39.0393
	minimum = 6
	maximum = 461
Slowest packet = 64070
Flit latency average = 29.5133
	minimum = 6
	maximum = 461
Slowest flit = 735664
Fragmentation average = 0.0880361
	minimum = 0
	maximum = 334
Injected packet rate average = 0.105927
	minimum = 0.0898997 (at node 10)
	maximum = 0.178718 (at node 23)
Accepted packet rate average = 0.105927
	minimum = 0.0898997 (at node 10)
	maximum = 0.178718 (at node 23)
Injected flit rate average = 0.238773
	minimum = 0.134797 (at node 10)
	maximum = 0.419042 (at node 23)
Accepted flit rate average= 0.238773
	minimum = 0.165412 (at node 19)
	maximum = 0.311051 (at node 12)
Injected packet length average = 2.25412
Accepted packet length average = 2.25412
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2833 (5 samples)
	minimum = 6 (5 samples)
	maximum = 253.4 (5 samples)
Network latency average = 19.9112 (5 samples)
	minimum = 6 (5 samples)
	maximum = 181.2 (5 samples)
Flit latency average = 15.8238 (5 samples)
	minimum = 6 (5 samples)
	maximum = 179.4 (5 samples)
Fragmentation average = 0.0220275 (5 samples)
	minimum = 0 (5 samples)
	maximum = 102.2 (5 samples)
Injected packet rate average = 0.0431295 (5 samples)
	minimum = 0.031659 (5 samples)
	maximum = 0.100618 (5 samples)
Accepted packet rate average = 0.0431295 (5 samples)
	minimum = 0.031659 (5 samples)
	maximum = 0.100618 (5 samples)
Injected flit rate average = 0.0964049 (5 samples)
	minimum = 0.0472209 (5 samples)
	maximum = 0.199593 (5 samples)
Accepted flit rate average = 0.0964049 (5 samples)
	minimum = 0.0609939 (5 samples)
	maximum = 0.190816 (5 samples)
Injected packet size average = 2.23524 (5 samples)
Accepted packet size average = 2.23524 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 45 sec (165 sec)
gpgpu_simulation_rate = 48551 (inst/sec)
gpgpu_simulation_rate = 2076 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,342614)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,342614)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,342614)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,342614)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,342614)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,342614)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,342614)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(55,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(58,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(18,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 343114  inst.: 8348331 (ipc=674.5) sim_rate=50291 (inst/sec) elapsed = 0:0:02:46 / Wed Mar  2 01:15:54 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(24,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 344114  inst.: 8424961 (ipc=275.9) sim_rate=50448 (inst/sec) elapsed = 0:0:02:47 / Wed Mar  2 01:15:55 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(53,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 346114  inst.: 8465959 (ipc=130.0) sim_rate=50392 (inst/sec) elapsed = 0:0:02:48 / Wed Mar  2 01:15:56 2016
GPGPU-Sim uArch: cycles simulated: 348114  inst.: 8485337 (ipc=86.2) sim_rate=50209 (inst/sec) elapsed = 0:0:02:49 / Wed Mar  2 01:15:57 2016
GPGPU-Sim uArch: cycles simulated: 349614  inst.: 8507901 (ipc=71.0) sim_rate=50046 (inst/sec) elapsed = 0:0:02:50 / Wed Mar  2 01:15:58 2016
GPGPU-Sim uArch: cycles simulated: 351614  inst.: 8536264 (ipc=58.4) sim_rate=49919 (inst/sec) elapsed = 0:0:02:51 / Wed Mar  2 01:15:59 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(10,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 353614  inst.: 8561045 (ipc=50.0) sim_rate=49773 (inst/sec) elapsed = 0:0:02:52 / Wed Mar  2 01:16:00 2016
GPGPU-Sim uArch: cycles simulated: 355614  inst.: 8588862 (ipc=44.4) sim_rate=49646 (inst/sec) elapsed = 0:0:02:53 / Wed Mar  2 01:16:01 2016
GPGPU-Sim uArch: cycles simulated: 357614  inst.: 8615054 (ipc=40.3) sim_rate=49511 (inst/sec) elapsed = 0:0:02:54 / Wed Mar  2 01:16:02 2016
GPGPU-Sim uArch: cycles simulated: 359614  inst.: 8641806 (ipc=37.1) sim_rate=49381 (inst/sec) elapsed = 0:0:02:55 / Wed Mar  2 01:16:03 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(21,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 361114  inst.: 8660128 (ipc=35.1) sim_rate=49205 (inst/sec) elapsed = 0:0:02:56 / Wed Mar  2 01:16:04 2016
GPGPU-Sim uArch: cycles simulated: 363114  inst.: 8686566 (ipc=33.0) sim_rate=49076 (inst/sec) elapsed = 0:0:02:57 / Wed Mar  2 01:16:05 2016
GPGPU-Sim uArch: cycles simulated: 365114  inst.: 8711396 (ipc=31.1) sim_rate=48940 (inst/sec) elapsed = 0:0:02:58 / Wed Mar  2 01:16:06 2016
GPGPU-Sim uArch: cycles simulated: 367114  inst.: 8738650 (ipc=29.7) sim_rate=48819 (inst/sec) elapsed = 0:0:02:59 / Wed Mar  2 01:16:07 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(34,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 369114  inst.: 8760998 (ipc=28.3) sim_rate=48672 (inst/sec) elapsed = 0:0:03:00 / Wed Mar  2 01:16:08 2016
GPGPU-Sim uArch: cycles simulated: 371114  inst.: 8785359 (ipc=27.2) sim_rate=48537 (inst/sec) elapsed = 0:0:03:01 / Wed Mar  2 01:16:09 2016
GPGPU-Sim uArch: cycles simulated: 372614  inst.: 8802388 (ipc=26.4) sim_rate=48364 (inst/sec) elapsed = 0:0:03:02 / Wed Mar  2 01:16:10 2016
GPGPU-Sim uArch: cycles simulated: 374614  inst.: 8826339 (ipc=25.5) sim_rate=48231 (inst/sec) elapsed = 0:0:03:03 / Wed Mar  2 01:16:11 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(13,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 376614  inst.: 8848882 (ipc=24.6) sim_rate=48091 (inst/sec) elapsed = 0:0:03:04 / Wed Mar  2 01:16:12 2016
GPGPU-Sim uArch: cycles simulated: 378614  inst.: 8870471 (ipc=23.9) sim_rate=47948 (inst/sec) elapsed = 0:0:03:05 / Wed Mar  2 01:16:13 2016
GPGPU-Sim uArch: cycles simulated: 380614  inst.: 8893657 (ipc=23.2) sim_rate=47815 (inst/sec) elapsed = 0:0:03:06 / Wed Mar  2 01:16:14 2016
GPGPU-Sim uArch: cycles simulated: 382614  inst.: 8918658 (ipc=22.7) sim_rate=47693 (inst/sec) elapsed = 0:0:03:07 / Wed Mar  2 01:16:15 2016
GPGPU-Sim uArch: cycles simulated: 384114  inst.: 8934173 (ipc=22.2) sim_rate=47522 (inst/sec) elapsed = 0:0:03:08 / Wed Mar  2 01:16:16 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(24,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 386114  inst.: 8958833 (ipc=21.8) sim_rate=47401 (inst/sec) elapsed = 0:0:03:09 / Wed Mar  2 01:16:17 2016
GPGPU-Sim uArch: cycles simulated: 388114  inst.: 8981470 (ipc=21.3) sim_rate=47270 (inst/sec) elapsed = 0:0:03:10 / Wed Mar  2 01:16:18 2016
GPGPU-Sim uArch: cycles simulated: 389614  inst.: 9000558 (ipc=21.1) sim_rate=47123 (inst/sec) elapsed = 0:0:03:11 / Wed Mar  2 01:16:19 2016
GPGPU-Sim uArch: cycles simulated: 391614  inst.: 9025105 (ipc=20.7) sim_rate=47005 (inst/sec) elapsed = 0:0:03:12 / Wed Mar  2 01:16:20 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(24,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 393114  inst.: 9045468 (ipc=20.5) sim_rate=46867 (inst/sec) elapsed = 0:0:03:13 / Wed Mar  2 01:16:21 2016
GPGPU-Sim uArch: cycles simulated: 395114  inst.: 9068419 (ipc=20.1) sim_rate=46744 (inst/sec) elapsed = 0:0:03:14 / Wed Mar  2 01:16:22 2016
GPGPU-Sim uArch: cycles simulated: 397114  inst.: 9095283 (ipc=19.9) sim_rate=46642 (inst/sec) elapsed = 0:0:03:15 / Wed Mar  2 01:16:23 2016
GPGPU-Sim uArch: cycles simulated: 398614  inst.: 9114546 (ipc=19.7) sim_rate=46502 (inst/sec) elapsed = 0:0:03:16 / Wed Mar  2 01:16:24 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(68,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 400614  inst.: 9143942 (ipc=19.5) sim_rate=46415 (inst/sec) elapsed = 0:0:03:17 / Wed Mar  2 01:16:25 2016
GPGPU-Sim uArch: cycles simulated: 402614  inst.: 9171603 (ipc=19.3) sim_rate=46321 (inst/sec) elapsed = 0:0:03:18 / Wed Mar  2 01:16:26 2016
GPGPU-Sim uArch: cycles simulated: 404114  inst.: 9192045 (ipc=19.2) sim_rate=46191 (inst/sec) elapsed = 0:0:03:19 / Wed Mar  2 01:16:27 2016
GPGPU-Sim uArch: cycles simulated: 406114  inst.: 9218629 (ipc=19.0) sim_rate=46093 (inst/sec) elapsed = 0:0:03:20 / Wed Mar  2 01:16:28 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(25,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 408114  inst.: 9243857 (ipc=18.8) sim_rate=45989 (inst/sec) elapsed = 0:0:03:21 / Wed Mar  2 01:16:29 2016
GPGPU-Sim uArch: cycles simulated: 410114  inst.: 9271562 (ipc=18.7) sim_rate=45898 (inst/sec) elapsed = 0:0:03:22 / Wed Mar  2 01:16:30 2016
GPGPU-Sim uArch: cycles simulated: 412114  inst.: 9294335 (ipc=18.5) sim_rate=45784 (inst/sec) elapsed = 0:0:03:23 / Wed Mar  2 01:16:31 2016
GPGPU-Sim uArch: cycles simulated: 414114  inst.: 9320565 (ipc=18.3) sim_rate=45689 (inst/sec) elapsed = 0:0:03:24 / Wed Mar  2 01:16:32 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(77,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 416114  inst.: 9346108 (ipc=18.2) sim_rate=45590 (inst/sec) elapsed = 0:0:03:25 / Wed Mar  2 01:16:33 2016
GPGPU-Sim uArch: cycles simulated: 417614  inst.: 9363962 (ipc=18.0) sim_rate=45456 (inst/sec) elapsed = 0:0:03:26 / Wed Mar  2 01:16:34 2016
GPGPU-Sim uArch: cycles simulated: 419614  inst.: 9387966 (ipc=17.9) sim_rate=45352 (inst/sec) elapsed = 0:0:03:27 / Wed Mar  2 01:16:35 2016
GPGPU-Sim uArch: cycles simulated: 421614  inst.: 9415396 (ipc=17.8) sim_rate=45266 (inst/sec) elapsed = 0:0:03:28 / Wed Mar  2 01:16:36 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(40,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 423614  inst.: 9438329 (ipc=17.6) sim_rate=45159 (inst/sec) elapsed = 0:0:03:29 / Wed Mar  2 01:16:37 2016
GPGPU-Sim uArch: cycles simulated: 425614  inst.: 9461961 (ipc=17.5) sim_rate=45056 (inst/sec) elapsed = 0:0:03:30 / Wed Mar  2 01:16:38 2016
GPGPU-Sim uArch: cycles simulated: 427614  inst.: 9485472 (ipc=17.3) sim_rate=44954 (inst/sec) elapsed = 0:0:03:31 / Wed Mar  2 01:16:39 2016
GPGPU-Sim uArch: cycles simulated: 429614  inst.: 9510052 (ipc=17.2) sim_rate=44858 (inst/sec) elapsed = 0:0:03:32 / Wed Mar  2 01:16:40 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(52,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 431614  inst.: 9532074 (ipc=17.1) sim_rate=44751 (inst/sec) elapsed = 0:0:03:33 / Wed Mar  2 01:16:41 2016
GPGPU-Sim uArch: cycles simulated: 433114  inst.: 9548739 (ipc=17.0) sim_rate=44620 (inst/sec) elapsed = 0:0:03:34 / Wed Mar  2 01:16:42 2016
GPGPU-Sim uArch: cycles simulated: 435114  inst.: 9571735 (ipc=16.9) sim_rate=44519 (inst/sec) elapsed = 0:0:03:35 / Wed Mar  2 01:16:43 2016
GPGPU-Sim uArch: cycles simulated: 437114  inst.: 9598240 (ipc=16.8) sim_rate=44436 (inst/sec) elapsed = 0:0:03:36 / Wed Mar  2 01:16:44 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(71,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 439114  inst.: 9622258 (ipc=16.7) sim_rate=44342 (inst/sec) elapsed = 0:0:03:37 / Wed Mar  2 01:16:45 2016
GPGPU-Sim uArch: cycles simulated: 441114  inst.: 9647152 (ipc=16.6) sim_rate=44252 (inst/sec) elapsed = 0:0:03:38 / Wed Mar  2 01:16:46 2016
GPGPU-Sim uArch: cycles simulated: 443114  inst.: 9674257 (ipc=16.5) sim_rate=44174 (inst/sec) elapsed = 0:0:03:39 / Wed Mar  2 01:16:47 2016
GPGPU-Sim uArch: cycles simulated: 444614  inst.: 9690674 (ipc=16.5) sim_rate=44048 (inst/sec) elapsed = 0:0:03:40 / Wed Mar  2 01:16:48 2016
GPGPU-Sim uArch: cycles simulated: 446614  inst.: 9714449 (ipc=16.4) sim_rate=43956 (inst/sec) elapsed = 0:0:03:41 / Wed Mar  2 01:16:49 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(81,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 448614  inst.: 9739601 (ipc=16.3) sim_rate=43872 (inst/sec) elapsed = 0:0:03:42 / Wed Mar  2 01:16:50 2016
GPGPU-Sim uArch: cycles simulated: 451114  inst.: 9771676 (ipc=16.2) sim_rate=43819 (inst/sec) elapsed = 0:0:03:43 / Wed Mar  2 01:16:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (110104,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(110105,342614)
GPGPU-Sim uArch: cycles simulated: 453114  inst.: 9798382 (ipc=16.2) sim_rate=43742 (inst/sec) elapsed = 0:0:03:44 / Wed Mar  2 01:16:52 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(37,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 454614  inst.: 9823202 (ipc=16.2) sim_rate=43658 (inst/sec) elapsed = 0:0:03:45 / Wed Mar  2 01:16:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113947,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(113948,342614)
GPGPU-Sim uArch: cycles simulated: 456614  inst.: 9852646 (ipc=16.2) sim_rate=43595 (inst/sec) elapsed = 0:0:03:46 / Wed Mar  2 01:16:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114725,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(114726,342614)
GPGPU-Sim uArch: cycles simulated: 458614  inst.: 9880214 (ipc=16.1) sim_rate=43525 (inst/sec) elapsed = 0:0:03:47 / Wed Mar  2 01:16:55 2016
GPGPU-Sim uArch: cycles simulated: 460614  inst.: 9907120 (ipc=16.1) sim_rate=43452 (inst/sec) elapsed = 0:0:03:48 / Wed Mar  2 01:16:56 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(75,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (118611,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(118612,342614)
GPGPU-Sim uArch: cycles simulated: 462614  inst.: 9933437 (ipc=16.0) sim_rate=43377 (inst/sec) elapsed = 0:0:03:49 / Wed Mar  2 01:16:57 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120217,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(120218,342614)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (120277,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(120278,342614)
GPGPU-Sim uArch: cycles simulated: 464614  inst.: 9970059 (ipc=16.1) sim_rate=43348 (inst/sec) elapsed = 0:0:03:50 / Wed Mar  2 01:16:58 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (123141,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(123142,342614)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (123887,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(123888,342614)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (123953,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(123954,342614)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(38,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 466614  inst.: 10003613 (ipc=16.1) sim_rate=43305 (inst/sec) elapsed = 0:0:03:51 / Wed Mar  2 01:16:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (125390,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(125391,342614)
GPGPU-Sim uArch: cycles simulated: 468614  inst.: 10037185 (ipc=16.1) sim_rate=43263 (inst/sec) elapsed = 0:0:03:52 / Wed Mar  2 01:17:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (126892,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(126893,342614)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (127128,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(127129,342614)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (127430,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(127431,342614)
GPGPU-Sim uArch: cycles simulated: 470614  inst.: 10069646 (ipc=16.1) sim_rate=43217 (inst/sec) elapsed = 0:0:03:53 / Wed Mar  2 01:17:01 2016
GPGPU-Sim uArch: cycles simulated: 472114  inst.: 10092815 (ipc=16.1) sim_rate=43131 (inst/sec) elapsed = 0:0:03:54 / Wed Mar  2 01:17:02 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(93,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 474114  inst.: 10123321 (ipc=16.1) sim_rate=43077 (inst/sec) elapsed = 0:0:03:55 / Wed Mar  2 01:17:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (132083,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(132084,342614)
GPGPU-Sim uArch: cycles simulated: 476114  inst.: 10150473 (ipc=16.0) sim_rate=43010 (inst/sec) elapsed = 0:0:03:56 / Wed Mar  2 01:17:04 2016
GPGPU-Sim uArch: cycles simulated: 478114  inst.: 10177580 (ipc=16.0) sim_rate=42943 (inst/sec) elapsed = 0:0:03:57 / Wed Mar  2 01:17:05 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(96,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 480114  inst.: 10201751 (ipc=15.9) sim_rate=42864 (inst/sec) elapsed = 0:0:03:58 / Wed Mar  2 01:17:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (139170,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(139171,342614)
GPGPU-Sim uArch: cycles simulated: 482114  inst.: 10228024 (ipc=15.9) sim_rate=42795 (inst/sec) elapsed = 0:0:03:59 / Wed Mar  2 01:17:07 2016
GPGPU-Sim uArch: cycles simulated: 484114  inst.: 10254048 (ipc=15.9) sim_rate=42725 (inst/sec) elapsed = 0:0:04:00 / Wed Mar  2 01:17:08 2016
GPGPU-Sim uArch: cycles simulated: 486114  inst.: 10279746 (ipc=15.8) sim_rate=42654 (inst/sec) elapsed = 0:0:04:01 / Wed Mar  2 01:17:09 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(46,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (145946,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(145947,342614)
GPGPU-Sim uArch: cycles simulated: 488614  inst.: 10311716 (ipc=15.8) sim_rate=42610 (inst/sec) elapsed = 0:0:04:02 / Wed Mar  2 01:17:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (146563,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(146564,342614)
GPGPU-Sim uArch: cycles simulated: 490614  inst.: 10339728 (ipc=15.7) sim_rate=42550 (inst/sec) elapsed = 0:0:04:03 / Wed Mar  2 01:17:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (149158,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(149159,342614)
GPGPU-Sim uArch: cycles simulated: 492614  inst.: 10368389 (ipc=15.7) sim_rate=42493 (inst/sec) elapsed = 0:0:04:04 / Wed Mar  2 01:17:12 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(97,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 494614  inst.: 10396642 (ipc=15.7) sim_rate=42435 (inst/sec) elapsed = 0:0:04:05 / Wed Mar  2 01:17:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (152153,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(152154,342614)
GPGPU-Sim uArch: cycles simulated: 496614  inst.: 10427840 (ipc=15.7) sim_rate=42389 (inst/sec) elapsed = 0:0:04:06 / Wed Mar  2 01:17:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (154493,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(154494,342614)
GPGPU-Sim uArch: cycles simulated: 498614  inst.: 10458860 (ipc=15.7) sim_rate=42343 (inst/sec) elapsed = 0:0:04:07 / Wed Mar  2 01:17:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (156063,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(156064,342614)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(106,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 500614  inst.: 10492666 (ipc=15.7) sim_rate=42309 (inst/sec) elapsed = 0:0:04:08 / Wed Mar  2 01:17:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (158134,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(158135,342614)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (159227,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(159228,342614)
GPGPU-Sim uArch: cycles simulated: 502614  inst.: 10525334 (ipc=15.7) sim_rate=42270 (inst/sec) elapsed = 0:0:04:09 / Wed Mar  2 01:17:17 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (160055,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(160056,342614)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (160372,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(160373,342614)
GPGPU-Sim uArch: cycles simulated: 504114  inst.: 10550376 (ipc=15.7) sim_rate=42201 (inst/sec) elapsed = 0:0:04:10 / Wed Mar  2 01:17:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (161744,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(161745,342614)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (162743,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(162744,342614)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(64,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 506114  inst.: 10582517 (ipc=15.7) sim_rate=42161 (inst/sec) elapsed = 0:0:04:11 / Wed Mar  2 01:17:19 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (163988,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(163989,342614)
GPGPU-Sim uArch: cycles simulated: 508114  inst.: 10611749 (ipc=15.7) sim_rate=42110 (inst/sec) elapsed = 0:0:04:12 / Wed Mar  2 01:17:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (166082,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(166083,342614)
GPGPU-Sim uArch: cycles simulated: 510114  inst.: 10640330 (ipc=15.7) sim_rate=42056 (inst/sec) elapsed = 0:0:04:13 / Wed Mar  2 01:17:21 2016
GPGPU-Sim uArch: cycles simulated: 512114  inst.: 10664644 (ipc=15.7) sim_rate=41986 (inst/sec) elapsed = 0:0:04:14 / Wed Mar  2 01:17:22 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (169505,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(169506,342614)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(111,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (170777,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(170778,342614)
GPGPU-Sim uArch: cycles simulated: 514114  inst.: 10692376 (ipc=15.6) sim_rate=41930 (inst/sec) elapsed = 0:0:04:15 / Wed Mar  2 01:17:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (172137,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(172138,342614)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (172289,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(172290,342614)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (173058,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(173059,342614)
GPGPU-Sim uArch: cycles simulated: 516114  inst.: 10720784 (ipc=15.6) sim_rate=41878 (inst/sec) elapsed = 0:0:04:16 / Wed Mar  2 01:17:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (173696,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(173697,342614)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (174040,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(174041,342614)
GPGPU-Sim uArch: cycles simulated: 518114  inst.: 10755600 (ipc=15.6) sim_rate=41850 (inst/sec) elapsed = 0:0:04:17 / Wed Mar  2 01:17:25 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (175564,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(175565,342614)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(54,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 519614  inst.: 10778582 (ipc=15.6) sim_rate=41777 (inst/sec) elapsed = 0:0:04:18 / Wed Mar  2 01:17:26 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (178020,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(178021,342614)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (178676,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(178677,342614)
GPGPU-Sim uArch: cycles simulated: 521614  inst.: 10810517 (ipc=15.6) sim_rate=41739 (inst/sec) elapsed = 0:0:04:19 / Wed Mar  2 01:17:27 2016
GPGPU-Sim uArch: cycles simulated: 523614  inst.: 10836705 (ipc=15.6) sim_rate=41679 (inst/sec) elapsed = 0:0:04:20 / Wed Mar  2 01:17:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (182128,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(182129,342614)
GPGPU-Sim uArch: cycles simulated: 525614  inst.: 10861145 (ipc=15.6) sim_rate=41613 (inst/sec) elapsed = 0:0:04:21 / Wed Mar  2 01:17:29 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(73,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (183795,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(183796,342614)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (183914,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(183915,342614)
GPGPU-Sim uArch: cycles simulated: 527614  inst.: 10892701 (ipc=15.6) sim_rate=41575 (inst/sec) elapsed = 0:0:04:22 / Wed Mar  2 01:17:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (186239,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(186240,342614)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (186256,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(186257,342614)
GPGPU-Sim uArch: cycles simulated: 529614  inst.: 10923657 (ipc=15.6) sim_rate=41534 (inst/sec) elapsed = 0:0:04:23 / Wed Mar  2 01:17:31 2016
GPGPU-Sim uArch: cycles simulated: 531614  inst.: 10952542 (ipc=15.6) sim_rate=41486 (inst/sec) elapsed = 0:0:04:24 / Wed Mar  2 01:17:32 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(88,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (190227,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(190228,342614)
GPGPU-Sim uArch: cycles simulated: 533114  inst.: 10977326 (ipc=15.6) sim_rate=41423 (inst/sec) elapsed = 0:0:04:25 / Wed Mar  2 01:17:33 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (191913,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(191914,342614)
GPGPU-Sim uArch: cycles simulated: 535114  inst.: 11007515 (ipc=15.6) sim_rate=41381 (inst/sec) elapsed = 0:0:04:26 / Wed Mar  2 01:17:34 2016
GPGPU-Sim uArch: cycles simulated: 537114  inst.: 11041626 (ipc=15.6) sim_rate=41354 (inst/sec) elapsed = 0:0:04:27 / Wed Mar  2 01:17:35 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(67,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 539114  inst.: 11067649 (ipc=15.6) sim_rate=41297 (inst/sec) elapsed = 0:0:04:28 / Wed Mar  2 01:17:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (197015,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(197016,342614)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (198233,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(198234,342614)
GPGPU-Sim uArch: cycles simulated: 541114  inst.: 11096322 (ipc=15.5) sim_rate=41250 (inst/sec) elapsed = 0:0:04:29 / Wed Mar  2 01:17:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (198889,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(198890,342614)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (199442,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(199443,342614)
GPGPU-Sim uArch: cycles simulated: 542614  inst.: 11122544 (ipc=15.6) sim_rate=41194 (inst/sec) elapsed = 0:0:04:30 / Wed Mar  2 01:17:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (200148,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(200149,342614)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (200813,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(200814,342614)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (201382,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(201383,342614)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(139,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 544614  inst.: 11158401 (ipc=15.6) sim_rate=41174 (inst/sec) elapsed = 0:0:04:31 / Wed Mar  2 01:17:39 2016
GPGPU-Sim uArch: cycles simulated: 546614  inst.: 11187000 (ipc=15.6) sim_rate=41128 (inst/sec) elapsed = 0:0:04:32 / Wed Mar  2 01:17:40 2016
GPGPU-Sim uArch: cycles simulated: 548114  inst.: 11206833 (ipc=15.6) sim_rate=41050 (inst/sec) elapsed = 0:0:04:33 / Wed Mar  2 01:17:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (206060,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(206061,342614)
GPGPU-Sim uArch: cycles simulated: 550114  inst.: 11232969 (ipc=15.5) sim_rate=40996 (inst/sec) elapsed = 0:0:04:34 / Wed Mar  2 01:17:42 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(77,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (208614,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(208615,342614)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (209101,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(209102,342614)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (209305,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(209306,342614)
GPGPU-Sim uArch: cycles simulated: 552114  inst.: 11266445 (ipc=15.5) sim_rate=40968 (inst/sec) elapsed = 0:0:04:35 / Wed Mar  2 01:17:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (210946,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(210947,342614)
GPGPU-Sim uArch: cycles simulated: 554114  inst.: 11300609 (ipc=15.6) sim_rate=40944 (inst/sec) elapsed = 0:0:04:36 / Wed Mar  2 01:17:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (212159,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(212160,342614)
GPGPU-Sim uArch: cycles simulated: 556114  inst.: 11331165 (ipc=15.6) sim_rate=40906 (inst/sec) elapsed = 0:0:04:37 / Wed Mar  2 01:17:45 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(135,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 557614  inst.: 11353389 (ipc=15.5) sim_rate=40839 (inst/sec) elapsed = 0:0:04:38 / Wed Mar  2 01:17:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (215615,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(215616,342614)
GPGPU-Sim uArch: cycles simulated: 559614  inst.: 11379217 (ipc=15.5) sim_rate=40785 (inst/sec) elapsed = 0:0:04:39 / Wed Mar  2 01:17:47 2016
GPGPU-Sim uArch: cycles simulated: 561614  inst.: 11411381 (ipc=15.5) sim_rate=40754 (inst/sec) elapsed = 0:0:04:40 / Wed Mar  2 01:17:48 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(135,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 563614  inst.: 11439591 (ipc=15.5) sim_rate=40710 (inst/sec) elapsed = 0:0:04:41 / Wed Mar  2 01:17:49 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (221276,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(221277,342614)
GPGPU-Sim uArch: cycles simulated: 565614  inst.: 11473433 (ipc=15.5) sim_rate=40685 (inst/sec) elapsed = 0:0:04:42 / Wed Mar  2 01:17:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (223986,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(223987,342614)
GPGPU-Sim uArch: cycles simulated: 567614  inst.: 11501641 (ipc=15.5) sim_rate=40641 (inst/sec) elapsed = 0:0:04:43 / Wed Mar  2 01:17:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (226280,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(226281,342614)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(128,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 569614  inst.: 11534330 (ipc=15.5) sim_rate=40613 (inst/sec) elapsed = 0:0:04:44 / Wed Mar  2 01:17:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (227107,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(227108,342614)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (227201,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(227202,342614)
GPGPU-Sim uArch: cycles simulated: 571614  inst.: 11569847 (ipc=15.5) sim_rate=40595 (inst/sec) elapsed = 0:0:04:45 / Wed Mar  2 01:17:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (229164,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(229165,342614)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (230192,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(230193,342614)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (230456,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(230457,342614)
GPGPU-Sim uArch: cycles simulated: 573614  inst.: 11606955 (ipc=15.6) sim_rate=40583 (inst/sec) elapsed = 0:0:04:46 / Wed Mar  2 01:17:54 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(155,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (232599,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(232600,342614)
GPGPU-Sim uArch: cycles simulated: 575614  inst.: 11640231 (ipc=15.6) sim_rate=40558 (inst/sec) elapsed = 0:0:04:47 / Wed Mar  2 01:17:55 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (233705,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(233706,342614)
GPGPU-Sim uArch: cycles simulated: 577114  inst.: 11660774 (ipc=15.6) sim_rate=40488 (inst/sec) elapsed = 0:0:04:48 / Wed Mar  2 01:17:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (234790,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(234791,342614)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (235578,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(235579,342614)
GPGPU-Sim uArch: cycles simulated: 579114  inst.: 11693129 (ipc=15.6) sim_rate=40460 (inst/sec) elapsed = 0:0:04:49 / Wed Mar  2 01:17:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (237019,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(237020,342614)
GPGPU-Sim uArch: cycles simulated: 581114  inst.: 11721593 (ipc=15.6) sim_rate=40419 (inst/sec) elapsed = 0:0:04:50 / Wed Mar  2 01:17:58 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(154,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (238811,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(238812,342614)
GPGPU-Sim uArch: cycles simulated: 583114  inst.: 11752193 (ipc=15.6) sim_rate=40385 (inst/sec) elapsed = 0:0:04:51 / Wed Mar  2 01:17:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (241352,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(241353,342614)
GPGPU-Sim uArch: cycles simulated: 585114  inst.: 11779746 (ipc=15.5) sim_rate=40341 (inst/sec) elapsed = 0:0:04:52 / Wed Mar  2 01:18:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (244404,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(244405,342614)
GPGPU-Sim uArch: cycles simulated: 587114  inst.: 11804984 (ipc=15.5) sim_rate=40290 (inst/sec) elapsed = 0:0:04:53 / Wed Mar  2 01:18:01 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(100,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 589114  inst.: 11837051 (ipc=15.5) sim_rate=40262 (inst/sec) elapsed = 0:0:04:54 / Wed Mar  2 01:18:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (246565,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(246566,342614)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (247364,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(247365,342614)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (247815,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(247816,342614)
GPGPU-Sim uArch: cycles simulated: 591114  inst.: 11866960 (ipc=15.5) sim_rate=40226 (inst/sec) elapsed = 0:0:04:55 / Wed Mar  2 01:18:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (250449,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(250450,342614)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (250498,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(250499,342614)
GPGPU-Sim uArch: cycles simulated: 593114  inst.: 11899143 (ipc=15.5) sim_rate=40199 (inst/sec) elapsed = 0:0:04:56 / Wed Mar  2 01:18:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (251251,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(251252,342614)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(110,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (251714,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(251715,342614)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (252370,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(252371,342614)
GPGPU-Sim uArch: cycles simulated: 595114  inst.: 11933190 (ipc=15.5) sim_rate=40179 (inst/sec) elapsed = 0:0:04:57 / Wed Mar  2 01:18:05 2016
GPGPU-Sim uArch: cycles simulated: 596614  inst.: 11955688 (ipc=15.5) sim_rate=40119 (inst/sec) elapsed = 0:0:04:58 / Wed Mar  2 01:18:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (255284,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(255285,342614)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (255559,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(255560,342614)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (255846,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(255847,342614)
GPGPU-Sim uArch: cycles simulated: 598614  inst.: 11989350 (ipc=15.5) sim_rate=40098 (inst/sec) elapsed = 0:0:04:59 / Wed Mar  2 01:18:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (256457,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(256458,342614)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(128,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 600614  inst.: 12016945 (ipc=15.5) sim_rate=40056 (inst/sec) elapsed = 0:0:05:00 / Wed Mar  2 01:18:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (259387,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(259388,342614)
GPGPU-Sim uArch: cycles simulated: 602614  inst.: 12042682 (ipc=15.5) sim_rate=40008 (inst/sec) elapsed = 0:0:05:01 / Wed Mar  2 01:18:09 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (260485,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(260486,342614)
GPGPU-Sim uArch: cycles simulated: 604614  inst.: 12068382 (ipc=15.5) sim_rate=39961 (inst/sec) elapsed = 0:0:05:02 / Wed Mar  2 01:18:10 2016
GPGPU-Sim uArch: cycles simulated: 606614  inst.: 12090691 (ipc=15.5) sim_rate=39903 (inst/sec) elapsed = 0:0:05:03 / Wed Mar  2 01:18:11 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(126,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 608114  inst.: 12108719 (ipc=15.4) sim_rate=39831 (inst/sec) elapsed = 0:0:05:04 / Wed Mar  2 01:18:12 2016
GPGPU-Sim uArch: cycles simulated: 610614  inst.: 12141223 (ipc=15.4) sim_rate=39807 (inst/sec) elapsed = 0:0:05:05 / Wed Mar  2 01:18:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (268435,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(268436,342614)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (268490,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(268491,342614)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (269873,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(269874,342614)
GPGPU-Sim uArch: cycles simulated: 612614  inst.: 12172282 (ipc=15.4) sim_rate=39778 (inst/sec) elapsed = 0:0:05:06 / Wed Mar  2 01:18:14 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (271065,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(271066,342614)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (271202,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(271203,342614)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(183,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 614614  inst.: 12203211 (ipc=15.4) sim_rate=39749 (inst/sec) elapsed = 0:0:05:07 / Wed Mar  2 01:18:15 2016
GPGPU-Sim uArch: cycles simulated: 616114  inst.: 12225013 (ipc=15.4) sim_rate=39691 (inst/sec) elapsed = 0:0:05:08 / Wed Mar  2 01:18:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (273924,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(273925,342614)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (274274,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(274275,342614)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (275107,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(275108,342614)
GPGPU-Sim uArch: cycles simulated: 618114  inst.: 12257306 (ipc=15.4) sim_rate=39667 (inst/sec) elapsed = 0:0:05:09 / Wed Mar  2 01:18:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (276375,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(276376,342614)
GPGPU-Sim uArch: cycles simulated: 620114  inst.: 12287719 (ipc=15.4) sim_rate=39637 (inst/sec) elapsed = 0:0:05:10 / Wed Mar  2 01:18:18 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(178,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 622114  inst.: 12310028 (ipc=15.4) sim_rate=39582 (inst/sec) elapsed = 0:0:05:11 / Wed Mar  2 01:18:19 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (280400,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(280401,342614)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (281433,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(281434,342614)
GPGPU-Sim uArch: cycles simulated: 624114  inst.: 12332218 (ipc=15.4) sim_rate=39526 (inst/sec) elapsed = 0:0:05:12 / Wed Mar  2 01:18:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (282903,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(282904,342614)
GPGPU-Sim uArch: cycles simulated: 626114  inst.: 12357338 (ipc=15.3) sim_rate=39480 (inst/sec) elapsed = 0:0:05:13 / Wed Mar  2 01:18:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (284005,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(284006,342614)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (285450,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(285451,342614)
GPGPU-Sim uArch: cycles simulated: 628114  inst.: 12389289 (ipc=15.3) sim_rate=39456 (inst/sec) elapsed = 0:0:05:14 / Wed Mar  2 01:18:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (285640,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(285641,342614)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(183,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 630114  inst.: 12415079 (ipc=15.3) sim_rate=39412 (inst/sec) elapsed = 0:0:05:15 / Wed Mar  2 01:18:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (287797,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(287798,342614)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (288960,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(288961,342614)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (289136,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(289137,342614)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (289191,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(289192,342614)
GPGPU-Sim uArch: cycles simulated: 632114  inst.: 12450275 (ipc=15.3) sim_rate=39399 (inst/sec) elapsed = 0:0:05:16 / Wed Mar  2 01:18:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (290646,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(290647,342614)
GPGPU-Sim uArch: cycles simulated: 634114  inst.: 12477324 (ipc=15.3) sim_rate=39360 (inst/sec) elapsed = 0:0:05:17 / Wed Mar  2 01:18:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (292129,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(292130,342614)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(200,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 635614  inst.: 12501509 (ipc=15.3) sim_rate=39312 (inst/sec) elapsed = 0:0:05:18 / Wed Mar  2 01:18:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (293328,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(293329,342614)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (293379,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(293380,342614)
GPGPU-Sim uArch: cycles simulated: 638114  inst.: 12532436 (ipc=15.3) sim_rate=39286 (inst/sec) elapsed = 0:0:05:19 / Wed Mar  2 01:18:27 2016
GPGPU-Sim uArch: cycles simulated: 640114  inst.: 12553570 (ipc=15.3) sim_rate=39229 (inst/sec) elapsed = 0:0:05:20 / Wed Mar  2 01:18:28 2016
GPGPU-Sim uArch: cycles simulated: 642114  inst.: 12572104 (ipc=15.2) sim_rate=39165 (inst/sec) elapsed = 0:0:05:21 / Wed Mar  2 01:18:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (299626,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(299627,342614)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (300317,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(300318,342614)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(203,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 644114  inst.: 12593362 (ipc=15.2) sim_rate=39109 (inst/sec) elapsed = 0:0:05:22 / Wed Mar  2 01:18:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (302629,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(302630,342614)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (303340,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(303341,342614)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (303446,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(303447,342614)
GPGPU-Sim uArch: cycles simulated: 646114  inst.: 12618124 (ipc=15.2) sim_rate=39065 (inst/sec) elapsed = 0:0:05:23 / Wed Mar  2 01:18:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (304072,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(304073,342614)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (305256,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(305257,342614)
GPGPU-Sim uArch: cycles simulated: 648114  inst.: 12646488 (ipc=15.2) sim_rate=39032 (inst/sec) elapsed = 0:0:05:24 / Wed Mar  2 01:18:32 2016
GPGPU-Sim uArch: cycles simulated: 650114  inst.: 12672143 (ipc=15.2) sim_rate=38991 (inst/sec) elapsed = 0:0:05:25 / Wed Mar  2 01:18:33 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(155,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (308857,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(308858,342614)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (308874,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(308875,342614)
GPGPU-Sim uArch: cycles simulated: 652114  inst.: 12699864 (ipc=15.1) sim_rate=38956 (inst/sec) elapsed = 0:0:05:26 / Wed Mar  2 01:18:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (309761,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(309762,342614)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (311338,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(311339,342614)
GPGPU-Sim uArch: cycles simulated: 654114  inst.: 12727366 (ipc=15.1) sim_rate=38921 (inst/sec) elapsed = 0:0:05:27 / Wed Mar  2 01:18:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (313166,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(313167,342614)
GPGPU-Sim uArch: cycles simulated: 656114  inst.: 12749069 (ipc=15.1) sim_rate=38869 (inst/sec) elapsed = 0:0:05:28 / Wed Mar  2 01:18:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (313998,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(313999,342614)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (314801,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(314802,342614)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(216,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (315042,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(315043,342614)
GPGPU-Sim uArch: cycles simulated: 658114  inst.: 12784433 (ipc=15.1) sim_rate=38858 (inst/sec) elapsed = 0:0:05:29 / Wed Mar  2 01:18:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (316329,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(316330,342614)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (316557,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(316558,342614)
GPGPU-Sim uArch: cycles simulated: 660114  inst.: 12814996 (ipc=15.1) sim_rate=38833 (inst/sec) elapsed = 0:0:05:30 / Wed Mar  2 01:18:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (319100,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(319101,342614)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (319230,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(319231,342614)
GPGPU-Sim uArch: cycles simulated: 662114  inst.: 12841465 (ipc=15.1) sim_rate=38795 (inst/sec) elapsed = 0:0:05:31 / Wed Mar  2 01:18:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (319975,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(319976,342614)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (320181,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(320182,342614)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(162,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 664114  inst.: 12872354 (ipc=15.1) sim_rate=38772 (inst/sec) elapsed = 0:0:05:32 / Wed Mar  2 01:18:40 2016
GPGPU-Sim uArch: cycles simulated: 666114  inst.: 12894261 (ipc=15.1) sim_rate=38721 (inst/sec) elapsed = 0:0:05:33 / Wed Mar  2 01:18:41 2016
GPGPU-Sim uArch: cycles simulated: 667614  inst.: 12912324 (ipc=15.1) sim_rate=38659 (inst/sec) elapsed = 0:0:05:34 / Wed Mar  2 01:18:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (325463,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(325464,342614)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (325975,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(325976,342614)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (326550,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(326551,342614)
GPGPU-Sim uArch: cycles simulated: 669614  inst.: 12942260 (ipc=15.1) sim_rate=38633 (inst/sec) elapsed = 0:0:05:35 / Wed Mar  2 01:18:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (327358,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(327359,342614)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (327434,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(327435,342614)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(158,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 671614  inst.: 12975366 (ipc=15.1) sim_rate=38617 (inst/sec) elapsed = 0:0:05:36 / Wed Mar  2 01:18:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (330189,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(330190,342614)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (330784,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(330785,342614)
GPGPU-Sim uArch: cycles simulated: 673614  inst.: 13002810 (ipc=15.1) sim_rate=38584 (inst/sec) elapsed = 0:0:05:37 / Wed Mar  2 01:18:45 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (332475,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(332476,342614)
GPGPU-Sim uArch: cycles simulated: 675614  inst.: 13034377 (ipc=15.1) sim_rate=38563 (inst/sec) elapsed = 0:0:05:38 / Wed Mar  2 01:18:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (333041,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(333042,342614)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (333509,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(333510,342614)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (334600,342614), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(334601,342614)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(234,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 677614  inst.: 13067284 (ipc=15.1) sim_rate=38546 (inst/sec) elapsed = 0:0:05:39 / Wed Mar  2 01:18:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (335974,342614), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(335975,342614)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (336655,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(336656,342614)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (336782,342614), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(336783,342614)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (336904,342614), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(336905,342614)
GPGPU-Sim uArch: cycles simulated: 679614  inst.: 13099151 (ipc=15.1) sim_rate=38526 (inst/sec) elapsed = 0:0:05:40 / Wed Mar  2 01:18:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (337446,342614), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(337447,342614)
GPGPU-Sim uArch: cycles simulated: 681614  inst.: 13135870 (ipc=15.1) sim_rate=38521 (inst/sec) elapsed = 0:0:05:41 / Wed Mar  2 01:18:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (339534,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(339535,342614)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (339589,342614), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(339590,342614)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(240,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 683114  inst.: 13157021 (ipc=15.1) sim_rate=38470 (inst/sec) elapsed = 0:0:05:42 / Wed Mar  2 01:18:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (342320,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(342321,342614)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (342420,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(342421,342614)
GPGPU-Sim uArch: cycles simulated: 685114  inst.: 13188436 (ipc=15.1) sim_rate=38450 (inst/sec) elapsed = 0:0:05:43 / Wed Mar  2 01:18:51 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (342882,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(342883,342614)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (343025,342614), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(343026,342614)
GPGPU-Sim uArch: cycles simulated: 687114  inst.: 13222714 (ipc=15.1) sim_rate=38438 (inst/sec) elapsed = 0:0:05:44 / Wed Mar  2 01:18:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (344644,342614), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(344645,342614)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (345050,342614), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(345051,342614)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (345136,342614), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(345137,342614)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (345164,342614), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(345165,342614)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (345856,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (345856,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(345857,342614)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(345857,342614)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(251,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 689114  inst.: 13262116 (ipc=15.2) sim_rate=38440 (inst/sec) elapsed = 0:0:05:45 / Wed Mar  2 01:18:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (348493,342614), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(348494,342614)
GPGPU-Sim uArch: cycles simulated: 691114  inst.: 13288245 (ipc=15.1) sim_rate=38405 (inst/sec) elapsed = 0:0:05:46 / Wed Mar  2 01:18:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (348908,342614), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(348909,342614)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (349107,342614), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(349108,342614)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (349724,342614), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(349725,342614)
GPGPU-Sim uArch: cycles simulated: 693114  inst.: 13323353 (ipc=15.2) sim_rate=38395 (inst/sec) elapsed = 0:0:05:47 / Wed Mar  2 01:18:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (351826,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (352045,342614), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(223,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 695114  inst.: 13351754 (ipc=15.2) sim_rate=38367 (inst/sec) elapsed = 0:0:05:48 / Wed Mar  2 01:18:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (352593,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (352931,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (353278,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (353343,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (354154,342614), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697114  inst.: 13378009 (ipc=15.1) sim_rate=38332 (inst/sec) elapsed = 0:0:05:49 / Wed Mar  2 01:18:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (355325,342614), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 699114  inst.: 13402073 (ipc=15.1) sim_rate=38291 (inst/sec) elapsed = 0:0:05:50 / Wed Mar  2 01:18:58 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (357182,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (357224,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (357318,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (357374,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (357504,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (357574,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (357602,342614), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 701114  inst.: 13429537 (ipc=15.1) sim_rate=38260 (inst/sec) elapsed = 0:0:05:51 / Wed Mar  2 01:18:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (358859,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (359137,342614), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(226,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (360695,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (360763,342614), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 703614  inst.: 13463538 (ipc=15.1) sim_rate=38248 (inst/sec) elapsed = 0:0:05:52 / Wed Mar  2 01:19:00 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (361196,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (361197,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (361204,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (361244,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (361553,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (361710,342614), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (362146,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (362889,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (363215,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (363300,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (363411,342614), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 706114  inst.: 13491473 (ipc=15.1) sim_rate=38219 (inst/sec) elapsed = 0:0:05:53 / Wed Mar  2 01:19:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (363557,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (364644,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (364692,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (364824,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (365727,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (365803,342614), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 708614  inst.: 13517449 (ipc=15.0) sim_rate=38184 (inst/sec) elapsed = 0:0:05:54 / Wed Mar  2 01:19:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (366099,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (366188,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (367208,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (367405,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (367551,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (367608,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (367673,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (367673,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (367781,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (367796,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (368022,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (368183,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (368413,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (368472,342614), 1 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(249,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (368947,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (368964,342614), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 711614  inst.: 13544684 (ipc=15.0) sim_rate=38154 (inst/sec) elapsed = 0:0:05:55 / Wed Mar  2 01:19:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (369255,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (369281,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (369619,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (369662,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (369729,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (369730,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (370102,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (370168,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (370568,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (370641,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (370727,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (370767,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (371007,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (371043,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (371043,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (371051,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (371202,342614), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (371273,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (371541,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (371957,342614), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (371958,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (372027,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (372200,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (372425,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (372473,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (372551,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (372635,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (372635,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (372747,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (372871,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (372957,342614), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (373078,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (373204,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (373306,342614), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (373318,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (373381,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (373598,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (374147,342614), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 374148
gpu_sim_insn = 5559890
gpu_ipc =      14.8601
gpu_tot_sim_cycle = 716762
gpu_tot_sim_insn = 13570954
gpu_tot_ipc =      18.9337
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1797705
gpu_stall_icnt2sh    = 4415629
gpu_total_sim_rate=38120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 790838
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 76410, Miss = 64341, Miss_rate = 0.842, Pending_hits = 4387, Reservation_fails = 574450
	L1D_cache_core[1]: Access = 77507, Miss = 65242, Miss_rate = 0.842, Pending_hits = 4393, Reservation_fails = 577190
	L1D_cache_core[2]: Access = 76114, Miss = 63983, Miss_rate = 0.841, Pending_hits = 4326, Reservation_fails = 573865
	L1D_cache_core[3]: Access = 77774, Miss = 65520, Miss_rate = 0.842, Pending_hits = 4400, Reservation_fails = 579332
	L1D_cache_core[4]: Access = 79956, Miss = 67319, Miss_rate = 0.842, Pending_hits = 4587, Reservation_fails = 578731
	L1D_cache_core[5]: Access = 79330, Miss = 67051, Miss_rate = 0.845, Pending_hits = 4543, Reservation_fails = 583806
	L1D_cache_core[6]: Access = 77549, Miss = 65089, Miss_rate = 0.839, Pending_hits = 4479, Reservation_fails = 575207
	L1D_cache_core[7]: Access = 77350, Miss = 65001, Miss_rate = 0.840, Pending_hits = 4442, Reservation_fails = 569297
	L1D_cache_core[8]: Access = 77168, Miss = 64902, Miss_rate = 0.841, Pending_hits = 4352, Reservation_fails = 569986
	L1D_cache_core[9]: Access = 76328, Miss = 64136, Miss_rate = 0.840, Pending_hits = 4412, Reservation_fails = 570774
	L1D_cache_core[10]: Access = 75058, Miss = 63074, Miss_rate = 0.840, Pending_hits = 4354, Reservation_fails = 567793
	L1D_cache_core[11]: Access = 75863, Miss = 63535, Miss_rate = 0.837, Pending_hits = 4330, Reservation_fails = 562732
	L1D_cache_core[12]: Access = 78942, Miss = 66864, Miss_rate = 0.847, Pending_hits = 4495, Reservation_fails = 583357
	L1D_cache_core[13]: Access = 79786, Miss = 67568, Miss_rate = 0.847, Pending_hits = 4584, Reservation_fails = 584220
	L1D_cache_core[14]: Access = 75965, Miss = 64072, Miss_rate = 0.843, Pending_hits = 4355, Reservation_fails = 570485
	L1D_total_cache_accesses = 1161100
	L1D_total_cache_misses = 977697
	L1D_total_cache_miss_rate = 0.8420
	L1D_total_cache_pending_hits = 66439
	L1D_total_cache_reservation_fails = 8621225
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6164738
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2456487
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789844
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2468, 2428, 2119, 2387, 2602, 2219, 2080, 1593, 2132, 2013, 2132, 2016, 1850, 2141, 2131, 1882, 2316, 1792, 2141, 2175, 2164, 2291, 2525, 2108, 2132, 1750, 2148, 2144, 2244, 2163, 2008, 2007, 1233, 1413, 1847, 1864, 1645, 1710, 2082, 1553, 1814, 2228, 1712, 1791, 1971, 2131, 2101, 1740, 
gpgpu_n_tot_thrd_icount = 46895328
gpgpu_n_tot_w_icount = 1465479
gpgpu_n_stall_shd_mem = 9422619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572150
gpgpu_n_mem_write_global = 408173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819628
gpgpu_n_store_insn = 664176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332766
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9419447
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15724147	W0_Idle:793938	W0_Scoreboard:2758654	W1:354484	W2:165626	W3:108716	W4:76931	W5:60554	W6:52972	W7:49265	W8:42821	W9:41297	W10:36315	W11:34966	W12:30067	W13:26934	W14:22327	W15:20431	W16:17832	W17:12971	W18:13231	W19:12538	W20:13294	W21:12487	W22:13354	W23:13444	W24:13396	W25:11601	W26:9431	W27:7038	W28:4137	W29:1797	W30:809	W31:41	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4577200 {8:572150,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16346312 {40:407919,72:78,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77812400 {136:572150,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265384 {8:408173,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1489 
maxdqlatency = 0 
maxmflatency = 2293 
averagemflatency = 398 
max_icnt2mem_latency = 938 
max_icnt2sh_latency = 716732 
mrq_lat_table:36426 	1193 	3647 	3901 	5122 	1718 	662 	677 	368 	30 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121053 	677665 	181224 	391 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65506 	27179 	76477 	312032 	234260 	260992 	3952 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35911 	267016 	251843 	17274 	121 	0 	0 	2 	9 	35 	889 	9275 	18562 	43666 	98876 	169442 	67417 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	1348 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        22        29        28        32        38        39        37        23        29        32        32        34        34 
dram[1]:        30        29        24        34        24        17        30        26        37        26        22        22        32        35        43        38 
dram[2]:        35        30        45        51        31        24        32        36        33        34        31        26        32        35        32        55 
dram[3]:        33        23        33        43        34        25        25        30        35        20        21        24        32        32        34        37 
dram[4]:        30        30        24        37        31        32        33        32        33        27        31        22        34        32        32        34 
dram[5]:        30        25        27        33        21        22        27        26        28        21        32        29        32        32        32        32 
maximum service time to same row:
dram[0]:     54343     43366     56510     46012     57164     52993     48791     47432     70292     41625     66300     53006     86215     71708     91460    102204 
dram[1]:     64237     65304     71846     52141    102994     67235     43255     40112     75474     73852     50154     54717     79976     74128     72593     94281 
dram[2]:     57405     57619     60898     61249     49795     39397     63610     57797     61203     59094     60989     51644     62970     88319     79212    146186 
dram[3]:     53364     55878     81907     99987     44872     40484     50648     41343     47938     59359     41366     68653     64597    101955     60806     67693 
dram[4]:     54419     54131     47527     78635     81669     72741     58969     62070     53882     46218     41642     60753    114768     79249     67347     97388 
dram[5]:     79393     64291    113326     53654    103214     70605     64925     50291     67314     66770     53408     55128     87735     96858    131625    135738 
average row accesses per activate:
dram[0]:  3.437870  3.602210  3.584615  3.677778  4.411290  4.028572  3.022124  3.231482  5.055555  4.434210  3.705882  3.503311  6.172414  4.423530  9.416667  5.915254 
dram[1]:  3.920000  4.024692  3.818182  3.736264  3.358696  3.074074  3.205882  2.869048  3.164384  3.574468  3.491620  3.205714  4.881579  5.500000  5.573529  5.939394 
dram[2]:  3.307292  3.135000  3.987097  4.231788  4.000000  3.901408  4.250000  4.463576  3.814371  3.489247  3.060606  2.989691  6.456141  4.934210  7.574468  7.708333 
dram[3]:  3.368421  3.111111  3.922156  3.650000  4.248062  3.670968  3.838889  3.450777  3.683333  3.393939  2.873171  2.789216  5.042253  5.890625  5.309859  5.026316 
dram[4]:  3.978873  4.292308  3.523530  3.687500  3.750000  4.320896  3.270833  3.675497  4.898438  3.958084  3.578947  4.277778  5.027778  5.307693  7.886364 10.833333 
dram[5]:  3.508380  3.478947  3.173516  2.931174  3.151042  3.353591  4.364865  3.923077  3.679558  3.522388  3.240964  3.275449  5.083333  5.013158  6.296296  6.035714 
average row locality = 53752/14073 = 3.819513
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       421       451       477       463       415       420       519       515       476       495       414       430       337       351       338       348 
dram[1]:       460       451       480       462       460       449       559       549       516       499       460       432       354       370       375       388 
dram[2]:       443       446       445       447       417       421       492       507       486       495       462       472       358       362       355       368 
dram[3]:       448       458       456       457       412       428       513       495       506       506       461       451       335       355       375       378 
dram[4]:       416       410       438       426       426       431       489       438       487       502       434       381       345       332       347       325 
dram[5]:       435       459       494       495       440       451       487       496       499       512       436       430       347       360       338       337 
total reads: 41787
bank skew: 559/325 = 1.72
chip skew: 7264/6627 = 1.10
number of total write accesses:
dram[0]:       160       201       222       199       132       144       164       183       161       179        90        99        21        25         1         1 
dram[1]:       226       201       234       218       158       132       204       174       177       173       165       129        17        15         4         4 
dram[2]:       192       181       173       192       139       133       154       167       151       154       144       108        10        13         1         2 
dram[3]:       192       214       199       200       136       141       178       171       157       166       128       118        23        22         2         4 
dram[4]:       149       148       161       164       144       148       139       117       140       159       110        81        17        13         0         0 
dram[5]:       193       202       201       229       165       156       159       167       167       196       102       117        19        21         2         1 
total reads: 11965
min_bank_accesses = 0!
chip skew: 2231/1690 = 1.32
average mf latency per bank:
dram[0]:       3269      3012      3144      3340      4107      3919      3484      3418      3268      3173      7964      7853     17215     16596     24820     24421
dram[1]:       2859      3160      3099      3462      3794      4201      3204      3520      3300      3417      6475      7634     16958     17006     22747     22896
dram[2]:       3114      3180      3523      3380      4129      4145      3703      3467      3530      3532      6622      7576     16777     17711     23448     23344
dram[3]:       3122      2917      3348      3362      4045      3906      3446      3508      3339      3210      6863      7229     17054     16807     22456     22477
dram[4]:       4478      3533      4743      3727      5314      4028      5121      4221      4726      3248     46555      9249     22995     19009     32700     26627
dram[5]:       3100      3092      3091      3096      3596      3807      3490      3569      3155      3133      7701      7820     16750     16884     24245     25479
maximum mf latency per bank:
dram[0]:       1156      1456      1048       896       929      1009       887      1118      2147       968       956      1109       932      1483       996      1639
dram[1]:       1035      1017       971       942       908      1022      1040       952       983      1085       890       909      1007      1048       995       949
dram[2]:        825      1194      1835      1121      1130      1177      1087      1484       931      1071       994      1158       923      1277      1091      1037
dram[3]:        915       917       920      1021      1110       928       893       914       952      1411       917       909      1008       888      1121       932
dram[4]:       1592      1273      1540      1339      1108      1266      1114      1164      2293      1840      1486      1281      1479      1307      1637      1334
dram[5]:        873       974       956       957       831       937       807       901       872       991      1102       981       892      1129       931       982

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946121 n_nop=909654 n_act=2234 n_pre=2218 n_req=8852 n_rd=27480 n_write=4535 bw_util=0.06768
n_activity=171235 dram_eff=0.3739
bk0: 1684a 933523i bk1: 1804a 931490i bk2: 1908a 930769i bk3: 1852a 931383i bk4: 1660a 934692i bk5: 1680a 933711i bk6: 2076a 930347i bk7: 2060a 928461i bk8: 1904a 931689i bk9: 1980a 931109i bk10: 1656a 934908i bk11: 1720a 932861i bk12: 1348a 937743i bk13: 1404a 936600i bk14: 1352a 939527i bk15: 1392a 938668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.166402
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946121 n_nop=906734 n_act=2610 n_pre=2594 n_req=9495 n_rd=29056 n_write=5127 bw_util=0.07226
n_activity=186252 dram_eff=0.3671
bk0: 1840a 932434i bk1: 1804a 932400i bk2: 1920a 930569i bk3: 1848a 931279i bk4: 1840a 932443i bk5: 1796a 932716i bk6: 2236a 928409i bk7: 2196a 928462i bk8: 2064a 931082i bk9: 1996a 931581i bk10: 1840a 932614i bk11: 1728a 932658i bk12: 1416a 938688i bk13: 1480a 937693i bk14: 1500a 938942i bk15: 1552a 939185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.102414
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946121 n_nop=909400 n_act=2255 n_pre=2239 n_req=8890 n_rd=27904 n_write=4323 bw_util=0.06812
n_activity=171921 dram_eff=0.3749
bk0: 1772a 932573i bk1: 1784a 932141i bk2: 1780a 931662i bk3: 1788a 932307i bk4: 1668a 933896i bk5: 1684a 933914i bk6: 1968a 931465i bk7: 2028a 930919i bk8: 1944a 932549i bk9: 1980a 931741i bk10: 1848a 931899i bk11: 1888a 931536i bk12: 1432a 938419i bk13: 1448a 937302i bk14: 1420a 939058i bk15: 1472a 939829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158792
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946121 n_nop=908351 n_act=2479 n_pre=2463 n_req=9085 n_rd=28136 n_write=4692 bw_util=0.06939
n_activity=178205 dram_eff=0.3684
bk0: 1792a 932222i bk1: 1832a 930763i bk2: 1824a 931385i bk3: 1828a 931815i bk4: 1648a 933553i bk5: 1712a 932823i bk6: 2052a 930507i bk7: 1980a 930301i bk8: 2024a 931761i bk9: 2024a 930074i bk10: 1844a 932034i bk11: 1804a 931711i bk12: 1340a 938737i bk13: 1420a 938269i bk14: 1500a 938689i bk15: 1512a 939026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.112971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946121 n_nop=911812 n_act=1997 n_pre=1981 n_req=8317 n_rd=26508 n_write=3823 bw_util=0.06412
n_activity=163754 dram_eff=0.3704
bk0: 1664a 935016i bk1: 1640a 934389i bk2: 1752a 932193i bk3: 1704a 932731i bk4: 1704a 932061i bk5: 1724a 932073i bk6: 1956a 930834i bk7: 1752a 931468i bk8: 1948a 932456i bk9: 2008a 930393i bk10: 1736a 933294i bk11: 1524a 934869i bk12: 1380a 937546i bk13: 1328a 937755i bk14: 1388a 938636i bk15: 1300a 939766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.157788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946121 n_nop=908234 n_act=2498 n_pre=2482 n_req=9113 n_rd=28064 n_write=4843 bw_util=0.06956
n_activity=178493 dram_eff=0.3687
bk0: 1740a 932953i bk1: 1836a 931606i bk2: 1976a 929201i bk3: 1980a 928617i bk4: 1760a 932306i bk5: 1804a 931509i bk6: 1948a 931119i bk7: 1984a 930843i bk8: 1996a 932026i bk9: 2048a 928497i bk10: 1744a 933806i bk11: 1720a 933137i bk12: 1388a 938570i bk13: 1440a 937726i bk14: 1352a 938871i bk15: 1348a 939389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128261

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77648, Miss = 3397, Miss_rate = 0.044, Pending_hits = 22, Reservation_fails = 409
L2_cache_bank[1]: Access = 78397, Miss = 3473, Miss_rate = 0.044, Pending_hits = 19, Reservation_fails = 1749
L2_cache_bank[2]: Access = 77912, Miss = 3664, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 108
L2_cache_bank[3]: Access = 79186, Miss = 3600, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 77583, Miss = 3458, Miss_rate = 0.045, Pending_hits = 13, Reservation_fails = 485
L2_cache_bank[5]: Access = 78888, Miss = 3518, Miss_rate = 0.045, Pending_hits = 11, Reservation_fails = 1763
L2_cache_bank[6]: Access = 78181, Miss = 3506, Miss_rate = 0.045, Pending_hits = 17, Reservation_fails = 1
L2_cache_bank[7]: Access = 78533, Miss = 3528, Miss_rate = 0.045, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 117796, Miss = 3382, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 399
L2_cache_bank[9]: Access = 79013, Miss = 3245, Miss_rate = 0.041, Pending_hits = 7, Reservation_fails = 1048
L2_cache_bank[10]: Access = 78330, Miss = 3476, Miss_rate = 0.044, Pending_hits = 12, Reservation_fails = 29
L2_cache_bank[11]: Access = 78931, Miss = 3540, Miss_rate = 0.045, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 980398
L2_total_cache_misses = 41787
L2_total_cache_miss_rate = 0.0426
L2_total_cache_pending_hits = 156
L2_total_cache_reservation_fails = 5991
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 537063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5648
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3269268
icnt_total_pkts_simt_to_mem=1389177
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.4067
	minimum = 6
	maximum = 767
Network latency average = 40.5013
	minimum = 6
	maximum = 528
Slowest packet = 913362
Flit latency average = 27.7067
	minimum = 6
	maximum = 528
Slowest flit = 3752682
Fragmentation average = 0.10054
	minimum = 0
	maximum = 417
Injected packet rate average = 0.104131
	minimum = 0.0913302 (at node 9)
	maximum = 0.155136 (at node 23)
Accepted packet rate average = 0.104131
	minimum = 0.0913302 (at node 9)
	maximum = 0.155136 (at node 23)
Injected flit rate average = 0.259071
	minimum = 0.12282 (at node 2)
	maximum = 0.457274 (at node 23)
Accepted flit rate average= 0.259071
	minimum = 0.148412 (at node 15)
	maximum = 0.354638 (at node 13)
Injected packet length average = 2.48793
Accepted packet length average = 2.48793
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.4706 (6 samples)
	minimum = 6 (6 samples)
	maximum = 339 (6 samples)
Network latency average = 23.3429 (6 samples)
	minimum = 6 (6 samples)
	maximum = 239 (6 samples)
Flit latency average = 17.8043 (6 samples)
	minimum = 6 (6 samples)
	maximum = 237.5 (6 samples)
Fragmentation average = 0.0351129 (6 samples)
	minimum = 0 (6 samples)
	maximum = 154.667 (6 samples)
Injected packet rate average = 0.0532964 (6 samples)
	minimum = 0.0416042 (6 samples)
	maximum = 0.109704 (6 samples)
Accepted packet rate average = 0.0532964 (6 samples)
	minimum = 0.0416042 (6 samples)
	maximum = 0.109704 (6 samples)
Injected flit rate average = 0.123516 (6 samples)
	minimum = 0.0598208 (6 samples)
	maximum = 0.24254 (6 samples)
Accepted flit rate average = 0.123516 (6 samples)
	minimum = 0.0755636 (6 samples)
	maximum = 0.21812 (6 samples)
Injected packet size average = 2.31753 (6 samples)
Accepted packet size average = 2.31753 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 56 sec (356 sec)
gpgpu_simulation_rate = 38120 (inst/sec)
gpgpu_simulation_rate = 2013 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,716762)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,716762)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,716762)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,716762)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,716762)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,716762)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,716762)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(73,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(48,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(66,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 717262  inst.: 13876653 (ipc=611.4) sim_rate=38979 (inst/sec) elapsed = 0:0:05:56 / Wed Mar  2 01:19:04 2016
GPGPU-Sim uArch: cycles simulated: 717762  inst.: 13891333 (ipc=320.4) sim_rate=38911 (inst/sec) elapsed = 0:0:05:57 / Wed Mar  2 01:19:05 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(3,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 719762  inst.: 13910422 (ipc=113.2) sim_rate=38855 (inst/sec) elapsed = 0:0:05:58 / Wed Mar  2 01:19:06 2016
GPGPU-Sim uArch: cycles simulated: 721762  inst.: 13930162 (ipc=71.8) sim_rate=38802 (inst/sec) elapsed = 0:0:05:59 / Wed Mar  2 01:19:07 2016
GPGPU-Sim uArch: cycles simulated: 723762  inst.: 13951225 (ipc=54.3) sim_rate=38753 (inst/sec) elapsed = 0:0:06:00 / Wed Mar  2 01:19:08 2016
GPGPU-Sim uArch: cycles simulated: 725762  inst.: 13972576 (ipc=44.6) sim_rate=38705 (inst/sec) elapsed = 0:0:06:01 / Wed Mar  2 01:19:09 2016
GPGPU-Sim uArch: cycles simulated: 727262  inst.: 13989953 (ipc=39.9) sim_rate=38646 (inst/sec) elapsed = 0:0:06:02 / Wed Mar  2 01:19:10 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(87,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 729262  inst.: 14015015 (ipc=35.5) sim_rate=38608 (inst/sec) elapsed = 0:0:06:03 / Wed Mar  2 01:19:11 2016
GPGPU-Sim uArch: cycles simulated: 731262  inst.: 14039876 (ipc=32.3) sim_rate=38571 (inst/sec) elapsed = 0:0:06:04 / Wed Mar  2 01:19:12 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14613,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14614,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15211,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15212,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15471,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15472,716762)
GPGPU-Sim uArch: cycles simulated: 733262  inst.: 14071738 (ipc=30.4) sim_rate=38552 (inst/sec) elapsed = 0:0:06:05 / Wed Mar  2 01:19:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16658,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16659,716762)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16960,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16961,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17345,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17346,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18395,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18396,716762)
GPGPU-Sim uArch: cycles simulated: 735262  inst.: 14101781 (ipc=28.7) sim_rate=38529 (inst/sec) elapsed = 0:0:06:06 / Wed Mar  2 01:19:14 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(94,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18701,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18702,716762)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18789,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18790,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18962,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18963,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19013,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19014,716762)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19999,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20000,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20052,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20053,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20333,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20334,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20370,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20371,716762)
GPGPU-Sim uArch: cycles simulated: 737262  inst.: 14143582 (ipc=27.9) sim_rate=38538 (inst/sec) elapsed = 0:0:06:07 / Wed Mar  2 01:19:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20741,716762), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20742,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20952,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20953,716762)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21030,716762), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21031,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21086,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21087,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21172,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21173,716762)
GPGPU-Sim uArch: cycles simulated: 738762  inst.: 14175796 (ipc=27.5) sim_rate=38521 (inst/sec) elapsed = 0:0:06:08 / Wed Mar  2 01:19:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22854,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22855,716762)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22902,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22903,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22912,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22913,716762)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23270,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23271,716762)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23320,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23321,716762)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(114,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23502,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23503,716762)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23735,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23736,716762)
GPGPU-Sim uArch: cycles simulated: 740762  inst.: 14216201 (ipc=26.9) sim_rate=38526 (inst/sec) elapsed = 0:0:06:09 / Wed Mar  2 01:19:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24092,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24093,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24681,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24682,716762)
GPGPU-Sim uArch: cycles simulated: 742762  inst.: 14258798 (ipc=26.5) sim_rate=38537 (inst/sec) elapsed = 0:0:06:10 / Wed Mar  2 01:19:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26951,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26952,716762)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(106,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 744762  inst.: 14297870 (ipc=26.0) sim_rate=38538 (inst/sec) elapsed = 0:0:06:11 / Wed Mar  2 01:19:19 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28064,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28065,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28490,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28491,716762)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28602,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(28603,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29500,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29501,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29513,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(29514,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29626,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29627,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29735,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(29736,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29843,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29844,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29996,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29997,716762)
GPGPU-Sim uArch: cycles simulated: 746762  inst.: 14354471 (ipc=26.1) sim_rate=38587 (inst/sec) elapsed = 0:0:06:12 / Wed Mar  2 01:19:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (30348,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(30349,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30364,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(30365,716762)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30516,716762), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30517,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30553,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30554,716762)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30557,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30558,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30564,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30565,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30657,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30658,716762)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30705,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30706,716762)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(136,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30954,716762), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30955,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31110,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31111,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31560,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31561,716762)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31609,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31610,716762)
GPGPU-Sim uArch: cycles simulated: 748762  inst.: 14427082 (ipc=26.8) sim_rate=38678 (inst/sec) elapsed = 0:0:06:13 / Wed Mar  2 01:19:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32061,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(32062,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32233,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(32234,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32547,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32548,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32618,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32619,716762)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32741,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32742,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33176,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33177,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33490,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33491,716762)
GPGPU-Sim uArch: cycles simulated: 750262  inst.: 14470047 (ipc=26.8) sim_rate=38689 (inst/sec) elapsed = 0:0:06:14 / Wed Mar  2 01:19:22 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33519,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33520,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33520,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33521,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33524,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33525,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33568,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33569,716762)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(149,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33978,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33979,716762)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34016,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34017,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34123,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34124,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34153,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34154,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34239,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34240,716762)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34701,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34701,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34702,716762)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34702,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34795,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34796,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34815,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34816,716762)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34827,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34828,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34953,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34954,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35073,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35074,716762)
GPGPU-Sim uArch: cycles simulated: 752262  inst.: 14558632 (ipc=27.8) sim_rate=38823 (inst/sec) elapsed = 0:0:06:15 / Wed Mar  2 01:19:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35537,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35538,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35550,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35551,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35568,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35569,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35748,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35749,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35769,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(35770,716762)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(142,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (35945,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(35946,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36057,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36058,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36127,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36128,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36181,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36182,716762)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36194,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36195,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36223,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36224,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36243,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36244,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (36314,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(36315,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36323,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36324,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36394,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36395,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36434,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(36435,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36525,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36526,716762)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36668,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36669,716762)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36740,716762), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36741,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36790,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36791,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36837,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36838,716762)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36918,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36919,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36963,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36964,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37026,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37027,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37053,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37054,716762)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37102,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37103,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37150,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37151,716762)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(184,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37319,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37320,716762)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37380,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37381,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37397,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37398,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37406,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37407,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37416,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37417,716762)
GPGPU-Sim uArch: cycles simulated: 754262  inst.: 14687993 (ipc=29.8) sim_rate=39063 (inst/sec) elapsed = 0:0:06:16 / Wed Mar  2 01:19:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37508,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37509,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37519,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(37520,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37666,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37667,716762)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37670,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37671,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37782,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37783,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37783,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37784,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37818,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37819,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37920,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37921,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37941,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37942,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38097,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38098,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38124,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38125,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38275,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38276,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38314,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38315,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38494,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38495,716762)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38512,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38513,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (38592,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(38593,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38610,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(38611,716762)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(211,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38717,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38718,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38770,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38771,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38786,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38787,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38897,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38898,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38917,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38918,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38918,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38919,716762)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38979,716762), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38980,716762)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38985,716762), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38986,716762)
GPGPU-Sim uArch: cycles simulated: 755762  inst.: 14790489 (ipc=31.3) sim_rate=39232 (inst/sec) elapsed = 0:0:06:17 / Wed Mar  2 01:19:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39039,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39040,716762)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39105,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39106,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39181,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39182,716762)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39182,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39183,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39431,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(39432,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39472,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(39473,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39551,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39552,716762)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39567,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39568,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39595,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39596,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39677,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(39678,716762)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39773,716762), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39774,716762)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39838,716762), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39839,716762)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39839,716762), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(39840,716762)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39864,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39865,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39914,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(39915,716762)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(234,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39928,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39929,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39955,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39956,716762)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40093,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(40094,716762)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40102,716762), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(40103,716762)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40247,716762), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(40248,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40283,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(40284,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40308,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(40309,716762)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40357,716762), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40358,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40491,716762), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(40492,716762)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40517,716762), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(40518,716762)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40544,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(40545,716762)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40561,716762), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(40562,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40619,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40620,716762)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40628,716762), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40629,716762)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40652,716762), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40653,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40710,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40711,716762)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40818,716762), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(40819,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40834,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(40835,716762)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40854,716762), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40855,716762)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40858,716762), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40859,716762)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40958,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40982,716762), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 757762  inst.: 14950652 (ipc=33.7) sim_rate=39551 (inst/sec) elapsed = 0:0:06:18 / Wed Mar  2 01:19:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41003,716762), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(251,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (41053,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41061,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41115,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41150,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41157,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41213,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41252,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41266,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41289,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41305,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41322,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41339,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41342,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41351,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (41388,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41416,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41418,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (41422,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41466,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41508,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41510,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41633,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41636,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41680,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41690,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41690,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41692,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41712,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41731,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41741,716762), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41758,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41807,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (41827,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (41854,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (41861,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41874,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41896,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41898,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41901,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (41940,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (41968,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41991,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42003,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (42007,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42025,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42026,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (42036,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (42046,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42088,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42132,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42132,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42142,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (42148,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (42191,716762), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (42198,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (42206,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42227,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (42235,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (42241,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42244,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (42251,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42285,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (42309,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42354,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (42374,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42382,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42409,716762), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42410,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42461,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42473,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42483,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42501,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (42608,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42627,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (42766,716762), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (42837,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (42866,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43035,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43112,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43206,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43234,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43241,716762), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (43255,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (43392,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43547,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43628,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44564,716762), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 44565
gpu_sim_insn = 1402576
gpu_ipc =      31.4726
gpu_tot_sim_cycle = 761327
gpu_tot_sim_insn = 14973530
gpu_tot_ipc =      19.6677
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1930593
gpu_stall_icnt2sh    = 4738412
gpu_total_sim_rate=39612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 901052
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 81325, Miss = 67845, Miss_rate = 0.834, Pending_hits = 4584, Reservation_fails = 605431
	L1D_cache_core[1]: Access = 82298, Miss = 68736, Miss_rate = 0.835, Pending_hits = 4600, Reservation_fails = 609070
	L1D_cache_core[2]: Access = 80758, Miss = 67294, Miss_rate = 0.833, Pending_hits = 4540, Reservation_fails = 602570
	L1D_cache_core[3]: Access = 82576, Miss = 69102, Miss_rate = 0.837, Pending_hits = 4585, Reservation_fails = 613223
	L1D_cache_core[4]: Access = 84459, Miss = 70522, Miss_rate = 0.835, Pending_hits = 4793, Reservation_fails = 607166
	L1D_cache_core[5]: Access = 84293, Miss = 70581, Miss_rate = 0.837, Pending_hits = 4757, Reservation_fails = 612669
	L1D_cache_core[6]: Access = 82275, Miss = 68502, Miss_rate = 0.833, Pending_hits = 4689, Reservation_fails = 606098
	L1D_cache_core[7]: Access = 82310, Miss = 68415, Miss_rate = 0.831, Pending_hits = 4680, Reservation_fails = 595403
	L1D_cache_core[8]: Access = 82105, Miss = 68456, Miss_rate = 0.834, Pending_hits = 4575, Reservation_fails = 599857
	L1D_cache_core[9]: Access = 80834, Miss = 67386, Miss_rate = 0.834, Pending_hits = 4600, Reservation_fails = 599934
	L1D_cache_core[10]: Access = 79800, Miss = 66552, Miss_rate = 0.834, Pending_hits = 4547, Reservation_fails = 599672
	L1D_cache_core[11]: Access = 80815, Miss = 67059, Miss_rate = 0.830, Pending_hits = 4543, Reservation_fails = 592151
	L1D_cache_core[12]: Access = 83680, Miss = 70122, Miss_rate = 0.838, Pending_hits = 4732, Reservation_fails = 611406
	L1D_cache_core[13]: Access = 84351, Miss = 70863, Miss_rate = 0.840, Pending_hits = 4787, Reservation_fails = 615362
	L1D_cache_core[14]: Access = 80961, Miss = 67624, Miss_rate = 0.835, Pending_hits = 4564, Reservation_fails = 601397
	L1D_total_cache_accesses = 1232840
	L1D_total_cache_misses = 1029059
	L1D_total_cache_miss_rate = 0.8347
	L1D_total_cache_pending_hits = 69576
	L1D_total_cache_reservation_fails = 9071409
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127416
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6609540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2461869
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 900058
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2639, 2643, 2429, 2814, 2823, 2630, 2386, 1921, 2421, 2247, 2454, 2371, 2183, 2367, 2434, 2180, 2476, 2247, 2441, 2497, 2569, 2495, 2892, 2477, 2316, 1983, 2420, 2355, 2378, 2462, 2112, 2273, 1387, 1646, 2006, 2131, 1895, 1880, 2208, 1756, 2125, 2450, 1849, 2002, 2141, 2342, 2378, 1973, 
gpgpu_n_tot_thrd_icount = 52883584
gpgpu_n_tot_w_icount = 1652612
gpgpu_n_stall_shd_mem = 9911845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619584
gpgpu_n_mem_write_global = 412742
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1967475
gpgpu_n_store_insn = 678743
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484421
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9908673
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16486977	W0_Idle:809560	W0_Scoreboard:3083335	W1:418806	W2:194054	W3:125078	W4:88605	W5:70486	W6:60022	W7:54474	W8:46019	W9:43281	W10:37901	W11:36114	W12:31053	W13:27751	W14:22908	W15:20935	W16:18522	W17:13349	W18:13582	W19:12954	W20:13535	W21:12602	W22:13502	W23:13466	W24:13478	W25:11623	W26:9546	W27:7038	W28:4148	W29:1838	W30:809	W31:41	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4956672 {8:619584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16529072 {40:412488,72:78,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84263424 {136:619584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3301936 {8:412742,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1489 
maxdqlatency = 0 
maxmflatency = 2293 
averagemflatency = 397 
max_icnt2mem_latency = 938 
max_icnt2sh_latency = 758214 
mrq_lat_table:42232 	1340 	4054 	4380 	5937 	2181 	1055 	1108 	580 	38 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133944 	708021 	189585 	785 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83817 	30568 	81259 	321682 	244563 	266335 	4177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38960 	294129 	268607 	17782 	121 	0 	0 	2 	9 	35 	889 	9275 	18562 	43666 	98876 	169442 	71986 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	1421 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        22        29        28        32        38        39        37        23        29        32        32        34        34 
dram[1]:        30        29        56        34        24        17        30        26        37        26        22        22        32        35        43        38 
dram[2]:        35        30        45        51        31        24        32        36        33        34        31        26        32        35        32        55 
dram[3]:        33        23        33        43        34        25        25        30        35        20        21        24        32        32        34        37 
dram[4]:        30        30        24        37        31        32        33        32        33        27        31        22        34        32        32        34 
dram[5]:        30        25        27        33        21        22        27        26        28        21        32        29        32        32        32        33 
maximum service time to same row:
dram[0]:     54343     43366     56510     46012     57164     52993     48791     47432     70292     41625     66300     53006     86215     71708     91460    102204 
dram[1]:     64237     65304     71846     52141    102994     67235     43255     40112     75474     73852     50154     54717     79976     74128     72593     94281 
dram[2]:     57405     57619     60898     61249     49795     39397     63610     57797     61203     59094     60989     51644     62970     88319     79212    146186 
dram[3]:     53364     55878     81907     99987     44872     40484     50648     41343     47938     59359     41366     68653     64597    101955     60806     67693 
dram[4]:     54419     54131     47527     78635     81669     72741     58969     62070     53882     46218     41642     60753    114768     79249     67347     97388 
dram[5]:     79393     64291    113326     53654    103214     70605     64925     50291     67314     66770     53408     55128     87735     96858    131625    135738 
average row accesses per activate:
dram[0]:  3.336634  3.521327  3.488987  3.638095  4.365517  4.207792  3.221312  3.325000  4.774194  4.276243  3.474860  3.226131  4.767677  3.950820  7.421052  5.397436 
dram[1]:  3.723809  3.756219  3.578475  3.657143  3.402913  3.194175  3.293436  2.963899  3.154762  3.479638  3.325893  3.198068  4.243478  4.651376  5.708861  6.287671 
dram[2]:  3.288288  3.123894  3.879781  4.078652  3.891026  3.838323  4.225433  4.580838  3.700000  3.596244  2.894309  2.862500  4.890000  4.431193  7.200000  6.888889 
dram[3]:  3.261062  3.019763  3.751244  3.548837  4.105263  3.616667  3.870647  3.620192  3.528037  3.405286  2.705882  2.714859  4.206897  4.532110  5.404762  5.506024 
dram[4]:  3.883721  4.513699  3.433497  3.564103  3.767442  4.163522  3.406542  3.712644  4.685897  4.037234  3.426316  3.687898  4.234783  4.181818  8.352942 10.675675 
dram[5]:  3.466019  3.270386  3.026718  2.891986  3.290476  3.415842  4.289941  3.818182  3.410714  3.418803  2.914414  3.041667  4.673267  4.428571  6.898305  6.790323 
average row locality = 62913/16887 = 3.725528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       491       524       552       537       490       496       608       602       552       575       506       518       440       445       421       420 
dram[1]:       534       534       543       528       534       524       639       635       597       576       555       521       455       475       447       455 
dram[2]:       519       506       512       508       463       499       561       586       563       586       549       558       462       455       431       432 
dram[3]:       525       531       531       531       480       501       585       576       577       585       538       537       451       456       452       453 
dram[4]:       495       489       506       508       498       503       571       515       565       577       522       473       454       430       426       395 
dram[5]:       507       538       570       570       518       525       557       576       575       585       523       520       438       457       405       420 
total reads: 49439
bank skew: 639/395 = 1.62
chip skew: 8552/7927 = 1.08
number of total write accesses:
dram[0]:       183       219       240       227       143       152       178       196       188       199       116       124        32        37         2         1 
dram[1]:       248       221       255       240       167       134       214       186       198       193       190       141        33        32         4         4 
dram[2]:       211       200       198       218       144       142       170       179       177       180       163       129        27        28         1         2 
dram[3]:       212       233       223       232       144       150       193       177       178       188       152       139        37        38         2         4 
dram[4]:       173       170       191       187       150       159       158       131       166       182       129       106        33        30         0         0 
dram[5]:       207       224       223       260       173       165       168       180       189       215       124       137        34        39         2         1 
total reads: 13474
min_bank_accesses = 0!
chip skew: 2460/1965 = 1.25
average mf latency per bank:
dram[0]:       2933      2759      2869      3004      3655      3524      3115      3086      2919      2868      6706      6715     13808     13607     21438     21717
dram[1]:       2636      2836      2860      3147      3450      3810      2951      3178      2981      3073      5622      6680     13679     13501     20873     20892
dram[2]:       2824      2912      3160      3057      3856      3695      3350      3135      3157      3096      5824      6618     13334     14489     20803     21248
dram[3]:       2817      2685      3012      3007      3662      3542      3147      3205      3019      2887      6025      6317     13255     13747     20210     20527
dram[4]:       3980      3150      4239      3295      4807      3650      4533      3746      4208      2953     39644      7652     18128     15147     28796     23641
dram[5]:       2841      2787      2816      2790      3240      3428      3199      3220      2837      2855      6603      6721     13659     13714     21870     21945
maximum mf latency per bank:
dram[0]:       1317      1456      1048      1376      1151      1211      1145      1118      2147      1087      1107      1336      1497      1483      1488      1639
dram[1]:       1035      1017       971       942       908      1022      1040       952       983      1085       890       909      1007      1048       995       949
dram[2]:        908      1194      1835      1122      1130      1177      1087      1484      1137      1214      1183      1569      1119      1346      1091      1107
dram[3]:        915       917       920      1021      1110       975       893       914       952      1411       938       909      1008       892      1121       932
dram[4]:       1804      1952      1733      1405      1366      1491      1241      1208      2293      1840      1803      1469      2191      1839      1664      1509
dram[5]:        873       974       956       957       831       937       807       901       914       991      1102       981       892      1129       931       982

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004946 n_nop=961410 n_act=2703 n_pre=2687 n_req=10414 n_rd=32708 n_write=5438 bw_util=0.07592
n_activity=198864 dram_eff=0.3836
bk0: 1964a 988627i bk1: 2096a 986847i bk2: 2208a 986607i bk3: 2148a 985198i bk4: 1960a 990340i bk5: 1984a 990223i bk6: 2432a 984835i bk7: 2408a 983606i bk8: 2208a 985596i bk9: 2300a 986270i bk10: 2024a 989775i bk11: 2072a 986613i bk12: 1760a 992280i bk13: 1780a 990923i bk14: 1684a 995529i bk15: 1680a 995246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.226501
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004946 n_nop=958681 n_act=3072 n_pre=3056 n_req=11012 n_rd=34208 n_write=5929 bw_util=0.07988
n_activity=214055 dram_eff=0.375
bk0: 2136a 987947i bk1: 2136a 988456i bk2: 2172a 985711i bk3: 2112a 987284i bk4: 2136a 989025i bk5: 2096a 989724i bk6: 2556a 984138i bk7: 2540a 983988i bk8: 2388a 986401i bk9: 2304a 986516i bk10: 2220a 987484i bk11: 2084a 988784i bk12: 1820a 994248i bk13: 1900a 992900i bk14: 1788a 996095i bk15: 1820a 996308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004946 n_nop=961546 n_act=2703 n_pre=2687 n_req=10359 n_rd=32760 n_write=5250 bw_util=0.07565
n_activity=197651 dram_eff=0.3846
bk0: 2076a 988849i bk1: 2024a 986993i bk2: 2048a 986722i bk3: 2032a 987944i bk4: 1852a 991377i bk5: 1996a 989946i bk6: 2244a 986548i bk7: 2344a 986427i bk8: 2252a 987312i bk9: 2344a 987124i bk10: 2196a 986713i bk11: 2232a 986025i bk12: 1848a 992864i bk13: 1820a 991639i bk14: 1724a 995917i bk15: 1728a 996738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211932
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004946 n_nop=960225 n_act=2973 n_pre=2957 n_req=10611 n_rd=33236 n_write=5555 bw_util=0.0772
n_activity=205582 dram_eff=0.3774
bk0: 2100a 987587i bk1: 2124a 986980i bk2: 2124a 987136i bk3: 2124a 986527i bk4: 1920a 990606i bk5: 2004a 989651i bk6: 2340a 986154i bk7: 2304a 986874i bk8: 2308a 987408i bk9: 2340a 985721i bk10: 2152a 987728i bk11: 2148a 987060i bk12: 1804a 994020i bk13: 1824a 993027i bk14: 1808a 995800i bk15: 1812a 996170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.139281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004946 n_nop=963588 n_act=2439 n_pre=2423 n_req=9892 n_rd=31708 n_write=4788 bw_util=0.07263
n_activity=191461 dram_eff=0.3812
bk0: 1980a 989754i bk1: 1956a 989146i bk2: 2024a 987225i bk3: 2032a 987466i bk4: 1992a 988459i bk5: 2012a 987651i bk6: 2284a 986046i bk7: 2060a 985626i bk8: 2260a 986959i bk9: 2308a 984623i bk10: 2088a 986687i bk11: 1892a 988615i bk12: 1816a 990820i bk13: 1720a 991221i bk14: 1704a 995375i bk15: 1580a 996636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.221251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004946 n_nop=960163 n_act=2997 n_pre=2981 n_req=10625 n_rd=33136 n_write=5669 bw_util=0.07723
n_activity=206752 dram_eff=0.3754
bk0: 2028a 988063i bk1: 2152a 987461i bk2: 2280a 984351i bk3: 2280a 983471i bk4: 2072a 989269i bk5: 2100a 988176i bk6: 2228a 987349i bk7: 2304a 987076i bk8: 2300a 986690i bk9: 2340a 984846i bk10: 2092a 988891i bk11: 2080a 987854i bk12: 1752a 993899i bk13: 1828a 992679i bk14: 1620a 996156i bk15: 1680a 996653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158512

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81954, Miss = 4060, Miss_rate = 0.050, Pending_hits = 22, Reservation_fails = 647
L2_cache_bank[1]: Access = 82657, Miss = 4117, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 1966
L2_cache_bank[2]: Access = 82230, Miss = 4304, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 109
L2_cache_bank[3]: Access = 83374, Miss = 4248, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 81824, Miss = 4060, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 1005
L2_cache_bank[5]: Access = 83080, Miss = 4130, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 2811
L2_cache_bank[6]: Access = 82468, Miss = 4139, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 1
L2_cache_bank[7]: Access = 82973, Miss = 4170, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 122639, Miss = 4037, Miss_rate = 0.033, Pending_hits = 7, Reservation_fails = 560
L2_cache_bank[9]: Access = 83407, Miss = 3890, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 1449
L2_cache_bank[10]: Access = 82522, Miss = 4093, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 29
L2_cache_bank[11]: Access = 83273, Miss = 4191, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 1032401
L2_total_cache_misses = 49439
L2_total_cache_miss_rate = 0.0479
L2_total_cache_pending_hits = 158
L2_total_cache_reservation_fails = 8577
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8233
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3511007
icnt_total_pkts_simt_to_mem=1445749
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.3835
	minimum = 6
	maximum = 542
Network latency average = 31.9978
	minimum = 6
	maximum = 505
Slowest packet = 1965417
Flit latency average = 20.4648
	minimum = 6
	maximum = 505
Slowest flit = 4677823
Fragmentation average = 0.0347961
	minimum = 0
	maximum = 345
Injected packet rate average = 0.0864372
	minimum = 0.0727477 (at node 4)
	maximum = 0.108673 (at node 23)
Accepted packet rate average = 0.0864372
	minimum = 0.0727477 (at node 4)
	maximum = 0.108673 (at node 23)
Injected flit rate average = 0.24792
	minimum = 0.0792775 (at node 4)
	maximum = 0.471379 (at node 23)
Accepted flit rate average= 0.24792
	minimum = 0.10138 (at node 18)
	maximum = 0.380164 (at node 3)
Injected packet length average = 2.86821
Accepted packet length average = 2.86821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.7438 (7 samples)
	minimum = 6 (7 samples)
	maximum = 368 (7 samples)
Network latency average = 24.5793 (7 samples)
	minimum = 6 (7 samples)
	maximum = 277 (7 samples)
Flit latency average = 18.1843 (7 samples)
	minimum = 6 (7 samples)
	maximum = 275.714 (7 samples)
Fragmentation average = 0.0350676 (7 samples)
	minimum = 0 (7 samples)
	maximum = 181.857 (7 samples)
Injected packet rate average = 0.0580308 (7 samples)
	minimum = 0.0460532 (7 samples)
	maximum = 0.109557 (7 samples)
Accepted packet rate average = 0.0580308 (7 samples)
	minimum = 0.0460532 (7 samples)
	maximum = 0.109557 (7 samples)
Injected flit rate average = 0.141288 (7 samples)
	minimum = 0.0626003 (7 samples)
	maximum = 0.275231 (7 samples)
Accepted flit rate average = 0.141288 (7 samples)
	minimum = 0.0792516 (7 samples)
	maximum = 0.241269 (7 samples)
Injected packet size average = 2.4347 (7 samples)
Accepted packet size average = 2.4347 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 18 sec (378 sec)
gpgpu_simulation_rate = 39612 (inst/sec)
gpgpu_simulation_rate = 2014 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,761327)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,761327)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,761327)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,761327)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,761327)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,761327)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,761327)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(6,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(41,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(45,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (397,761327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(398,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (405,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(406,761327)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (486,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(487,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (497,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(498,761327)
GPGPU-Sim uArch: cycles simulated: 761827  inst.: 15250782 (ipc=554.5) sim_rate=40239 (inst/sec) elapsed = 0:0:06:19 / Wed Mar  2 01:19:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (508,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(509,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (512,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(513,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (514,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(515,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (523,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(524,761327)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (526,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (526,761327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(527,761327)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(527,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (530,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(531,761327)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (531,761327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(532,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (532,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(533,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (542,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(543,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (543,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(544,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (546,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(547,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (551,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(552,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (555,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(556,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (562,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(563,761327)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (563,761327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(564,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (571,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(572,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (578,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(579,761327)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (579,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (579,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(580,761327)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(580,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (580,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(581,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (583,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(584,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (587,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(588,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (591,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(592,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (598,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(599,761327)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(99,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (613,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(614,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (618,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(619,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (624,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(625,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (625,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(626,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (631,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(632,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (634,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(635,761327)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (636,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(637,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (645,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(646,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (646,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(647,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (666,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(667,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (675,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(676,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (683,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(684,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (699,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(700,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (763,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(764,761327)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (764,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(765,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (769,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(770,761327)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(105,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (797,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(798,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (800,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(801,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (806,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(807,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (809,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(810,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (814,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(815,761327)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (815,761327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(816,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (816,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(817,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (817,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(818,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (835,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(836,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (858,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(859,761327)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (874,761327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(875,761327)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (887,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(888,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (890,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(891,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (895,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (895,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(896,761327)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(896,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (897,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(898,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (899,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(900,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (920,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(921,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (922,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(923,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (938,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(939,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (944,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(945,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (945,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(946,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (948,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(949,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (954,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(955,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (963,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(964,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (997,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(998,761327)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(156,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 762327  inst.: 15507810 (ipc=534.3) sim_rate=40810 (inst/sec) elapsed = 0:0:06:20 / Wed Mar  2 01:19:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1007,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1008,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1010,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1011,761327)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1016,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1017,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1023,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1024,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1030,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1031,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1036,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1037,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1046,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1047,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1053,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1054,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1060,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1061,761327)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1061,761327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1062,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1070,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1071,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1077,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1078,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1080,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1081,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1081,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1082,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1103,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1104,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1106,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1107,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1130,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1131,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1148,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1149,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1159,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1160,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1168,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1169,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1177,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1178,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1178,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1179,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1184,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1185,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1185,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1186,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1206,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1207,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1219,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1220,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1220,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1221,761327)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(183,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1222,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1223,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1233,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1234,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1244,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1245,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1248,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1249,761327)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1256,761327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1257,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1270,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1271,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1279,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1280,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1280,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1281,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1290,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1291,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1291,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1291,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1292,761327)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1292,761327)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1310,761327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1311,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1319,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1320,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1321,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1322,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1328,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1329,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1337,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1337,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1338,761327)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1338,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1348,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1349,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1353,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1354,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1361,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1362,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1370,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1371,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1386,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1387,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1398,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1399,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1419,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1420,761327)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1423,761327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1424,761327)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(211,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1431,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1432,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1433,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1434,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1435,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1436,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1436,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1437,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1440,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1441,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1445,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1446,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1447,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1448,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1450,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1451,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1470,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1471,761327)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1480,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1481,761327)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1507,761327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1508,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1513,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1514,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1519,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1520,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1531,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1532,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1536,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1537,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1539,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1540,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1540,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1541,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1541,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1542,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1556,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1557,761327)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1558,761327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1559,761327)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1572,761327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1573,761327)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1573,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1574,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1581,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1582,761327)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1585,761327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1586,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1587,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1587,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1588,761327)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1588,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1594,761327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1595,761327)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1597,761327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1598,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1602,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1603,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1619,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1620,761327)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1620,761327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1621,761327)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(235,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1633,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1634,761327)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1637,761327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1638,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1638,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1639,761327)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1657,761327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1658,761327)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1677,761327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1678,761327)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1684,761327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1685,761327)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1689,761327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1690,761327)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1691,761327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1692,761327)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1696,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1696,761327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1697,761327)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1697,761327)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1712,761327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1713,761327)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1714,761327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1715,761327)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1715,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1725,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1727,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1728,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1733,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1736,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1741,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1744,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1765,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1768,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1772,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1772,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1783,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1783,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1785,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1786,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1797,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1798,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1812,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1828,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1833,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1835,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1835,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1842,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1847,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1852,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1855,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1858,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1860,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1863,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1873,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1876,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1883,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1890,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1898,761327), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(249,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1908,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1910,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1926,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1931,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1933,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1936,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1938,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1943,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1957,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1960,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1961,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1968,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1970,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1977,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1983,761327), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1987,761327), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 763327  inst.: 15895925 (ipc=461.2) sim_rate=41721 (inst/sec) elapsed = 0:0:06:21 / Wed Mar  2 01:19:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2021,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2024,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2047,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2063,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2092,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2133,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2151,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2151,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2182,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2280,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2294,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2317,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2337,761327), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2349,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2358,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2375,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2377,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2417,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2494,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2550,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2597,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2603,761327), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2609,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2647,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2655,761327), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2720,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2729,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2732,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2780,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2802,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2802,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2823,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2829,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2865,761327), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2913,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2950,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3039,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3566,761327), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3567
gpu_sim_insn = 925409
gpu_ipc =     259.4362
gpu_tot_sim_cycle = 764894
gpu_tot_sim_insn = 15898939
gpu_tot_ipc =      20.7858
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1930593
gpu_stall_icnt2sh    = 4738579
gpu_total_sim_rate=41729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 923645
	L1I_total_cache_misses = 994
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5607
L1D_cache:
	L1D_cache_core[0]: Access = 81551, Miss = 67942, Miss_rate = 0.833, Pending_hits = 4644, Reservation_fails = 605431
	L1D_cache_core[1]: Access = 82538, Miss = 68819, Miss_rate = 0.834, Pending_hits = 4720, Reservation_fails = 609070
	L1D_cache_core[2]: Access = 80974, Miss = 67371, Miss_rate = 0.832, Pending_hits = 4654, Reservation_fails = 602570
	L1D_cache_core[3]: Access = 82764, Miss = 69161, Miss_rate = 0.836, Pending_hits = 4693, Reservation_fails = 613223
	L1D_cache_core[4]: Access = 84698, Miss = 70603, Miss_rate = 0.834, Pending_hits = 4913, Reservation_fails = 607166
	L1D_cache_core[5]: Access = 84529, Miss = 70657, Miss_rate = 0.836, Pending_hits = 4883, Reservation_fails = 612669
	L1D_cache_core[6]: Access = 82521, Miss = 68612, Miss_rate = 0.831, Pending_hits = 4749, Reservation_fails = 606098
	L1D_cache_core[7]: Access = 82576, Miss = 68527, Miss_rate = 0.830, Pending_hits = 4777, Reservation_fails = 595403
	L1D_cache_core[8]: Access = 82313, Miss = 68518, Miss_rate = 0.832, Pending_hits = 4707, Reservation_fails = 599857
	L1D_cache_core[9]: Access = 81090, Miss = 67483, Miss_rate = 0.832, Pending_hits = 4702, Reservation_fails = 599934
	L1D_cache_core[10]: Access = 80070, Miss = 66654, Miss_rate = 0.832, Pending_hits = 4679, Reservation_fails = 599672
	L1D_cache_core[11]: Access = 81079, Miss = 67163, Miss_rate = 0.828, Pending_hits = 4641, Reservation_fails = 592151
	L1D_cache_core[12]: Access = 83866, Miss = 70185, Miss_rate = 0.837, Pending_hits = 4828, Reservation_fails = 611406
	L1D_cache_core[13]: Access = 84603, Miss = 70962, Miss_rate = 0.839, Pending_hits = 4881, Reservation_fails = 615362
	L1D_cache_core[14]: Access = 81213, Miss = 67731, Miss_rate = 0.834, Pending_hits = 4643, Reservation_fails = 601397
	L1D_total_cache_accesses = 1236385
	L1D_total_cache_misses = 1030388
	L1D_total_cache_miss_rate = 0.8334
	L1D_total_cache_pending_hits = 71114
	L1D_total_cache_reservation_fails = 9071409
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131815
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3172
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6609540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131335
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2461869
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 922651
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 994
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2684, 2740, 2474, 2859, 2868, 2675, 2431, 1966, 2451, 2277, 2558, 2401, 2213, 2397, 2464, 2210, 2491, 2262, 2456, 2512, 2584, 2606, 2907, 2577, 2464, 2013, 2450, 2385, 2408, 2492, 2142, 2303, 1402, 1661, 2021, 2146, 1910, 1991, 2223, 1771, 2140, 2465, 1938, 2017, 2156, 2357, 2393, 2117, 
gpgpu_n_tot_thrd_icount = 54096640
gpgpu_n_tot_w_icount = 1690520
gpgpu_n_stall_shd_mem = 9911980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620797
gpgpu_n_mem_write_global = 412944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2034341
gpgpu_n_store_insn = 678979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615847
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3172
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3172
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9908808
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16487773	W0_Idle:816503	W0_Scoreboard:3118106	W1:425079	W2:194813	W3:125234	W4:88605	W5:70486	W6:60022	W7:54474	W8:46019	W9:43281	W10:37901	W11:36114	W12:31053	W13:27751	W14:22908	W15:20935	W16:18522	W17:13349	W18:13582	W19:12954	W20:13535	W21:12602	W22:13502	W23:13466	W24:13478	W25:11623	W26:9546	W27:7038	W28:4148	W29:1838	W30:809	W31:41	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4966376 {8:620797,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16537152 {40:412690,72:78,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84428392 {136:620797,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303552 {8:412944,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 1489 
maxdqlatency = 0 
maxmflatency = 2293 
averagemflatency = 396 
max_icnt2mem_latency = 938 
max_icnt2sh_latency = 762609 
mrq_lat_table:42323 	1344 	4059 	4395 	5962 	2203 	1087 	1114 	580 	38 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135177 	708203 	189585 	785 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	85211 	30589 	81259 	321682 	244563 	266335 	4177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39795 	294494 	268620 	17782 	121 	0 	0 	2 	9 	35 	889 	9275 	18562 	43666 	98876 	169442 	72188 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	1421 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        22        29        28        32        38        39        37        23        29        32        32        34        34 
dram[1]:        30        29        56        34        24        17        30        26        37        26        22        22        32        35        43        38 
dram[2]:        35        30        45        51        31        24        32        36        33        34        31        26        32        35        32        55 
dram[3]:        33        23        33        43        34        25        25        30        35        20        21        24        32        32        34        37 
dram[4]:        30        30        24        37        31        32        33        32        33        27        31        22        34        32        32        34 
dram[5]:        30        25        27        33        21        22        27        26        28        21        32        29        32        32        32        33 
maximum service time to same row:
dram[0]:     54343     43366     56510     46012     57164     52993     48791     47432     70292     41625     66300     53006     86215     71708     91460    102204 
dram[1]:     64237     65304     71846     52141    102994     67235     43255     40112     75474     73852     50154     54717     79976     74128     72593     94281 
dram[2]:     57405     57619     60898     61249     49795     39397     63610     57797     61203     59094     60989     51644     62970     88319     79212    146186 
dram[3]:     53364     55878     81907     99987     44872     40484     50648     41343     47938     59359     41366     68653     64597    101955     60806     67693 
dram[4]:     54419     54131     47527     78635     81669     72741     58969     62070     53882     46218     41642     60753    114768     79249     67347     97388 
dram[5]:     79393     64291    113326     53654    103214     70605     64925     50291     67314     66770     53408     55128     87735     96858    131625    135738 
average row accesses per activate:
dram[0]:  3.336634  3.521327  3.488987  3.647619  4.365517  4.173077  3.221312  3.325000  4.750000  4.276243  3.500000  3.247525  4.730000  3.950820  7.421052  5.341772 
dram[1]:  3.723809  3.742574  3.578475  3.632076  3.402913  3.183575  3.293436  2.956835  3.150198  3.472973  3.357143  3.189574  4.243478  4.651376  5.708861  6.287671 
dram[2]:  3.288288  3.114537  3.864130  4.078652  3.891026  3.838323  4.206897  4.580838  3.691542  3.596244  2.914980  2.883817  4.851485  4.369370  7.200000  6.796875 
dram[3]:  3.261062  3.019763  3.729064  3.546296  4.105263  3.616667  3.870647  3.612440  3.528037  3.394737  2.728682  2.723320  4.206897  4.532110  5.352941  5.506024 
dram[4]:  3.867052  4.513699  3.426471  3.569231  3.767442  4.163522  3.406542  3.712644  4.639241  4.037234  3.440414  3.716981  4.234783  4.162162  8.211538 10.675675 
dram[5]:  3.466019  3.260684  3.019011  2.878893  3.290476  3.415842  4.270588  3.800000  3.413333  3.418803  2.959460  3.077982  4.673267  4.398230  6.898305  6.714286 
average row locality = 63113/16955 = 3.722383
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       491       524       552       537       490       499       608       602       553       575       520       531       441       445       421       421 
dram[1]:       534       535       543       529       534       525       639       636       599       578       562       531       455       475       447       455 
dram[2]:       519       507       512       508       463       499       562       586       565       586       557       566       463       457       431       433 
dram[3]:       525       531       532       531       480       501       585       578       577       586       552       550       451       456       453       453 
dram[4]:       495       489       506       508       498       503       571       515       567       577       535       485       454       432       427       395 
dram[5]:       507       539       570       571       518       525       558       580       579       585       533       534       438       458       405       422 
total reads: 49621
bank skew: 639/395 = 1.62
chip skew: 8577/7957 = 1.08
number of total write accesses:
dram[0]:       183       219       240       229       143       152       178       196       188       199       117       125        32        37         2         1 
dram[1]:       248       221       255       241       167       134       214       186       198       193       190       142        33        32         4         4 
dram[2]:       211       200       199       218       144       142       170       179       177       180       163       129        27        28         1         2 
dram[3]:       212       233       225       235       144       150       193       177       178       188       152       139        37        38         2         4 
dram[4]:       174       170       193       188       150       159       158       131       166       182       129       106        33        30         0         0 
dram[5]:       207       224       224       261       173       165       168       180       189       215       124       137        34        39         2         1 
total reads: 13492
min_bank_accesses = 0!
chip skew: 2462/1969 = 1.25
average mf latency per bank:
dram[0]:       2933      2759      2870      2997      3655      3509      3116      3086      2916      2869      6559      6584     13792     13620     21450     21677
dram[1]:       2636      2832      2860      3139      3450      3805      2951      3175      2975      3067      5577      6581     13691     13512     20886     20898
dram[2]:       2824      2909      3156      3057      3856      3695      3346      3135      3149      3097      5767      6552     13320     14443     20811     21207
dram[3]:       2817      2685      3001      2996      3662      3543      3147      3197      3021      2884      5915      6209     13271     13760     20177     20539
dram[4]:       3975      3151      4228      3290      4807      3651      4533      3746      4198      2953     38878      7509     18142     15098     28739     23650
dram[5]:       2841      2783      2812      2784      3240      3428      3195      3205      2824      2855      6512      6594     13673     13701     21881     21852
maximum mf latency per bank:
dram[0]:       1317      1456      1048      1376      1151      1211      1145      1118      2147      1087      1107      1336      1497      1483      1488      1639
dram[1]:       1035      1017       971       942       908      1022      1040       952       983      1085       890       909      1007      1048       995       949
dram[2]:        908      1194      1835      1122      1130      1177      1087      1484      1137      1214      1183      1569      1119      1346      1091      1107
dram[3]:        915       917       920      1021      1110       975       893       914       952      1411       938       909      1008       892      1121       932
dram[4]:       1804      1952      1733      1405      1366      1491      1241      1208      2293      1840      1803      1469      2191      1839      1664      1509
dram[5]:        873       974       956       957       831       937       807       901       914       991      1102       981       892      1129       931       982

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1009654 n_nop=965948 n_act=2714 n_pre=2698 n_req=10451 n_rd=32840 n_write=5454 bw_util=0.07586
n_activity=199568 dram_eff=0.3838
bk0: 1964a 993334i bk1: 2096a 991554i bk2: 2208a 991315i bk3: 2148a 989887i bk4: 1960a 995050i bk5: 1996a 994850i bk6: 2432a 989541i bk7: 2408a 988312i bk8: 2212a 990271i bk9: 2300a 990980i bk10: 2080a 994231i bk11: 2124a 990951i bk12: 1764a 996946i bk13: 1780a 995627i bk14: 1684a 1000237i bk15: 1684a 999920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.226908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1009654 n_nop=963259 n_act=3083 n_pre=3067 n_req=11039 n_rd=34308 n_write=5937 bw_util=0.07972
n_activity=214608 dram_eff=0.3751
bk0: 2136a 992657i bk1: 2140a 993133i bk2: 2172a 990421i bk3: 2116a 991830i bk4: 2136a 993732i bk5: 2100a 994397i bk6: 2556a 988844i bk7: 2544a 988662i bk8: 2396a 991061i bk9: 2312a 991165i bk10: 2248a 992108i bk11: 2124a 993180i bk12: 1820a 998949i bk13: 1900a 997603i bk14: 1788a 1000803i bk15: 1820a 1001017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1009654 n_nop=966134 n_act=2713 n_pre=2697 n_req=10384 n_rd=32856 n_write=5254 bw_util=0.07549
n_activity=198248 dram_eff=0.3845
bk0: 2076a 993556i bk1: 2028a 991666i bk2: 2048a 991350i bk3: 2032a 992649i bk4: 1852a 996084i bk5: 1996a 994654i bk6: 2248a 991222i bk7: 2344a 991134i bk8: 2260a 991974i bk9: 2344a 991831i bk10: 2228a 991305i bk11: 2264a 990576i bk12: 1852a 997527i bk13: 1828a 996279i bk14: 1724a 1000624i bk15: 1732a 1001412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211675
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1009654 n_nop=964759 n_act=2986 n_pre=2970 n_req=10648 n_rd=33364 n_write=5575 bw_util=0.07713
n_activity=206367 dram_eff=0.3774
bk0: 2100a 992295i bk1: 2124a 991688i bk2: 2128a 991541i bk3: 2124a 990937i bk4: 1920a 995312i bk5: 2004a 994358i bk6: 2340a 990863i bk7: 2312a 991539i bk8: 2308a 992118i bk9: 2344a 990396i bk10: 2208a 992186i bk11: 2200a 991388i bk12: 1804a 998723i bk13: 1824a 997733i bk14: 1812a 1000474i bk15: 1812a 1000877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.140405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1009654 n_nop=968138 n_act=2450 n_pre=2434 n_req=9926 n_rd=31828 n_write=4804 bw_util=0.07256
n_activity=192081 dram_eff=0.3814
bk0: 1980a 994406i bk1: 1956a 993853i bk2: 2024a 991700i bk3: 2032a 992162i bk4: 1992a 993166i bk5: 2012a 992360i bk6: 2284a 990756i bk7: 2060a 990339i bk8: 2268a 991603i bk9: 2308a 989333i bk10: 2140a 991146i bk11: 1940a 992990i bk12: 1816a 995522i bk13: 1728a 995878i bk14: 1708a 1000043i bk15: 1580a 1001341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.22122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1009654 n_nop=964687 n_act=3009 n_pre=2993 n_req=10665 n_rd=33288 n_write=5677 bw_util=0.07718
n_activity=207556 dram_eff=0.3755
bk0: 2028a 992773i bk1: 2156a 992133i bk2: 2280a 988806i bk3: 2284a 988076i bk4: 2072a 993975i bk5: 2100a 992884i bk6: 2232a 992021i bk7: 2320a 991685i bk8: 2316a 991326i bk9: 2340a 989551i bk10: 2132a 993478i bk11: 2136a 992234i bk12: 1752a 998604i bk13: 1832a 997353i bk14: 1620a 1000862i bk15: 1688a 1001316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159285

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82070, Miss = 4076, Miss_rate = 0.050, Pending_hits = 22, Reservation_fails = 647
L2_cache_bank[1]: Access = 82780, Miss = 4134, Miss_rate = 0.050, Pending_hits = 19, Reservation_fails = 1966
L2_cache_bank[2]: Access = 82346, Miss = 4313, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 109
L2_cache_bank[3]: Access = 83473, Miss = 4264, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 81929, Miss = 4072, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 1005
L2_cache_bank[5]: Access = 83189, Miss = 4142, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 2811
L2_cache_bank[6]: Access = 82598, Miss = 4155, Miss_rate = 0.050, Pending_hits = 17, Reservation_fails = 1
L2_cache_bank[7]: Access = 83102, Miss = 4186, Miss_rate = 0.050, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 122758, Miss = 4053, Miss_rate = 0.033, Pending_hits = 7, Reservation_fails = 560
L2_cache_bank[9]: Access = 83524, Miss = 3904, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 1449
L2_cache_bank[10]: Access = 82645, Miss = 4108, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 29
L2_cache_bank[11]: Access = 83402, Miss = 4214, Miss_rate = 0.051, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 1033816
L2_total_cache_misses = 49621
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 158
L2_total_cache_reservation_fails = 8577
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 578124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8233
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3517274
icnt_total_pkts_simt_to_mem=1447366
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.50813
	minimum = 6
	maximum = 41
Network latency average = 9.14629
	minimum = 6
	maximum = 31
Slowest packet = 2064994
Flit latency average = 7.85616
	minimum = 6
	maximum = 27
Slowest flit = 4962079
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0293846
	minimum = 0.0176619 (at node 3)
	maximum = 0.0364452 (at node 21)
Accepted packet rate average = 0.0293846
	minimum = 0.0176619 (at node 3)
	maximum = 0.0364452 (at node 21)
Injected flit rate average = 0.0818615
	minimum = 0.0199047 (at node 3)
	maximum = 0.165405 (at node 21)
Accepted flit rate average= 0.0818615
	minimum = 0.0311186 (at node 18)
	maximum = 0.1455 (at node 6)
Injected packet length average = 2.78587
Accepted packet length average = 2.78587
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0894 (8 samples)
	minimum = 6 (8 samples)
	maximum = 327.125 (8 samples)
Network latency average = 22.6502 (8 samples)
	minimum = 6 (8 samples)
	maximum = 246.25 (8 samples)
Flit latency average = 16.8933 (8 samples)
	minimum = 6 (8 samples)
	maximum = 244.625 (8 samples)
Fragmentation average = 0.0306842 (8 samples)
	minimum = 0 (8 samples)
	maximum = 159.125 (8 samples)
Injected packet rate average = 0.0544501 (8 samples)
	minimum = 0.0425043 (8 samples)
	maximum = 0.100418 (8 samples)
Accepted packet rate average = 0.0544501 (8 samples)
	minimum = 0.0425043 (8 samples)
	maximum = 0.100418 (8 samples)
Injected flit rate average = 0.13386 (8 samples)
	minimum = 0.0572634 (8 samples)
	maximum = 0.261503 (8 samples)
Accepted flit rate average = 0.13386 (8 samples)
	minimum = 0.073235 (8 samples)
	maximum = 0.229298 (8 samples)
Injected packet size average = 2.45839 (8 samples)
Accepted packet size average = 2.45839 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 21 sec (381 sec)
gpgpu_simulation_rate = 41729 (inst/sec)
gpgpu_simulation_rate = 2007 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 379389.281250 (ms)
Result stored in result.txt
