#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec  3 14:28:50 2021
# Process ID: 1954087
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_3
# Command line: vivado -log hweval_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hweval_adder.tcl
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_3/hweval_adder.vds
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_3/vivado.jou
#-----------------------------------------------------------
source hweval_adder.tcl -notrace
Command: synth_design -top hweval_adder -part xc7z020clg400-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1954149 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1278.207 ; gain = 86.723 ; free physical = 949 ; free virtual = 25687
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hweval_adder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:49]
INFO: [Synth 8-6157] synthesizing module 'carry_sel_adder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:7]
INFO: [Synth 8-6155] done synthesizing module 'carry_sel_adder' (1#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:7]
INFO: [Synth 8-6157] synthesizing module 'carry_sel_adder_msb' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'carry_sel_adder_msb' (2#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mpadder' (3#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:49]
INFO: [Synth 8-6155] done synthesizing module 'hweval_adder' (4#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_adder.v:3]
WARNING: [Synth 8-3331] design mpadder has unconnected port resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1322.832 ; gain = 131.348 ; free physical = 958 ; free virtual = 25696
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1322.832 ; gain = 131.348 ; free physical = 958 ; free virtual = 25697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1322.832 ; gain = 131.348 ; free physical = 958 ; free virtual = 25697
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl:7]
Finished Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hweval_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hweval_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.816 ; gain = 0.000 ; free physical = 671 ; free virtual = 25411
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 764 ; free virtual = 25503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 763 ; free virtual = 25503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 763 ; free virtual = 25502
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hweval_adder'
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'hweval_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 756 ; free virtual = 25496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register in_b_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_adder.v:22]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_a_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_adder.v:21]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    113 Bit       Adders := 18    
	   2 Input     20 Bit       Adders := 2     
+---XORs : 
	   2 Input   1027 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1027 Bit    Registers := 2     
	              112 Bit    Registers := 18    
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    112 Bit        Muxes := 9     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register in_b_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_adder.v:22]
INFO: [Synth 8-3538] Detected potentially large (wide) register in_a_reg [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_adder.v:21]
Hierarchical RTL Component report 
Module hweval_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input   1027 Bit         XORs := 1     
+---Registers : 
	             1027 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module carry_sel_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    113 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carry_sel_adder_msb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mpadder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input   1027 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mpadder has unconnected port resetn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 741 ; free virtual = 25484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 616 ; free virtual = 25359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 611 ; free virtual = 25355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 613 ; free virtual = 25356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 612 ; free virtual = 25356
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 612 ; free virtual = 25356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 613 ; free virtual = 25357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 613 ; free virtual = 25356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 612 ; free virtual = 25355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 612 ; free virtual = 25356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   523|
|3     |LUT1   |    11|
|4     |LUT2   |     1|
|5     |LUT3   |  1590|
|6     |LUT4   |   560|
|7     |LUT5   |   481|
|8     |LUT6   |   482|
|9     |FDRE   |  4151|
|10    |FDSE   |     3|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+--------------------+------+
|      |Instance                 |Module              |Cells |
+------+-------------------------+--------------------+------+
|1     |top                      |                    |  7806|
|2     |  dut                    |mpadder             |  5728|
|3     |    adder_0              |carry_sel_adder     |   851|
|4     |    adder_msb            |carry_sel_adder_msb |   104|
|5     |    \genblk1[1].adder_i  |carry_sel_adder_0   |   396|
|6     |    \genblk1[2].adder_i  |carry_sel_adder_1   |   852|
|7     |    \genblk1[3].adder_i  |carry_sel_adder_2   |   396|
|8     |    \genblk1[4].adder_i  |carry_sel_adder_3   |   848|
|9     |    \genblk1[5].adder_i  |carry_sel_adder_4   |   396|
|10    |    \genblk1[6].adder_i  |carry_sel_adder_5   |   846|
|11    |    \genblk1[7].adder_i  |carry_sel_adder_6   |   396|
|12    |    \genblk1[8].adder_i  |carry_sel_adder_7   |   640|
+------+-------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 611 ; free virtual = 25355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1721.816 ; gain = 131.348 ; free physical = 669 ; free virtual = 25412
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1721.816 ; gain = 530.332 ; free physical = 669 ; free virtual = 25412
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1721.816 ; gain = 542.062 ; free physical = 659 ; free virtual = 25403
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_3/hweval_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hweval_adder_utilization_synth.rpt -pb hweval_adder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1721.816 ; gain = 0.000 ; free physical = 650 ; free virtual = 25395
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 14:29:29 2021...
