

================================================================
== Vivado HLS Report for 'ItoZero'
================================================================
* Date:           Sun Feb 10 11:27:06 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.43|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   15|   15|   16|   16| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      64|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|      16|      20|
|Multiplexer      |        -|      -|       -|     414|
|Register         |        -|      -|     468|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     484|     498|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |data_reg_q_V_U  |ItoZero_data_reg_bkb  |        1|  16|  20|    16|   16|     1|          256|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        1|  16|  20|    16|   16|     1|          256|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_io                |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state16                  |    or    |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  64|          10|           8|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  85|         17|    1|         17|
    |ap_phi_mux_data_valid_reg_V_new_phi_fu_192_p4  |   9|          2|   24|         48|
    |ap_phi_mux_storemerge_phi_fu_202_p4            |   9|          2|    1|          2|
    |currentwrState                                 |   9|          2|    1|          2|
    |data_reg_q_V_address0                          |  47|         10|    4|         40|
    |data_reg_q_V_address1                          |  44|          9|    4|         36|
    |data_reg_q_V_d0                                |  44|          9|   16|        144|
    |data_reg_q_V_d1                                |  44|          9|   16|        144|
    |data_valid_reg_V_new_reg_189                   |   9|          2|   24|         48|
    |i_data_TDATA_blk_n                             |   9|          2|    1|          2|
    |i_data_V_data_V_0_data_out                     |   9|          2|   32|         64|
    |i_data_V_data_V_0_state                        |  15|          3|    2|          6|
    |i_data_V_last_V_0_state                        |  15|          3|    2|          6|
    |o_data_TDATA_blk_n                             |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out                     |   9|          2|   32|         64|
    |o_data_V_data_V_1_state                        |  15|          3|    2|          6|
    |o_data_V_last_V_1_state                        |  15|          3|    2|          6|
    |reg_210                                        |   9|          2|   16|         32|
    |reg_217                                        |   9|          2|   16|         32|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 414|         86|  197|        701|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  16|   0|   16|          0|
    |currentState                  |   1|   0|    1|          0|
    |currentState_load_reg_455     |   1|   0|    1|          0|
    |currentwrState                |   1|   0|    1|          0|
    |currentwrState_load_reg_438   |   1|   0|    1|          0|
    |data_reg_i_V_12               |   0|   0|    1|          1|
    |data_reg_q_V_load_10_reg_503  |  16|   0|   16|          0|
    |data_reg_q_V_load_11_reg_508  |  16|   0|   16|          0|
    |data_reg_q_V_load_12_reg_513  |  16|   0|   16|          0|
    |data_reg_q_V_load_13_reg_518  |  16|   0|   16|          0|
    |data_reg_q_V_load_3_reg_468   |  16|   0|   16|          0|
    |data_reg_q_V_load_4_reg_473   |  16|   0|   16|          0|
    |data_reg_q_V_load_5_reg_478   |  16|   0|   16|          0|
    |data_reg_q_V_load_6_reg_483   |  16|   0|   16|          0|
    |data_reg_q_V_load_7_reg_488   |  16|   0|   16|          0|
    |data_reg_q_V_load_8_reg_493   |  16|   0|   16|          0|
    |data_reg_q_V_load_9_reg_498   |  16|   0|   16|          0|
    |data_valid_reg_V              |  24|   0|   24|          0|
    |data_valid_reg_V_new_reg_189  |  24|   0|   24|          0|
    |firstLoad_V                   |   1|   0|    1|          0|
    |firstLoad_V_load_reg_459      |   1|   0|    1|          0|
    |i_data_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |i_data_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |i_data_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |i_data_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |i_data_V_data_V_0_state       |   2|   0|    2|          0|
    |i_data_V_last_V_0_state       |   2|   0|    2|          0|
    |o_data_V_data_V_1_payload_A   |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B   |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd      |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr      |   1|   0|    1|          0|
    |o_data_V_data_V_1_state       |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd      |   1|   0|    1|          0|
    |o_data_V_last_V_1_state       |   2|   0|    2|          0|
    |p_Result_5_reg_450            |  24|   0|   24|          0|
    |reg_210                       |  16|   0|   16|          0|
    |reg_217                       |  16|   0|   16|          0|
    |start_V_read_reg_434          |   1|   0|    1|          0|
    |storemerge_reg_198            |   1|   0|    1|          0|
    |tmp_2_reg_445                 |  23|   0|   23|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 468|   0|  469|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |     ItoZero     | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |     ItoZero     | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

 <State 1> : 1.43ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !79"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !83"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !87"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !91"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !95"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @ItoZero_str) nounwind"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [ItoZero.cpp:37]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:39]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:40]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:41]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:42]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_i_V_0, i1* @data_reg_i_V_1, i1* @data_reg_i_V_2, i1* @data_reg_i_V_3, i1* @data_reg_i_V_4, i1* @data_reg_i_V_5, i1* @data_reg_i_V_6, i1* @data_reg_i_V_7, i1* @data_reg_i_V_8, i1* @data_reg_i_V_9, i1* @data_reg_i_V_10, i1* @data_reg_i_V_11, i1* @data_reg_i_V_12, i1* @data_reg_i_V_13, i1* @data_reg_i_V_14, i1* @data_reg_i_V_15, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:44]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset([16 x i16]* @data_reg_q_V, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:47]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:52]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @firstLoad_V, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:54]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:62]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%currentwrState_load = load i1* @currentwrState, align 1" [ItoZero.cpp:66]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentwrState, i32 1, [1 x i8]* @p_str) nounwind" [ItoZero.cpp:66]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = load i24* @data_valid_reg_V, align 4" [ItoZero.cpp:78]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 12)" [ItoZero.cpp:78]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %currentwrState_load, label %2, label %0" [ItoZero.cpp:72]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %._crit_edge193" [ItoZero.cpp:74]
ST_1 : Operation 40 [1/1] (1.06ns)   --->   "store i1 true, i1* @currentwrState, align 1" [ItoZero.cpp:75]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge193" [ItoZero.cpp:75]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge192" [ItoZero.cpp:76]
ST_1 : Operation 43 [1/1] (1.06ns)   --->   "store i1 %tmp_1, i1* @currentwrState, align 1" [ItoZero.cpp:81]
ST_1 : Operation 44 [2/2] (1.42ns)   --->   "%data_reg_q_V_load = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:84]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i24 %p_Val2_s to i23" [ItoZero.cpp:91]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_5 = call i24 @llvm.part.set.i24.i23(i24 %p_Val2_s, i23 %tmp_2, i32 1, i32 23)" [ItoZero.cpp:91]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [ItoZero.cpp:94]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %5, label %3" [ItoZero.cpp:94]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %4, label %._crit_edge195" [ItoZero.cpp:96]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%firstLoad_V_load = load i1* @firstLoad_V, align 1" [ItoZero.cpp:102]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %firstLoad_V_load, label %.loopexit, label %.preheader.0" [ItoZero.cpp:102]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_15, align 1" [ItoZero.cpp:105]
ST_1 : Operation 53 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_1 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_14, align 1" [ItoZero.cpp:105]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_13, align 1" [ItoZero.cpp:105]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_11, align 1" [ItoZero.cpp:105]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_10, align 1" [ItoZero.cpp:105]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_9, align 1" [ItoZero.cpp:105]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_8, align 1" [ItoZero.cpp:105]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_7, align 1" [ItoZero.cpp:105]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_6, align 1" [ItoZero.cpp:105]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_5, align 1" [ItoZero.cpp:105]
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_4, align 1" [ItoZero.cpp:105]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_3, align 1" [ItoZero.cpp:105]
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_2, align 1" [ItoZero.cpp:105]
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_1, align 1" [ItoZero.cpp:105]

 <State 2> : 1.43ns
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_reg_i_V_12_load = load i1* @data_reg_i_V_12, align 1"
ST_2 : Operation 68 [1/2] (1.42ns)   --->   "%data_reg_q_V_load = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:84]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %data_reg_i_V_12_load, i16 %data_reg_q_V_load)" [ItoZero.cpp:84]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_4 = zext i17 %tmp to i32" [ItoZero.cpp:84]
ST_2 : Operation 71 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_4, i1 undef)" [ItoZero.cpp:85]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 72 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_1 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 73 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_2 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 74 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_3 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "store i1 false, i1* @data_reg_i_V_12, align 1" [ItoZero.cpp:105]

 <State 3> : 1.43ns
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_4, i1 undef)" [ItoZero.cpp:85]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 77 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_2 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 78 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_3 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 79 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_4 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 80 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_5 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 4> : 1.43ns
ST_4 : Operation 81 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_4 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 82 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_5 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 83 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_6 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 84 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_7 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 5> : 1.43ns
ST_5 : Operation 85 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_6 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 86 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_7 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 87 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_8 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 88 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_9 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 6> : 1.43ns
ST_6 : Operation 89 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_8 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 90 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_9 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 91 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_10 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 92 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_11 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 7> : 1.43ns
ST_7 : Operation 93 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_10 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 94 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_11 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 95 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_12 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 96 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_13 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 8> : 1.43ns
ST_8 : Operation 97 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_12 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 98 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_13 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 99 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_14 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_8 : Operation 100 [2/2] (1.42ns)   --->   "%data_reg_q_V_load_15 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 9> : 1.43ns
ST_9 : Operation 101 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_1, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 15), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 102 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_2, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 14), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 103 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_14 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_9 : Operation 104 [1/2] (1.42ns)   --->   "%data_reg_q_V_load_15 = load i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 10> : 1.43ns
ST_10 : Operation 105 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_3, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 13), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_10 : Operation 106 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_4, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 12), align 8" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 11> : 1.43ns
ST_11 : Operation 107 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_5, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 11), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_11 : Operation 108 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_6, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 10), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 12> : 1.43ns
ST_12 : Operation 109 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_7, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 9), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 110 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_8, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 8), align 16" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 13> : 1.43ns
ST_13 : Operation 111 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_9, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 7), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 112 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_10, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 6), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 14> : 1.43ns
ST_14 : Operation 113 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_11, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 5), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 114 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_12, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 4), align 8" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

 <State 15> : 1.43ns
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [ItoZero.cpp:97]
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "br label %._crit_edge195" [ItoZero.cpp:97]
ST_15 : Operation 117 [1/1] (1.06ns)   --->   "br label %._crit_edge194" [ItoZero.cpp:99]
ST_15 : Operation 118 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_13, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 3), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 119 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_14, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 2), align 4" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 120 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [ItoZero.cpp:108]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 16> : 1.43ns
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "br label %._crit_edge192" [ItoZero.cpp:86]
ST_16 : Operation 122 [1/1] (1.42ns)   --->   "store i16 %data_reg_q_V_load_15, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 1), align 2" [ItoZero.cpp:106]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_16 : Operation 124 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [ItoZero.cpp:108]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [ItoZero.cpp:108]
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %tmp_data_V to i16" [ItoZero.cpp:109]
ST_16 : Operation 127 [1/1] (1.42ns)   --->   "store i16 %tmp_3, i16* getelementptr inbounds ([16 x i16]* @data_reg_q_V, i64 0, i64 0), align 16" [ItoZero.cpp:109]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 31)" [ItoZero.cpp:110]
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "store i16 %p_Result_3, i16* @data_reg_i_V_0, align 16" [ItoZero.cpp:110]
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %tmp_2, i1 true)" [ItoZero.cpp:111]
ST_16 : Operation 131 [1/1] (1.06ns)   --->   "br label %._crit_edge194" [ItoZero.cpp:117]
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%data_valid_reg_V_new = phi i24 [ %p_Result_s, %.loopexit ], [ %p_Result_5, %._crit_edge195 ]"
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%storemerge = phi i1 [ false, %.loopexit ], [ true, %._crit_edge195 ]"
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "store i1 %storemerge, i1* @firstLoad_V, align 1" [ItoZero.cpp:112]
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "store i24 %data_valid_reg_V_new, i24* @data_valid_reg_V, align 4" [ItoZero.cpp:91]
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "ret void" [ItoZero.cpp:120]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentwrState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_valid_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_reg_i_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ firstLoad_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_reg_i_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_i_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ data_reg_q_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17          (specbitsmap   ) [ 00000000000000000]
StgValue_18          (specbitsmap   ) [ 00000000000000000]
StgValue_19          (specbitsmap   ) [ 00000000000000000]
StgValue_20          (specbitsmap   ) [ 00000000000000000]
StgValue_21          (specbitsmap   ) [ 00000000000000000]
StgValue_22          (spectopmodule ) [ 00000000000000000]
start_V_read         (read          ) [ 00111111111111110]
StgValue_24          (specresource  ) [ 00000000000000000]
StgValue_25          (specinterface ) [ 00000000000000000]
StgValue_26          (specinterface ) [ 00000000000000000]
StgValue_27          (specinterface ) [ 00000000000000000]
StgValue_28          (specpipeline  ) [ 00000000000000000]
StgValue_29          (specreset     ) [ 00000000000000000]
StgValue_30          (specreset     ) [ 00000000000000000]
StgValue_31          (specreset     ) [ 00000000000000000]
StgValue_32          (specreset     ) [ 00000000000000000]
StgValue_33          (specreset     ) [ 00000000000000000]
currentwrState_load  (load          ) [ 01111111111111111]
StgValue_35          (specreset     ) [ 00000000000000000]
p_Val2_s             (load          ) [ 00000000000000000]
tmp_1                (bitselect     ) [ 01000000000000000]
StgValue_38          (br            ) [ 00000000000000000]
StgValue_39          (br            ) [ 00000000000000000]
StgValue_40          (store         ) [ 00000000000000000]
StgValue_41          (br            ) [ 00000000000000000]
StgValue_42          (br            ) [ 00000000000000000]
StgValue_43          (store         ) [ 00000000000000000]
tmp_2                (trunc         ) [ 00111111111111111]
p_Result_5           (partset       ) [ 00111111111111111]
currentState_load    (load          ) [ 01111111111111111]
StgValue_48          (br            ) [ 00000000000000000]
StgValue_49          (br            ) [ 00000000000000000]
firstLoad_V_load     (load          ) [ 01111111111111111]
StgValue_51          (br            ) [ 00000000000000000]
StgValue_52          (store         ) [ 00000000000000000]
StgValue_54          (store         ) [ 00000000000000000]
StgValue_55          (store         ) [ 00000000000000000]
StgValue_56          (store         ) [ 00000000000000000]
StgValue_57          (store         ) [ 00000000000000000]
StgValue_58          (store         ) [ 00000000000000000]
StgValue_59          (store         ) [ 00000000000000000]
StgValue_60          (store         ) [ 00000000000000000]
StgValue_61          (store         ) [ 00000000000000000]
StgValue_62          (store         ) [ 00000000000000000]
StgValue_63          (store         ) [ 00000000000000000]
StgValue_64          (store         ) [ 00000000000000000]
StgValue_65          (store         ) [ 00000000000000000]
StgValue_66          (store         ) [ 00000000000000000]
data_reg_i_V_12_load (load          ) [ 00000000000000000]
data_reg_q_V_load    (load          ) [ 00000000000000000]
tmp                  (bitconcatenate) [ 00000000000000000]
p_Result_4           (zext          ) [ 00010000000000000]
data_reg_q_V_load_1  (load          ) [ 00011111110000000]
StgValue_75          (store         ) [ 00000000000000000]
StgValue_76          (write         ) [ 00000000000000000]
data_reg_q_V_load_2  (load          ) [ 00001111110000000]
data_reg_q_V_load_3  (load          ) [ 00001111111000000]
data_reg_q_V_load_4  (load          ) [ 00000111111000000]
data_reg_q_V_load_5  (load          ) [ 00000111111100000]
data_reg_q_V_load_6  (load          ) [ 00000011111100000]
data_reg_q_V_load_7  (load          ) [ 00000011111110000]
data_reg_q_V_load_8  (load          ) [ 00000001111110000]
data_reg_q_V_load_9  (load          ) [ 00000001111111000]
data_reg_q_V_load_10 (load          ) [ 00000000111111000]
data_reg_q_V_load_11 (load          ) [ 00000000111111100]
data_reg_q_V_load_12 (load          ) [ 00000000011111100]
data_reg_q_V_load_13 (load          ) [ 00000000011111110]
StgValue_101         (store         ) [ 00000000000000000]
StgValue_102         (store         ) [ 00000000000000000]
data_reg_q_V_load_14 (load          ) [ 00000000001111110]
data_reg_q_V_load_15 (load          ) [ 00000000001111111]
StgValue_105         (store         ) [ 00000000000000000]
StgValue_106         (store         ) [ 00000000000000000]
StgValue_107         (store         ) [ 00000000000000000]
StgValue_108         (store         ) [ 00000000000000000]
StgValue_109         (store         ) [ 00000000000000000]
StgValue_110         (store         ) [ 00000000000000000]
StgValue_111         (store         ) [ 00000000000000000]
StgValue_112         (store         ) [ 00000000000000000]
StgValue_113         (store         ) [ 00000000000000000]
StgValue_114         (store         ) [ 00000000000000000]
StgValue_115         (store         ) [ 00000000000000000]
StgValue_116         (br            ) [ 00000000000000000]
StgValue_117         (br            ) [ 00000000000000011]
StgValue_118         (store         ) [ 00000000000000000]
StgValue_119         (store         ) [ 00000000000000000]
StgValue_121         (br            ) [ 00000000000000000]
StgValue_122         (store         ) [ 00000000000000000]
StgValue_123         (br            ) [ 00000000000000000]
empty                (read          ) [ 00000000000000000]
tmp_data_V           (extractvalue  ) [ 00000000000000000]
tmp_3                (trunc         ) [ 00000000000000000]
StgValue_127         (store         ) [ 00000000000000000]
p_Result_3           (partselect    ) [ 00000000000000000]
StgValue_129         (store         ) [ 00000000000000000]
p_Result_s           (bitconcatenate) [ 00000000000000000]
StgValue_131         (br            ) [ 00000000000000000]
data_valid_reg_V_new (phi           ) [ 00000000000000001]
storemerge           (phi           ) [ 00000000000000001]
StgValue_134         (store         ) [ 00000000000000000]
StgValue_135         (store         ) [ 00000000000000000]
StgValue_136         (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentwrState">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentwrState"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_valid_reg_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_valid_reg_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_reg_i_V_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currentState">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="firstLoad_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstLoad_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_reg_i_V_15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_reg_i_V_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_reg_i_V_13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_reg_i_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_reg_i_V_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_reg_i_V_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_reg_i_V_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_reg_i_V_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_reg_i_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_reg_i_V_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_reg_i_V_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="data_reg_i_V_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="data_reg_i_V_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_reg_i_V_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_reg_i_V_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_i_V_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_reg_q_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reg_q_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ItoZero_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i24.i23"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="start_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="17" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_71/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="33" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/15 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="7"/>
<pin id="170" dir="0" index="3" bw="16" slack="0"/>
<pin id="171" dir="0" index="4" bw="16" slack="0"/>
<pin id="168" dir="1" index="2" bw="16" slack="0"/>
<pin id="172" dir="1" index="5" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_reg_q_V_load/1 data_reg_q_V_load_1/1 data_reg_q_V_load_2/2 data_reg_q_V_load_3/2 data_reg_q_V_load_4/3 data_reg_q_V_load_5/3 data_reg_q_V_load_6/4 data_reg_q_V_load_7/4 data_reg_q_V_load_8/5 data_reg_q_V_load_9/5 data_reg_q_V_load_10/6 data_reg_q_V_load_11/6 data_reg_q_V_load_12/7 data_reg_q_V_load_13/7 data_reg_q_V_load_14/8 data_reg_q_V_load_15/8 StgValue_101/9 StgValue_102/9 StgValue_105/10 StgValue_106/10 StgValue_107/11 StgValue_108/11 StgValue_109/12 StgValue_110/12 StgValue_111/13 StgValue_112/13 StgValue_113/14 StgValue_114/14 StgValue_118/15 StgValue_119/15 StgValue_122/16 StgValue_127/16 "/>
</bind>
</comp>

<comp id="189" class="1005" name="data_valid_reg_V_new_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="191" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_valid_reg_V_new (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_valid_reg_V_new_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="24" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="24" slack="15"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_valid_reg_V_new/16 "/>
</bind>
</comp>

<comp id="198" class="1005" name="storemerge_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="storemerge_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/16 "/>
</bind>
</comp>

<comp id="210" class="1005" name="reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="6"/>
<pin id="212" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_1 data_reg_q_V_load_14 "/>
</bind>
</comp>

<comp id="217" class="1005" name="reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="6"/>
<pin id="219" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_2 data_reg_q_V_load_15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="currentwrState_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentwrState_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Val2_s_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_40_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="StgValue_43_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Result_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="0"/>
<pin id="259" dir="0" index="2" bw="23" slack="0"/>
<pin id="260" dir="0" index="3" bw="1" slack="0"/>
<pin id="261" dir="0" index="4" bw="6" slack="0"/>
<pin id="262" dir="1" index="5" bw="24" slack="15"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="currentState_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="firstLoad_V_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstLoad_V_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="StgValue_52_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="StgValue_54_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="StgValue_55_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="StgValue_56_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_57_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_58_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="StgValue_59_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="StgValue_60_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="StgValue_61_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="StgValue_62_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="StgValue_63_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_64_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="StgValue_65_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_66_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="data_reg_i_V_12_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reg_i_V_12_load/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="17" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="16" slack="0"/>
<pin id="368" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="StgValue_75_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="StgValue_115_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/15 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_data_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="33" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/16 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Result_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/16 "/>
</bind>
</comp>

<comp id="408" class="1004" name="StgValue_129_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/16 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Result_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="24" slack="0"/>
<pin id="416" dir="0" index="1" bw="23" slack="15"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/16 "/>
</bind>
</comp>

<comp id="422" class="1004" name="StgValue_134_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/16 "/>
</bind>
</comp>

<comp id="428" class="1004" name="StgValue_135_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="0" index="1" bw="24" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/16 "/>
</bind>
</comp>

<comp id="434" class="1005" name="start_V_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="14"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="438" class="1005" name="currentwrState_load_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentwrState_load "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="23" slack="15"/>
<pin id="447" dir="1" index="1" bw="23" slack="15"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_Result_5_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="24" slack="15"/>
<pin id="452" dir="1" index="1" bw="24" slack="15"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="455" class="1005" name="currentState_load_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="459" class="1005" name="firstLoad_V_load_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="firstLoad_V_load "/>
</bind>
</comp>

<comp id="463" class="1005" name="p_Result_4_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="468" class="1005" name="data_reg_q_V_load_3_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="7"/>
<pin id="470" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="data_reg_q_V_load_4_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="6"/>
<pin id="475" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_4 "/>
</bind>
</comp>

<comp id="478" class="1005" name="data_reg_q_V_load_5_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="7"/>
<pin id="480" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_5 "/>
</bind>
</comp>

<comp id="483" class="1005" name="data_reg_q_V_load_6_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="6"/>
<pin id="485" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_6 "/>
</bind>
</comp>

<comp id="488" class="1005" name="data_reg_q_V_load_7_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="7"/>
<pin id="490" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_7 "/>
</bind>
</comp>

<comp id="493" class="1005" name="data_reg_q_V_load_8_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="6"/>
<pin id="495" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_8 "/>
</bind>
</comp>

<comp id="498" class="1005" name="data_reg_q_V_load_9_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="7"/>
<pin id="500" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_9 "/>
</bind>
</comp>

<comp id="503" class="1005" name="data_reg_q_V_load_10_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="6"/>
<pin id="505" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_10 "/>
</bind>
</comp>

<comp id="508" class="1005" name="data_reg_q_V_load_11_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="7"/>
<pin id="510" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_11 "/>
</bind>
</comp>

<comp id="513" class="1005" name="data_reg_q_V_load_12_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="6"/>
<pin id="515" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_12 "/>
</bind>
</comp>

<comp id="518" class="1005" name="data_reg_q_V_load_13_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="7"/>
<pin id="520" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="data_reg_q_V_load_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="58" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="153"><net_src comp="98" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="100" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="162"><net_src comp="130" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="86" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="94" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="174"><net_src comp="102" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="86" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="176"><net_src comp="104" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="106" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="108" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="179"><net_src comp="110" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="180"><net_src comp="112" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="181"><net_src comp="114" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="182"><net_src comp="116" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="183"><net_src comp="118" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="184"><net_src comp="120" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="185"><net_src comp="122" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="186"><net_src comp="124" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="187"><net_src comp="126" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="188"><net_src comp="128" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="201"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="92" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="165" pin="5"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="215"><net_src comp="165" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="220"><net_src comp="165" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="222"><net_src comp="165" pin="5"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="80" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="82" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="84" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="232" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="228" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="88" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="228" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="267"><net_src comp="90" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="92" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="92" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="92" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="92" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="92" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="92" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="92" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="92" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="92" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="92" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="92" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="92" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="96" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="165" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="381"><net_src comp="92" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="14" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="84" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="16" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="157" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="404"><net_src comp="132" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="389" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="134" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="136" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="138" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="84" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="426"><net_src comp="202" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="18" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="192" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="12" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="140" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="224" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="252" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="453"><net_src comp="256" pin="5"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="458"><net_src comp="268" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="272" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="372" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="471"><net_src comp="165" pin="5"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="476"><net_src comp="165" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="481"><net_src comp="165" pin="5"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="486"><net_src comp="165" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="491"><net_src comp="165" pin="5"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="496"><net_src comp="165" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="501"><net_src comp="165" pin="5"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="506"><net_src comp="165" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="511"><net_src comp="165" pin="5"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="516"><net_src comp="165" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="521"><net_src comp="165" pin="5"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="165" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {3 }
	Port: o_data_V_last_V | {3 }
	Port: currentwrState | {1 }
	Port: data_valid_reg_V | {16 }
	Port: data_reg_i_V_12 | {2 }
	Port: currentState | {15 }
	Port: firstLoad_V | {16 }
	Port: data_reg_i_V_15 | {1 }
	Port: data_reg_i_V_14 | {1 }
	Port: data_reg_i_V_13 | {1 }
	Port: data_reg_i_V_11 | {1 }
	Port: data_reg_i_V_10 | {1 }
	Port: data_reg_i_V_9 | {1 }
	Port: data_reg_i_V_8 | {1 }
	Port: data_reg_i_V_7 | {1 }
	Port: data_reg_i_V_6 | {1 }
	Port: data_reg_i_V_5 | {1 }
	Port: data_reg_i_V_4 | {1 }
	Port: data_reg_i_V_3 | {1 }
	Port: data_reg_i_V_2 | {1 }
	Port: data_reg_i_V_1 | {1 }
	Port: data_reg_i_V_0 | {16 }
	Port: data_reg_q_V | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: ItoZero : i_data_V_data_V | {15 }
	Port: ItoZero : i_data_V_last_V | {15 }
	Port: ItoZero : start_V | {1 }
	Port: ItoZero : currentwrState | {1 }
	Port: ItoZero : data_valid_reg_V | {1 }
	Port: ItoZero : data_reg_i_V_12 | {2 }
	Port: ItoZero : currentState | {1 }
	Port: ItoZero : firstLoad_V | {1 }
	Port: ItoZero : data_reg_q_V | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		tmp_1 : 1
		StgValue_38 : 1
		StgValue_39 : 2
		StgValue_43 : 2
		tmp_2 : 1
		p_Result_5 : 2
		StgValue_48 : 1
		StgValue_51 : 1
	State 2
		tmp : 1
		p_Result_4 : 2
		StgValue_71 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_3 : 1
		StgValue_127 : 2
		p_Result_3 : 1
		StgValue_129 : 2
		data_valid_reg_V_new : 1
		storemerge : 1
		StgValue_134 : 2
		StgValue_135 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   | start_V_read_read_fu_140 |
|          |      grp_read_fu_157     |
|----------|--------------------------|
|   write  |     grp_write_fu_146     |
|----------|--------------------------|
| bitselect|       tmp_1_fu_232       |
|----------|--------------------------|
|   trunc  |       tmp_2_fu_252       |
|          |       tmp_3_fu_393       |
|----------|--------------------------|
|  partset |     p_Result_5_fu_256    |
|----------|--------------------------|
|bitconcatenate|        tmp_fu_364        |
|          |     p_Result_s_fu_414    |
|----------|--------------------------|
|   zext   |     p_Result_4_fu_372    |
|----------|--------------------------|
|extractvalue|     tmp_data_V_fu_389    |
|----------|--------------------------|
|partselect|     p_Result_3_fu_398    |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_reg_q_V|    1   |   16   |   20   |
+------------+--------+--------+--------+
|    Total   |    1   |   16   |   20   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  currentState_load_reg_455 |    1   |
| currentwrState_load_reg_438|    1   |
|data_reg_q_V_load_10_reg_503|   16   |
|data_reg_q_V_load_11_reg_508|   16   |
|data_reg_q_V_load_12_reg_513|   16   |
|data_reg_q_V_load_13_reg_518|   16   |
| data_reg_q_V_load_3_reg_468|   16   |
| data_reg_q_V_load_4_reg_473|   16   |
| data_reg_q_V_load_5_reg_478|   16   |
| data_reg_q_V_load_6_reg_483|   16   |
| data_reg_q_V_load_7_reg_488|   16   |
| data_reg_q_V_load_8_reg_493|   16   |
| data_reg_q_V_load_9_reg_498|   16   |
|data_valid_reg_V_new_reg_189|   24   |
|  firstLoad_V_load_reg_459  |    1   |
|     p_Result_4_reg_463     |   32   |
|     p_Result_5_reg_450     |   24   |
|           reg_210          |   16   |
|           reg_217          |   16   |
|    start_V_read_reg_434    |    1   |
|     storemerge_reg_198     |    1   |
|        tmp_2_reg_445       |   23   |
+----------------------------+--------+
|            Total           |   316  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_146 |  p3  |   2  |  17  |   34   ||    9    |
| grp_access_fu_165 |  p0  |   9  |  16  |   144  ||    15   |
| grp_access_fu_165 |  p1  |   8  |  16  |   128  ||    41   |
| grp_access_fu_165 |  p3  |   8  |  16  |   128  ||    15   |
| grp_access_fu_165 |  p4  |   8  |  16  |   128  ||    41   |
|      reg_210      |  p0  |   2  |  16  |   32   ||    9    |
|      reg_217      |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   626  ||  8.757  ||   139   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    -   |    -   |
|   Memory  |    1   |    -   |   16   |   20   |
|Multiplexer|    -   |    8   |    -   |   139  |
|  Register |    -   |    -   |   316  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   332  |   159  |
+-----------+--------+--------+--------+--------+
