#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 16 13:58:43 2019
# Process ID: 40228
# Current directory: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24620 C:\Users\admin\Desktop\SDHW-PAU-FPGA-CTRL-I\CTRL.xpr
# Log file: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/vivado.log
# Journal file: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_value_delay.tcl
update_compile_order -fileset sim_1
close_sim
update_compile_order -fileset sim_1
launch_simulation
source tb_sync_deb.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_value_delay [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb_value_delay.tcl
run all
close_sim
launch_simulation
source tb_value_delay.tcl
close_sim
launch_simulation
source tb_value_delay.tcl
close_sim
launch_simulation
source tb_value_delay.tcl
close_sim
launch_simulation
source tb_value_delay.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_amp_ctrl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_amp_ctrl.tcl
run all
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CTRL_FPGA [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_value_delay [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_value_delay.tcl
run all
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
close_project
open_project C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation
source tb_value_delay.tcl
run all
open_run impl_1
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
launch_simulation
source tb_value_delay.tcl
run all
close_sim
