{
  "module_name": "pinctrl-mt7986.c",
  "hash_id": "8be0e419d82e4e5db043112da3782fc8c00eac5eb37a06b58c998e2426824381",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/mediatek/pinctrl-mt7986.c",
  "human_readable_source": "\n \n\n#include \"pinctrl-moore.h\"\n\n#define MT7986_PIN(_number, _name) MTK_PIN(_number, _name, 0, _number, DRV_GRP4)\n#define MT7986_NOT_BALLOUT_PIN(_number) { .number = _number, .name = NULL }\n\n#define PIN_FIELD_BASE(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,\t\\\n\t\t\t_x_bits)\t\\\n\t\tPIN_FIELD_CALC(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,\t\\\n\t\t\t_x_bits, 32, 0)\n\n \n\nenum {\n\tGPIO_BASE,\n\tIOCFG_RT_BASE,\n\tIOCFG_RB_BASE,\n\tIOCFG_LT_BASE,\n\tIOCFG_LB_BASE,\n\tIOCFG_TR_BASE,\n\tIOCFG_TL_BASE,\n};\n\nstatic const char *const mt7986_pinctrl_register_base_names[] = {\n\t\"gpio\", \"iocfg_rt\", \"iocfg_rb\", \"iocfg_lt\", \"iocfg_lb\", \"iocfg_tr\",\n\t\"iocfg_tl\",\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_mode_range[] = {\n\tPIN_FIELD(0, 100, 0x300, 0x10, 0, 4),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_dir_range[] = {\n\tPIN_FIELD(0, 100, 0x0, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_di_range[] = {\n\tPIN_FIELD(0, 100, 0x200, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_do_range[] = {\n\tPIN_FIELD(0, 100, 0x100, 0x10, 0, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_ies_range[] = {\n\tPIN_FIELD_BASE(0, 0, IOCFG_RB_BASE, 0x40, 0x10, 17, 1),\n\tPIN_FIELD_BASE(1, 2, IOCFG_LT_BASE, 0x20, 0x10, 10, 1),\n\tPIN_FIELD_BASE(3, 4, IOCFG_LB_BASE, 0x20, 0x10, 0, 1),\n\tPIN_FIELD_BASE(5, 6, IOCFG_RB_BASE, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(7, 10, IOCFG_LT_BASE, 0x20, 0x10, 0, 1),\n\tPIN_FIELD_BASE(11, 14, IOCFG_RB_BASE, 0x40, 0x10, 8, 1),\n\tPIN_FIELD_BASE(15, 20, IOCFG_RB_BASE, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(21, 23, IOCFG_RT_BASE, 0x30, 0x10, 12, 1),\n\tPIN_FIELD_BASE(24, 24, IOCFG_RT_BASE, 0x30, 0x10, 18, 1),\n\tPIN_FIELD_BASE(25, 25, IOCFG_RT_BASE, 0x30, 0x10, 17, 1),\n\tPIN_FIELD_BASE(26, 27, IOCFG_RT_BASE, 0x30, 0x10, 15, 1),\n\tPIN_FIELD_BASE(28, 29, IOCFG_RT_BASE, 0x30, 0x10, 19, 1),\n\tPIN_FIELD_BASE(30, 30, IOCFG_RT_BASE, 0x30, 0x10, 23, 1),\n\tPIN_FIELD_BASE(31, 31, IOCFG_RT_BASE, 0x30, 0x10, 22, 1),\n\tPIN_FIELD_BASE(32, 32, IOCFG_RT_BASE, 0x30, 0x10, 21, 1),\n\tPIN_FIELD_BASE(33, 33, IOCFG_LT_BASE, 0x20, 0x10, 4, 1),\n\tPIN_FIELD_BASE(34, 34, IOCFG_LT_BASE, 0x20, 0x10, 8, 1),\n\tPIN_FIELD_BASE(35, 35, IOCFG_LT_BASE, 0x20, 0x10, 7, 1),\n\tPIN_FIELD_BASE(36, 37, IOCFG_LT_BASE, 0x20, 0x10, 5, 1),\n\tPIN_FIELD_BASE(38, 38, IOCFG_LT_BASE, 0x20, 0x10, 9, 1),\n\tPIN_FIELD_BASE(39, 40, IOCFG_RB_BASE, 0x40, 0x10, 18, 1),\n\tPIN_FIELD_BASE(41, 41, IOCFG_RB_BASE, 0x40, 0x10, 12, 1),\n\tPIN_FIELD_BASE(42, 43, IOCFG_RB_BASE, 0x40, 0x10, 22, 1),\n\tPIN_FIELD_BASE(44, 45, IOCFG_RB_BASE, 0x40, 0x10, 20, 1),\n\tPIN_FIELD_BASE(46, 47, IOCFG_RB_BASE, 0x40, 0x10, 26, 1),\n\tPIN_FIELD_BASE(48, 49, IOCFG_RB_BASE, 0x40, 0x10, 24, 1),\n\tPIN_FIELD_BASE(50, 57, IOCFG_RT_BASE, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(58, 58, IOCFG_RT_BASE, 0x30, 0x10, 1, 1),\n\tPIN_FIELD_BASE(59, 59, IOCFG_RT_BASE, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(60, 61, IOCFG_RT_BASE, 0x30, 0x10, 10, 1),\n\tPIN_FIELD_BASE(62, 62, IOCFG_RB_BASE, 0x40, 0x10, 15, 1),\n\tPIN_FIELD_BASE(63, 63, IOCFG_RB_BASE, 0x40, 0x10, 14, 1),\n\tPIN_FIELD_BASE(64, 64, IOCFG_RB_BASE, 0x40, 0x10, 13, 1),\n\tPIN_FIELD_BASE(65, 65, IOCFG_RB_BASE, 0x40, 0x10, 16, 1),\n\tPIN_FIELD_BASE(66, 68, IOCFG_LB_BASE, 0x20, 0x10, 2, 1),\n\tPIN_FIELD_BASE(69, 69, IOCFG_TR_BASE, 0x30, 0x10, 1, 1),\n\tPIN_FIELD_BASE(70, 70, IOCFG_TR_BASE, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(71, 71, IOCFG_TR_BASE, 0x30, 0x10, 16, 1),\n\tPIN_FIELD_BASE(72, 73, IOCFG_TR_BASE, 0x30, 0x10, 14, 1),\n\tPIN_FIELD_BASE(74, 74, IOCFG_TR_BASE, 0x30, 0x10, 4, 1),\n\tPIN_FIELD_BASE(75, 77, IOCFG_TR_BASE, 0x30, 0x10, 6, 1),\n\tPIN_FIELD_BASE(78, 79, IOCFG_TR_BASE, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(80, 84, IOCFG_TR_BASE, 0x30, 0x10, 9, 1),\n\tPIN_FIELD_BASE(85, 85, IOCFG_TR_BASE, 0x30, 0x10, 5, 1),\n\tPIN_FIELD_BASE(86, 86, IOCFG_TL_BASE, 0x30, 0x10, 1, 1),\n\tPIN_FIELD_BASE(87, 87, IOCFG_TL_BASE, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(88, 88, IOCFG_TL_BASE, 0x30, 0x10, 14, 1),\n\tPIN_FIELD_BASE(89, 90, IOCFG_TL_BASE, 0x30, 0x10, 12, 1),\n\tPIN_FIELD_BASE(91, 94, IOCFG_TL_BASE, 0x30, 0x10, 4, 1),\n\tPIN_FIELD_BASE(95, 96, IOCFG_TL_BASE, 0x30, 0x10, 2, 1),\n\tPIN_FIELD_BASE(97, 100, IOCFG_TL_BASE, 0x30, 0x10, 8, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_smt_range[] = {\n\tPIN_FIELD_BASE(0, 0, IOCFG_RB_BASE, 0xf0, 0x10, 17, 1),\n\tPIN_FIELD_BASE(1, 2, IOCFG_LT_BASE, 0x90, 0x10, 10, 1),\n\tPIN_FIELD_BASE(3, 4, IOCFG_LB_BASE, 0x90, 0x10, 0, 1),\n\tPIN_FIELD_BASE(5, 6, IOCFG_RB_BASE, 0xf0, 0x10, 0, 1),\n\tPIN_FIELD_BASE(7, 10, IOCFG_LT_BASE, 0x90, 0x10, 0, 1),\n\tPIN_FIELD_BASE(11, 14, IOCFG_RB_BASE, 0xf0, 0x10, 8, 1),\n\tPIN_FIELD_BASE(15, 20, IOCFG_RB_BASE, 0xf0, 0x10, 2, 1),\n\tPIN_FIELD_BASE(21, 23, IOCFG_RT_BASE, 0xc0, 0x10, 12, 1),\n\tPIN_FIELD_BASE(24, 24, IOCFG_RT_BASE, 0xc0, 0x10, 18, 1),\n\tPIN_FIELD_BASE(25, 25, IOCFG_RT_BASE, 0xc0, 0x10, 17, 1),\n\tPIN_FIELD_BASE(26, 27, IOCFG_RT_BASE, 0xc0, 0x10, 15, 1),\n\tPIN_FIELD_BASE(28, 29, IOCFG_RT_BASE, 0xc0, 0x10, 19, 1),\n\tPIN_FIELD_BASE(30, 30, IOCFG_RT_BASE, 0xc0, 0x10, 23, 1),\n\tPIN_FIELD_BASE(31, 31, IOCFG_RT_BASE, 0xc0, 0x10, 22, 1),\n\tPIN_FIELD_BASE(32, 32, IOCFG_RT_BASE, 0xc0, 0x10, 21, 1),\n\tPIN_FIELD_BASE(33, 33, IOCFG_LT_BASE, 0x90, 0x10, 4, 1),\n\tPIN_FIELD_BASE(34, 34, IOCFG_LT_BASE, 0x90, 0x10, 8, 1),\n\tPIN_FIELD_BASE(35, 35, IOCFG_LT_BASE, 0x90, 0x10, 7, 1),\n\tPIN_FIELD_BASE(36, 37, IOCFG_LT_BASE, 0x90, 0x10, 5, 1),\n\tPIN_FIELD_BASE(38, 38, IOCFG_LT_BASE, 0x90, 0x10, 9, 1),\n\tPIN_FIELD_BASE(39, 40, IOCFG_RB_BASE, 0xf0, 0x10, 18, 1),\n\tPIN_FIELD_BASE(41, 41, IOCFG_RB_BASE, 0xf0, 0x10, 12, 1),\n\tPIN_FIELD_BASE(42, 43, IOCFG_RB_BASE, 0xf0, 0x10, 22, 1),\n\tPIN_FIELD_BASE(44, 45, IOCFG_RB_BASE, 0xf0, 0x10, 20, 1),\n\tPIN_FIELD_BASE(46, 47, IOCFG_RB_BASE, 0xf0, 0x10, 26, 1),\n\tPIN_FIELD_BASE(48, 49, IOCFG_RB_BASE, 0xf0, 0x10, 24, 1),\n\tPIN_FIELD_BASE(50, 57, IOCFG_RT_BASE, 0xc0, 0x10, 2, 1),\n\tPIN_FIELD_BASE(58, 58, IOCFG_RT_BASE, 0xc0, 0x10, 1, 1),\n\tPIN_FIELD_BASE(59, 59, IOCFG_RT_BASE, 0xc0, 0x10, 0, 1),\n\tPIN_FIELD_BASE(60, 61, IOCFG_RT_BASE, 0xc0, 0x10, 10, 1),\n\tPIN_FIELD_BASE(62, 62, IOCFG_RB_BASE, 0xf0, 0x10, 15, 1),\n\tPIN_FIELD_BASE(63, 63, IOCFG_RB_BASE, 0xf0, 0x10, 14, 1),\n\tPIN_FIELD_BASE(64, 64, IOCFG_RB_BASE, 0xf0, 0x10, 13, 1),\n\tPIN_FIELD_BASE(65, 65, IOCFG_RB_BASE, 0xf0, 0x10, 16, 1),\n\tPIN_FIELD_BASE(66, 68, IOCFG_LB_BASE, 0x90, 0x10, 2, 1),\n\tPIN_FIELD_BASE(69, 69, IOCFG_TR_BASE, 0x80, 0x10, 1, 1),\n\tPIN_FIELD_BASE(70, 70, IOCFG_TR_BASE, 0x80, 0x10, 0, 1),\n\tPIN_FIELD_BASE(71, 71, IOCFG_TR_BASE, 0x80, 0x10, 16, 1),\n\tPIN_FIELD_BASE(72, 73, IOCFG_TR_BASE, 0x80, 0x10, 14, 1),\n\tPIN_FIELD_BASE(74, 74, IOCFG_TR_BASE, 0x80, 0x10, 4, 1),\n\tPIN_FIELD_BASE(75, 77, IOCFG_TR_BASE, 0x80, 0x10, 6, 1),\n\tPIN_FIELD_BASE(78, 79, IOCFG_TR_BASE, 0x80, 0x10, 2, 1),\n\tPIN_FIELD_BASE(80, 84, IOCFG_TR_BASE, 0x80, 0x10, 9, 1),\n\tPIN_FIELD_BASE(85, 85, IOCFG_TR_BASE, 0x80, 0x10, 5, 1),\n\tPIN_FIELD_BASE(86, 86, IOCFG_TL_BASE, 0x70, 0x10, 1, 1),\n\tPIN_FIELD_BASE(87, 87, IOCFG_TL_BASE, 0x70, 0x10, 0, 1),\n\tPIN_FIELD_BASE(88, 88, IOCFG_TL_BASE, 0x70, 0x10, 14, 1),\n\tPIN_FIELD_BASE(89, 90, IOCFG_TL_BASE, 0x70, 0x10, 12, 1),\n\tPIN_FIELD_BASE(91, 94, IOCFG_TL_BASE, 0x70, 0x10, 4, 1),\n\tPIN_FIELD_BASE(95, 96, IOCFG_TL_BASE, 0x70, 0x10, 2, 1),\n\tPIN_FIELD_BASE(97, 100, IOCFG_TL_BASE, 0x70, 0x10, 8, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_pu_range[] = {\n\tPIN_FIELD_BASE(69, 69, IOCFG_TR_BASE, 0x50, 0x10, 1, 1),\n\tPIN_FIELD_BASE(70, 70, IOCFG_TR_BASE, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(71, 71, IOCFG_TR_BASE, 0x50, 0x10, 16, 1),\n\tPIN_FIELD_BASE(72, 73, IOCFG_TR_BASE, 0x50, 0x10, 14, 1),\n\tPIN_FIELD_BASE(74, 74, IOCFG_TR_BASE, 0x50, 0x10, 4, 1),\n\tPIN_FIELD_BASE(75, 77, IOCFG_TR_BASE, 0x50, 0x10, 6, 1),\n\tPIN_FIELD_BASE(78, 79, IOCFG_TR_BASE, 0x50, 0x10, 2, 1),\n\tPIN_FIELD_BASE(80, 84, IOCFG_TR_BASE, 0x50, 0x10, 9, 1),\n\tPIN_FIELD_BASE(85, 85, IOCFG_TR_BASE, 0x50, 0x10, 5, 1),\n\tPIN_FIELD_BASE(86, 86, IOCFG_TL_BASE, 0x50, 0x10, 1, 1),\n\tPIN_FIELD_BASE(87, 87, IOCFG_TL_BASE, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(88, 88, IOCFG_TL_BASE, 0x50, 0x10, 14, 1),\n\tPIN_FIELD_BASE(89, 90, IOCFG_TL_BASE, 0x50, 0x10, 12, 1),\n\tPIN_FIELD_BASE(91, 94, IOCFG_TL_BASE, 0x50, 0x10, 4, 1),\n\tPIN_FIELD_BASE(95, 96, IOCFG_TL_BASE, 0x50, 0x10, 2, 1),\n\tPIN_FIELD_BASE(97, 100, IOCFG_TL_BASE, 0x50, 0x10, 8, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_pd_range[] = {\n\tPIN_FIELD_BASE(69, 69, IOCFG_TR_BASE, 0x40, 0x10, 1, 1),\n\tPIN_FIELD_BASE(70, 70, IOCFG_TR_BASE, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(71, 71, IOCFG_TR_BASE, 0x40, 0x10, 16, 1),\n\tPIN_FIELD_BASE(72, 73, IOCFG_TR_BASE, 0x40, 0x10, 14, 1),\n\tPIN_FIELD_BASE(74, 74, IOCFG_TR_BASE, 0x40, 0x10, 4, 1),\n\tPIN_FIELD_BASE(75, 77, IOCFG_TR_BASE, 0x40, 0x10, 6, 1),\n\tPIN_FIELD_BASE(78, 79, IOCFG_TR_BASE, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(80, 84, IOCFG_TR_BASE, 0x40, 0x10, 9, 1),\n\tPIN_FIELD_BASE(85, 85, IOCFG_TR_BASE, 0x40, 0x10, 5, 1),\n\tPIN_FIELD_BASE(86, 86, IOCFG_TL_BASE, 0x40, 0x10, 1, 1),\n\tPIN_FIELD_BASE(87, 87, IOCFG_TL_BASE, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(88, 88, IOCFG_TL_BASE, 0x40, 0x10, 14, 1),\n\tPIN_FIELD_BASE(89, 90, IOCFG_TL_BASE, 0x40, 0x10, 12, 1),\n\tPIN_FIELD_BASE(91, 94, IOCFG_TL_BASE, 0x40, 0x10, 4, 1),\n\tPIN_FIELD_BASE(95, 96, IOCFG_TL_BASE, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(97, 100, IOCFG_TL_BASE, 0x40, 0x10, 8, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_drv_range[] = {\n\tPIN_FIELD_BASE(0, 0, IOCFG_RB_BASE, 0x10, 0x10, 21, 3),\n\tPIN_FIELD_BASE(1, 2, IOCFG_LT_BASE, 0x10, 0x10, 0, 3),\n\tPIN_FIELD_BASE(3, 4, IOCFG_LB_BASE, 0x00, 0x10, 0, 1),\n\tPIN_FIELD_BASE(5, 5, IOCFG_RB_BASE, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(6, 6, IOCFG_RB_BASE, 0x00, 0x10, 21, 3),\n\tPIN_FIELD_BASE(7, 10, IOCFG_LT_BASE, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(11, 12, IOCFG_RB_BASE, 0x00, 0x10, 24, 3),\n\tPIN_FIELD_BASE(13, 14, IOCFG_RB_BASE, 0x10, 0x10, 0, 3),\n\tPIN_FIELD_BASE(15, 20, IOCFG_RB_BASE, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(21, 23, IOCFG_RT_BASE, 0x10, 0x10, 6, 3),\n\tPIN_FIELD_BASE(24, 24, IOCFG_RT_BASE, 0x10, 0x10, 24, 3),\n\tPIN_FIELD_BASE(25, 25, IOCFG_RT_BASE, 0x10, 0x10, 21, 3),\n\tPIN_FIELD_BASE(26, 27, IOCFG_RT_BASE, 0x10, 0x10, 15, 3),\n\tPIN_FIELD_BASE(28, 28, IOCFG_RT_BASE, 0x10, 0x10, 27, 3),\n\tPIN_FIELD_BASE(29, 29, IOCFG_RT_BASE, 0x20, 0x10, 0, 3),\n\tPIN_FIELD_BASE(30, 30, IOCFG_RT_BASE, 0x20, 0x10, 9, 3),\n\tPIN_FIELD_BASE(31, 31, IOCFG_RT_BASE, 0x20, 0x10, 6, 3),\n\tPIN_FIELD_BASE(32, 32, IOCFG_RT_BASE, 0x20, 0x10, 3, 3),\n\tPIN_FIELD_BASE(33, 33, IOCFG_LT_BASE, 0x00, 0x10, 12, 3),\n\tPIN_FIELD_BASE(34, 34, IOCFG_LT_BASE, 0x00, 0x10, 24, 3),\n\tPIN_FIELD_BASE(35, 35, IOCFG_LT_BASE, 0x00, 0x10, 21, 3),\n\tPIN_FIELD_BASE(36, 37, IOCFG_LT_BASE, 0x00, 0x10, 15, 3),\n\tPIN_FIELD_BASE(38, 38, IOCFG_LT_BASE, 0x00, 0x10, 27, 3),\n\tPIN_FIELD_BASE(39, 39, IOCFG_RB_BASE, 0x10, 0x10, 27, 3),\n\tPIN_FIELD_BASE(40, 40, IOCFG_RB_BASE, 0x20, 0x10, 0, 3),\n\tPIN_FIELD_BASE(41, 41, IOCFG_RB_BASE, 0x10, 0x10, 6, 3),\n\tPIN_FIELD_BASE(42, 43, IOCFG_RB_BASE, 0x20, 0x10, 9, 3),\n\tPIN_FIELD_BASE(44, 45, IOCFG_RB_BASE, 0x20, 0x10, 3, 3),\n\tPIN_FIELD_BASE(46, 47, IOCFG_RB_BASE, 0x20, 0x10, 21, 3),\n\tPIN_FIELD_BASE(48, 49, IOCFG_RB_BASE, 0x20, 0x10, 15, 3),\n\tPIN_FIELD_BASE(50, 57, IOCFG_RT_BASE, 0x00, 0x10, 6, 3),\n\tPIN_FIELD_BASE(58, 58, IOCFG_RT_BASE, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(59, 59, IOCFG_RT_BASE, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(60, 61, IOCFG_RT_BASE, 0x10, 0x10, 0, 3),\n\tPIN_FIELD_BASE(62, 62, IOCFG_RB_BASE, 0x10, 0x10, 15, 3),\n\tPIN_FIELD_BASE(63, 63, IOCFG_RB_BASE, 0x10, 0x10, 12, 3),\n\tPIN_FIELD_BASE(64, 64, IOCFG_RB_BASE, 0x10, 0x10, 9, 3),\n\tPIN_FIELD_BASE(65, 65, IOCFG_RB_BASE, 0x10, 0x10, 18, 3),\n\tPIN_FIELD_BASE(66, 68, IOCFG_LB_BASE, 0x00, 0x10, 2, 3),\n\tPIN_FIELD_BASE(69, 69, IOCFG_TR_BASE, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(70, 70, IOCFG_TR_BASE, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(71, 71, IOCFG_TR_BASE, 0x10, 0x10, 18, 3),\n\tPIN_FIELD_BASE(72, 73, IOCFG_TR_BASE, 0x10, 0x10, 12, 3),\n\tPIN_FIELD_BASE(74, 77, IOCFG_TR_BASE, 0x00, 0x10, 15, 3),\n\tPIN_FIELD_BASE(78, 79, IOCFG_TR_BASE, 0x00, 0x10, 6, 3),\n\tPIN_FIELD_BASE(80, 80, IOCFG_TR_BASE, 0x00, 0x10, 27, 3),\n\tPIN_FIELD_BASE(81, 84, IOCFG_TR_BASE, 0x10, 0x10, 0, 3),\n\tPIN_FIELD_BASE(85, 85, IOCFG_TR_BASE, 0x00, 0x10, 12, 3),\n\tPIN_FIELD_BASE(86, 86, IOCFG_TL_BASE, 0x00, 0x10, 3, 3),\n\tPIN_FIELD_BASE(87, 87, IOCFG_TL_BASE, 0x00, 0x10, 0, 3),\n\tPIN_FIELD_BASE(88, 88, IOCFG_TL_BASE, 0x10, 0x10, 12, 3),\n\tPIN_FIELD_BASE(89, 90, IOCFG_TL_BASE, 0x10, 0x10, 6, 3),\n\tPIN_FIELD_BASE(91, 94, IOCFG_TL_BASE, 0x00, 0x10, 12, 3),\n\tPIN_FIELD_BASE(95, 96, IOCFG_TL_BASE, 0x00, 0x10, 6, 3),\n\tPIN_FIELD_BASE(97, 98, IOCFG_TL_BASE, 0x00, 0x10, 24, 3),\n\tPIN_FIELD_BASE(99, 100, IOCFG_TL_BASE, 0x10, 0x10, 2, 3),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_pupd_range[] = {\n\tPIN_FIELD_BASE(0, 0, IOCFG_RB_BASE, 0x60, 0x10, 17, 1),\n\tPIN_FIELD_BASE(1, 2, IOCFG_LT_BASE, 0x30, 0x10, 10, 1),\n\tPIN_FIELD_BASE(3, 4, IOCFG_LB_BASE, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(5, 6, IOCFG_RB_BASE, 0x60, 0x10, 0, 1),\n\tPIN_FIELD_BASE(7, 10, IOCFG_LT_BASE, 0x30, 0x10, 0, 1),\n\tPIN_FIELD_BASE(11, 14, IOCFG_RB_BASE, 0x60, 0x10, 8, 1),\n\tPIN_FIELD_BASE(15, 20, IOCFG_RB_BASE, 0x60, 0x10, 2, 1),\n\tPIN_FIELD_BASE(21, 23, IOCFG_RT_BASE, 0x40, 0x10, 12, 1),\n\tPIN_FIELD_BASE(24, 24, IOCFG_RT_BASE, 0x40, 0x10, 18, 1),\n\tPIN_FIELD_BASE(25, 25, IOCFG_RT_BASE, 0x40, 0x10, 17, 1),\n\tPIN_FIELD_BASE(26, 27, IOCFG_RT_BASE, 0x40, 0x10, 15, 1),\n\tPIN_FIELD_BASE(28, 29, IOCFG_RT_BASE, 0x40, 0x10, 19, 1),\n\tPIN_FIELD_BASE(30, 30, IOCFG_RT_BASE, 0x40, 0x10, 23, 1),\n\tPIN_FIELD_BASE(31, 31, IOCFG_RT_BASE, 0x40, 0x10, 22, 1),\n\tPIN_FIELD_BASE(32, 32, IOCFG_RT_BASE, 0x40, 0x10, 21, 1),\n\tPIN_FIELD_BASE(33, 33, IOCFG_LT_BASE, 0x30, 0x10, 4, 1),\n\tPIN_FIELD_BASE(34, 34, IOCFG_LT_BASE, 0x30, 0x10, 8, 1),\n\tPIN_FIELD_BASE(35, 35, IOCFG_LT_BASE, 0x30, 0x10, 7, 1),\n\tPIN_FIELD_BASE(36, 37, IOCFG_LT_BASE, 0x30, 0x10, 5, 1),\n\tPIN_FIELD_BASE(38, 38, IOCFG_LT_BASE, 0x30, 0x10, 9, 1),\n\tPIN_FIELD_BASE(39, 40, IOCFG_RB_BASE, 0x60, 0x10, 18, 1),\n\tPIN_FIELD_BASE(41, 41, IOCFG_RB_BASE, 0x60, 0x10, 12, 1),\n\tPIN_FIELD_BASE(42, 43, IOCFG_RB_BASE, 0x60, 0x10, 23, 1),\n\tPIN_FIELD_BASE(44, 45, IOCFG_RB_BASE, 0x60, 0x10, 21, 1),\n\tPIN_FIELD_BASE(46, 47, IOCFG_RB_BASE, 0x60, 0x10, 27, 1),\n\tPIN_FIELD_BASE(48, 49, IOCFG_RB_BASE, 0x60, 0x10, 25, 1),\n\tPIN_FIELD_BASE(50, 57, IOCFG_RT_BASE, 0x40, 0x10, 2, 1),\n\tPIN_FIELD_BASE(58, 58, IOCFG_RT_BASE, 0x40, 0x10, 1, 1),\n\tPIN_FIELD_BASE(59, 59, IOCFG_RT_BASE, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(60, 61, IOCFG_RT_BASE, 0x40, 0x10, 10, 1),\n\tPIN_FIELD_BASE(62, 62, IOCFG_RB_BASE, 0x60, 0x10, 15, 1),\n\tPIN_FIELD_BASE(63, 63, IOCFG_RB_BASE, 0x60, 0x10, 14, 1),\n\tPIN_FIELD_BASE(64, 64, IOCFG_RB_BASE, 0x60, 0x10, 13, 1),\n\tPIN_FIELD_BASE(65, 65, IOCFG_RB_BASE, 0x60, 0x10, 16, 1),\n\tPIN_FIELD_BASE(66, 68, IOCFG_LB_BASE, 0x40, 0x10, 2, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_r0_range[] = {\n\tPIN_FIELD_BASE(0, 0, IOCFG_RB_BASE, 0x70, 0x10, 17, 1),\n\tPIN_FIELD_BASE(1, 2, IOCFG_LT_BASE, 0x40, 0x10, 10, 1),\n\tPIN_FIELD_BASE(3, 4, IOCFG_LB_BASE, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(5, 6, IOCFG_RB_BASE, 0x70, 0x10, 0, 1),\n\tPIN_FIELD_BASE(7, 10, IOCFG_LT_BASE, 0x40, 0x10, 0, 1),\n\tPIN_FIELD_BASE(11, 14, IOCFG_RB_BASE, 0x70, 0x10, 8, 1),\n\tPIN_FIELD_BASE(15, 20, IOCFG_RB_BASE, 0x70, 0x10, 2, 1),\n\tPIN_FIELD_BASE(21, 23, IOCFG_RT_BASE, 0x50, 0x10, 12, 1),\n\tPIN_FIELD_BASE(24, 24, IOCFG_RT_BASE, 0x50, 0x10, 18, 1),\n\tPIN_FIELD_BASE(25, 25, IOCFG_RT_BASE, 0x50, 0x10, 17, 1),\n\tPIN_FIELD_BASE(26, 27, IOCFG_RT_BASE, 0x50, 0x10, 15, 1),\n\tPIN_FIELD_BASE(28, 29, IOCFG_RT_BASE, 0x50, 0x10, 19, 1),\n\tPIN_FIELD_BASE(30, 30, IOCFG_RT_BASE, 0x50, 0x10, 23, 1),\n\tPIN_FIELD_BASE(31, 31, IOCFG_RT_BASE, 0x50, 0x10, 22, 1),\n\tPIN_FIELD_BASE(32, 32, IOCFG_RT_BASE, 0x50, 0x10, 21, 1),\n\tPIN_FIELD_BASE(33, 33, IOCFG_LT_BASE, 0x40, 0x10, 4, 1),\n\tPIN_FIELD_BASE(34, 34, IOCFG_LT_BASE, 0x40, 0x10, 8, 1),\n\tPIN_FIELD_BASE(35, 35, IOCFG_LT_BASE, 0x40, 0x10, 7, 1),\n\tPIN_FIELD_BASE(36, 37, IOCFG_LT_BASE, 0x40, 0x10, 5, 1),\n\tPIN_FIELD_BASE(38, 38, IOCFG_LT_BASE, 0x40, 0x10, 9, 1),\n\tPIN_FIELD_BASE(39, 40, IOCFG_RB_BASE, 0x70, 0x10, 18, 1),\n\tPIN_FIELD_BASE(41, 41, IOCFG_RB_BASE, 0x70, 0x10, 12, 1),\n\tPIN_FIELD_BASE(42, 43, IOCFG_RB_BASE, 0x70, 0x10, 23, 1),\n\tPIN_FIELD_BASE(44, 45, IOCFG_RB_BASE, 0x70, 0x10, 21, 1),\n\tPIN_FIELD_BASE(46, 47, IOCFG_RB_BASE, 0x70, 0x10, 27, 1),\n\tPIN_FIELD_BASE(48, 49, IOCFG_RB_BASE, 0x70, 0x10, 25, 1),\n\tPIN_FIELD_BASE(50, 57, IOCFG_RT_BASE, 0x50, 0x10, 2, 1),\n\tPIN_FIELD_BASE(58, 58, IOCFG_RT_BASE, 0x50, 0x10, 1, 1),\n\tPIN_FIELD_BASE(59, 59, IOCFG_RT_BASE, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(60, 61, IOCFG_RT_BASE, 0x50, 0x10, 10, 1),\n\tPIN_FIELD_BASE(62, 62, IOCFG_RB_BASE, 0x70, 0x10, 15, 1),\n\tPIN_FIELD_BASE(63, 63, IOCFG_RB_BASE, 0x70, 0x10, 14, 1),\n\tPIN_FIELD_BASE(64, 64, IOCFG_RB_BASE, 0x70, 0x10, 13, 1),\n\tPIN_FIELD_BASE(65, 65, IOCFG_RB_BASE, 0x70, 0x10, 16, 1),\n\tPIN_FIELD_BASE(66, 68, IOCFG_LB_BASE, 0x50, 0x10, 2, 1),\n};\n\nstatic const struct mtk_pin_field_calc mt7986_pin_r1_range[] = {\n\tPIN_FIELD_BASE(0, 0, IOCFG_RB_BASE, 0x80, 0x10, 17, 1),\n\tPIN_FIELD_BASE(1, 2, IOCFG_LT_BASE, 0x50, 0x10, 10, 1),\n\tPIN_FIELD_BASE(3, 4, IOCFG_LB_BASE, 0x60, 0x10, 0, 1),\n\tPIN_FIELD_BASE(5, 6, IOCFG_RB_BASE, 0x80, 0x10, 0, 1),\n\tPIN_FIELD_BASE(7, 10, IOCFG_LT_BASE, 0x50, 0x10, 0, 1),\n\tPIN_FIELD_BASE(11, 14, IOCFG_RB_BASE, 0x80, 0x10, 8, 1),\n\tPIN_FIELD_BASE(15, 20, IOCFG_RB_BASE, 0x80, 0x10, 2, 1),\n\tPIN_FIELD_BASE(21, 23, IOCFG_RT_BASE, 0x60, 0x10, 12, 1),\n\tPIN_FIELD_BASE(24, 24, IOCFG_RT_BASE, 0x60, 0x10, 18, 1),\n\tPIN_FIELD_BASE(25, 25, IOCFG_RT_BASE, 0x60, 0x10, 17, 1),\n\tPIN_FIELD_BASE(26, 27, IOCFG_RT_BASE, 0x60, 0x10, 15, 1),\n\tPIN_FIELD_BASE(28, 29, IOCFG_RT_BASE, 0x60, 0x10, 19, 1),\n\tPIN_FIELD_BASE(30, 30, IOCFG_RT_BASE, 0x60, 0x10, 23, 1),\n\tPIN_FIELD_BASE(31, 31, IOCFG_RT_BASE, 0x60, 0x10, 22, 1),\n\tPIN_FIELD_BASE(32, 32, IOCFG_RT_BASE, 0x60, 0x10, 21, 1),\n\tPIN_FIELD_BASE(33, 33, IOCFG_LT_BASE, 0x50, 0x10, 4, 1),\n\tPIN_FIELD_BASE(34, 34, IOCFG_LT_BASE, 0x50, 0x10, 8, 1),\n\tPIN_FIELD_BASE(35, 35, IOCFG_LT_BASE, 0x50, 0x10, 7, 1),\n\tPIN_FIELD_BASE(36, 37, IOCFG_LT_BASE, 0x50, 0x10, 5, 1),\n\tPIN_FIELD_BASE(38, 38, IOCFG_LT_BASE, 0x50, 0x10, 9, 1),\n\tPIN_FIELD_BASE(39, 40, IOCFG_RB_BASE, 0x80, 0x10, 18, 1),\n\tPIN_FIELD_BASE(41, 41, IOCFG_RB_BASE, 0x80, 0x10, 12, 1),\n\tPIN_FIELD_BASE(42, 43, IOCFG_RB_BASE, 0x80, 0x10, 23, 1),\n\tPIN_FIELD_BASE(44, 45, IOCFG_RB_BASE, 0x80, 0x10, 21, 1),\n\tPIN_FIELD_BASE(46, 47, IOCFG_RB_BASE, 0x80, 0x10, 27, 1),\n\tPIN_FIELD_BASE(48, 49, IOCFG_RB_BASE, 0x80, 0x10, 25, 1),\n\tPIN_FIELD_BASE(50, 57, IOCFG_RT_BASE, 0x60, 0x10, 2, 1),\n\tPIN_FIELD_BASE(58, 58, IOCFG_RT_BASE, 0x60, 0x10, 1, 1),\n\tPIN_FIELD_BASE(59, 59, IOCFG_RT_BASE, 0x60, 0x10, 0, 1),\n\tPIN_FIELD_BASE(60, 61, IOCFG_RT_BASE, 0x60, 0x10, 10, 1),\n\tPIN_FIELD_BASE(62, 62, IOCFG_RB_BASE, 0x80, 0x10, 15, 1),\n\tPIN_FIELD_BASE(63, 63, IOCFG_RB_BASE, 0x80, 0x10, 14, 1),\n\tPIN_FIELD_BASE(64, 64, IOCFG_RB_BASE, 0x80, 0x10, 13, 1),\n\tPIN_FIELD_BASE(65, 65, IOCFG_RB_BASE, 0x80, 0x10, 16, 1),\n\tPIN_FIELD_BASE(66, 68, IOCFG_LB_BASE, 0x60, 0x10, 2, 1),\n};\n\nstatic const unsigned int mt7986_pull_type[] = {\n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PUPD_R1R0_TYPE, \n\tMTK_PULL_PUPD_R1R0_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE,  MTK_PULL_PU_PD_TYPE, \n\tMTK_PULL_PU_PD_TYPE, \n};\n\nstatic const struct mtk_pin_reg_calc mt7986_reg_cals[] = {\n\t[PINCTRL_PIN_REG_MODE] = MTK_RANGE(mt7986_pin_mode_range),\n\t[PINCTRL_PIN_REG_DIR] = MTK_RANGE(mt7986_pin_dir_range),\n\t[PINCTRL_PIN_REG_DI] = MTK_RANGE(mt7986_pin_di_range),\n\t[PINCTRL_PIN_REG_DO] = MTK_RANGE(mt7986_pin_do_range),\n\t[PINCTRL_PIN_REG_SMT] = MTK_RANGE(mt7986_pin_smt_range),\n\t[PINCTRL_PIN_REG_IES] = MTK_RANGE(mt7986_pin_ies_range),\n\t[PINCTRL_PIN_REG_DRV] = MTK_RANGE(mt7986_pin_drv_range),\n\t[PINCTRL_PIN_REG_PU] = MTK_RANGE(mt7986_pin_pu_range),\n\t[PINCTRL_PIN_REG_PD] = MTK_RANGE(mt7986_pin_pd_range),\n\t[PINCTRL_PIN_REG_PUPD] = MTK_RANGE(mt7986_pin_pupd_range),\n\t[PINCTRL_PIN_REG_R0] = MTK_RANGE(mt7986_pin_r0_range),\n\t[PINCTRL_PIN_REG_R1] = MTK_RANGE(mt7986_pin_r1_range),\n};\n\nstatic const struct mtk_pin_desc mt7986a_pins[] = {\n\tMT7986_PIN(0, \"SYS_WATCHDOG\"),\n\tMT7986_PIN(1, \"WF2G_LED\"),\n\tMT7986_PIN(2, \"WF5G_LED\"),\n\tMT7986_PIN(3, \"I2C_SCL\"),\n\tMT7986_PIN(4, \"I2C_SDA\"),\n\tMT7986_PIN(5, \"GPIO_0\"),\n\tMT7986_PIN(6, \"GPIO_1\"),\n\tMT7986_PIN(7, \"GPIO_2\"),\n\tMT7986_PIN(8, \"GPIO_3\"),\n\tMT7986_PIN(9, \"GPIO_4\"),\n\tMT7986_PIN(10, \"GPIO_5\"),\n\tMT7986_PIN(11, \"GPIO_6\"),\n\tMT7986_PIN(12, \"GPIO_7\"),\n\tMT7986_PIN(13, \"GPIO_8\"),\n\tMT7986_PIN(14, \"GPIO_9\"),\n\tMT7986_PIN(15, \"GPIO_10\"),\n\tMT7986_PIN(16, \"GPIO_11\"),\n\tMT7986_PIN(17, \"GPIO_12\"),\n\tMT7986_PIN(18, \"GPIO_13\"),\n\tMT7986_PIN(19, \"GPIO_14\"),\n\tMT7986_PIN(20, \"GPIO_15\"),\n\tMT7986_PIN(21, \"PWM0\"),\n\tMT7986_PIN(22, \"PWM1\"),\n\tMT7986_PIN(23, \"SPI0_CLK\"),\n\tMT7986_PIN(24, \"SPI0_MOSI\"),\n\tMT7986_PIN(25, \"SPI0_MISO\"),\n\tMT7986_PIN(26, \"SPI0_CS\"),\n\tMT7986_PIN(27, \"SPI0_HOLD\"),\n\tMT7986_PIN(28, \"SPI0_WP\"),\n\tMT7986_PIN(29, \"SPI1_CLK\"),\n\tMT7986_PIN(30, \"SPI1_MOSI\"),\n\tMT7986_PIN(31, \"SPI1_MISO\"),\n\tMT7986_PIN(32, \"SPI1_CS\"),\n\tMT7986_PIN(33, \"SPI2_CLK\"),\n\tMT7986_PIN(34, \"SPI2_MOSI\"),\n\tMT7986_PIN(35, \"SPI2_MISO\"),\n\tMT7986_PIN(36, \"SPI2_CS\"),\n\tMT7986_PIN(37, \"SPI2_HOLD\"),\n\tMT7986_PIN(38, \"SPI2_WP\"),\n\tMT7986_PIN(39, \"UART0_RXD\"),\n\tMT7986_PIN(40, \"UART0_TXD\"),\n\tMT7986_PIN(41, \"PCIE_PERESET_N\"),\n\tMT7986_PIN(42, \"UART1_RXD\"),\n\tMT7986_PIN(43, \"UART1_TXD\"),\n\tMT7986_PIN(44, \"UART1_CTS\"),\n\tMT7986_PIN(45, \"UART1_RTS\"),\n\tMT7986_PIN(46, \"UART2_RXD\"),\n\tMT7986_PIN(47, \"UART2_TXD\"),\n\tMT7986_PIN(48, \"UART2_CTS\"),\n\tMT7986_PIN(49, \"UART2_RTS\"),\n\tMT7986_PIN(50, \"EMMC_DATA_0\"),\n\tMT7986_PIN(51, \"EMMC_DATA_1\"),\n\tMT7986_PIN(52, \"EMMC_DATA_2\"),\n\tMT7986_PIN(53, \"EMMC_DATA_3\"),\n\tMT7986_PIN(54, \"EMMC_DATA_4\"),\n\tMT7986_PIN(55, \"EMMC_DATA_5\"),\n\tMT7986_PIN(56, \"EMMC_DATA_6\"),\n\tMT7986_PIN(57, \"EMMC_DATA_7\"),\n\tMT7986_PIN(58, \"EMMC_CMD\"),\n\tMT7986_PIN(59, \"EMMC_CK\"),\n\tMT7986_PIN(60, \"EMMC_DSL\"),\n\tMT7986_PIN(61, \"EMMC_RSTB\"),\n\tMT7986_PIN(62, \"PCM_DTX\"),\n\tMT7986_PIN(63, \"PCM_DRX\"),\n\tMT7986_PIN(64, \"PCM_CLK\"),\n\tMT7986_PIN(65, \"PCM_FS\"),\n\tMT7986_PIN(66, \"MT7531_INT\"),\n\tMT7986_PIN(67, \"SMI_MDC\"),\n\tMT7986_PIN(68, \"SMI_MDIO\"),\n\tMT7986_PIN(69, \"WF0_DIG_RESETB\"),\n\tMT7986_PIN(70, \"WF0_CBA_RESETB\"),\n\tMT7986_PIN(71, \"WF0_XO_REQ\"),\n\tMT7986_PIN(72, \"WF0_TOP_CLK\"),\n\tMT7986_PIN(73, \"WF0_TOP_DATA\"),\n\tMT7986_PIN(74, \"WF0_HB1\"),\n\tMT7986_PIN(75, \"WF0_HB2\"),\n\tMT7986_PIN(76, \"WF0_HB3\"),\n\tMT7986_PIN(77, \"WF0_HB4\"),\n\tMT7986_PIN(78, \"WF0_HB0\"),\n\tMT7986_PIN(79, \"WF0_HB0_B\"),\n\tMT7986_PIN(80, \"WF0_HB5\"),\n\tMT7986_PIN(81, \"WF0_HB6\"),\n\tMT7986_PIN(82, \"WF0_HB7\"),\n\tMT7986_PIN(83, \"WF0_HB8\"),\n\tMT7986_PIN(84, \"WF0_HB9\"),\n\tMT7986_PIN(85, \"WF0_HB10\"),\n\tMT7986_PIN(86, \"WF1_DIG_RESETB\"),\n\tMT7986_PIN(87, \"WF1_CBA_RESETB\"),\n\tMT7986_PIN(88, \"WF1_XO_REQ\"),\n\tMT7986_PIN(89, \"WF1_TOP_CLK\"),\n\tMT7986_PIN(90, \"WF1_TOP_DATA\"),\n\tMT7986_PIN(91, \"WF1_HB1\"),\n\tMT7986_PIN(92, \"WF1_HB2\"),\n\tMT7986_PIN(93, \"WF1_HB3\"),\n\tMT7986_PIN(94, \"WF1_HB4\"),\n\tMT7986_PIN(95, \"WF1_HB0\"),\n\tMT7986_PIN(96, \"WF1_HB0_B\"),\n\tMT7986_PIN(97, \"WF1_HB5\"),\n\tMT7986_PIN(98, \"WF1_HB6\"),\n\tMT7986_PIN(99, \"WF1_HB7\"),\n\tMT7986_PIN(100, \"WF1_HB8\"),\n};\n\nstatic const struct mtk_pin_desc mt7986b_pins[] = {\n\tMT7986_PIN(0, \"SYS_WATCHDOG\"),\n\tMT7986_PIN(1, \"WF2G_LED\"),\n\tMT7986_PIN(2, \"WF5G_LED\"),\n\tMT7986_PIN(3, \"I2C_SCL\"),\n\tMT7986_PIN(4, \"I2C_SDA\"),\n\tMT7986_PIN(5, \"GPIO_0\"),\n\tMT7986_PIN(6, \"GPIO_1\"),\n\tMT7986_PIN(7, \"GPIO_2\"),\n\tMT7986_PIN(8, \"GPIO_3\"),\n\tMT7986_PIN(9, \"GPIO_4\"),\n\tMT7986_PIN(10, \"GPIO_5\"),\n\tMT7986_PIN(11, \"GPIO_6\"),\n\tMT7986_PIN(12, \"GPIO_7\"),\n\tMT7986_PIN(13, \"GPIO_8\"),\n\tMT7986_PIN(14, \"GPIO_9\"),\n\tMT7986_PIN(15, \"GPIO_10\"),\n\tMT7986_PIN(16, \"GPIO_11\"),\n\tMT7986_PIN(17, \"GPIO_12\"),\n\tMT7986_PIN(18, \"GPIO_13\"),\n\tMT7986_PIN(19, \"GPIO_14\"),\n\tMT7986_PIN(20, \"GPIO_15\"),\n\tMT7986_PIN(21, \"PWM0\"),\n\tMT7986_PIN(22, \"PWM1\"),\n\tMT7986_PIN(23, \"SPI0_CLK\"),\n\tMT7986_PIN(24, \"SPI0_MOSI\"),\n\tMT7986_PIN(25, \"SPI0_MISO\"),\n\tMT7986_PIN(26, \"SPI0_CS\"),\n\tMT7986_PIN(27, \"SPI0_HOLD\"),\n\tMT7986_PIN(28, \"SPI0_WP\"),\n\tMT7986_PIN(29, \"SPI1_CLK\"),\n\tMT7986_PIN(30, \"SPI1_MOSI\"),\n\tMT7986_PIN(31, \"SPI1_MISO\"),\n\tMT7986_PIN(32, \"SPI1_CS\"),\n\tMT7986_PIN(33, \"SPI2_CLK\"),\n\tMT7986_PIN(34, \"SPI2_MOSI\"),\n\tMT7986_PIN(35, \"SPI2_MISO\"),\n\tMT7986_PIN(36, \"SPI2_CS\"),\n\tMT7986_PIN(37, \"SPI2_HOLD\"),\n\tMT7986_PIN(38, \"SPI2_WP\"),\n\tMT7986_PIN(39, \"UART0_RXD\"),\n\tMT7986_PIN(40, \"UART0_TXD\"),\n\tMT7986_NOT_BALLOUT_PIN(41),\n\tMT7986_NOT_BALLOUT_PIN(42),\n\tMT7986_NOT_BALLOUT_PIN(43),\n\tMT7986_NOT_BALLOUT_PIN(44),\n\tMT7986_NOT_BALLOUT_PIN(45),\n\tMT7986_NOT_BALLOUT_PIN(46),\n\tMT7986_NOT_BALLOUT_PIN(47),\n\tMT7986_NOT_BALLOUT_PIN(48),\n\tMT7986_NOT_BALLOUT_PIN(49),\n\tMT7986_NOT_BALLOUT_PIN(50),\n\tMT7986_NOT_BALLOUT_PIN(51),\n\tMT7986_NOT_BALLOUT_PIN(52),\n\tMT7986_NOT_BALLOUT_PIN(53),\n\tMT7986_NOT_BALLOUT_PIN(54),\n\tMT7986_NOT_BALLOUT_PIN(55),\n\tMT7986_NOT_BALLOUT_PIN(56),\n\tMT7986_NOT_BALLOUT_PIN(57),\n\tMT7986_NOT_BALLOUT_PIN(58),\n\tMT7986_NOT_BALLOUT_PIN(59),\n\tMT7986_NOT_BALLOUT_PIN(60),\n\tMT7986_NOT_BALLOUT_PIN(61),\n\tMT7986_NOT_BALLOUT_PIN(62),\n\tMT7986_NOT_BALLOUT_PIN(63),\n\tMT7986_NOT_BALLOUT_PIN(64),\n\tMT7986_NOT_BALLOUT_PIN(65),\n\tMT7986_PIN(66, \"MT7531_INT\"),\n\tMT7986_PIN(67, \"SMI_MDC\"),\n\tMT7986_PIN(68, \"SMI_MDIO\"),\n\tMT7986_PIN(69, \"WF0_DIG_RESETB\"),\n\tMT7986_PIN(70, \"WF0_CBA_RESETB\"),\n\tMT7986_PIN(71, \"WF0_XO_REQ\"),\n\tMT7986_PIN(72, \"WF0_TOP_CLK\"),\n\tMT7986_PIN(73, \"WF0_TOP_DATA\"),\n\tMT7986_PIN(74, \"WF0_HB1\"),\n\tMT7986_PIN(75, \"WF0_HB2\"),\n\tMT7986_PIN(76, \"WF0_HB3\"),\n\tMT7986_PIN(77, \"WF0_HB4\"),\n\tMT7986_PIN(78, \"WF0_HB0\"),\n\tMT7986_PIN(79, \"WF0_HB0_B\"),\n\tMT7986_PIN(80, \"WF0_HB5\"),\n\tMT7986_PIN(81, \"WF0_HB6\"),\n\tMT7986_PIN(82, \"WF0_HB7\"),\n\tMT7986_PIN(83, \"WF0_HB8\"),\n\tMT7986_PIN(84, \"WF0_HB9\"),\n\tMT7986_PIN(85, \"WF0_HB10\"),\n\tMT7986_PIN(86, \"WF1_DIG_RESETB\"),\n\tMT7986_PIN(87, \"WF1_CBA_RESETB\"),\n\tMT7986_PIN(88, \"WF1_XO_REQ\"),\n\tMT7986_PIN(89, \"WF1_TOP_CLK\"),\n\tMT7986_PIN(90, \"WF1_TOP_DATA\"),\n\tMT7986_PIN(91, \"WF1_HB1\"),\n\tMT7986_PIN(92, \"WF1_HB2\"),\n\tMT7986_PIN(93, \"WF1_HB3\"),\n\tMT7986_PIN(94, \"WF1_HB4\"),\n\tMT7986_PIN(95, \"WF1_HB0\"),\n\tMT7986_PIN(96, \"WF1_HB0_B\"),\n\tMT7986_PIN(97, \"WF1_HB5\"),\n\tMT7986_PIN(98, \"WF1_HB6\"),\n\tMT7986_PIN(99, \"WF1_HB7\"),\n\tMT7986_PIN(100, \"WF1_HB8\"),\n};\n\n \n\nstatic int mt7986_watchdog_pins[] = { 0, };\nstatic int mt7986_watchdog_funcs[] = { 1, };\n\nstatic int mt7986_wifi_led_pins[] = { 1, 2, };\nstatic int mt7986_wifi_led_funcs[] = { 1, 1, };\n\nstatic int mt7986_i2c_pins[] = { 3, 4, };\nstatic int mt7986_i2c_funcs[] = { 1, 1, };\n\nstatic int mt7986_uart1_0_pins[] = { 7, 8, 9, 10, };\nstatic int mt7986_uart1_0_funcs[] = { 3, 3, 3, 3, };\n\nstatic int mt7986_spi1_0_pins[] = { 11, 12, 13, 14, };\nstatic int mt7986_spi1_0_funcs[] = { 3, 3, 3, 3, };\n\nstatic int mt7986_pwm1_1_pins[] = { 20, };\nstatic int mt7986_pwm1_1_funcs[] = { 2, };\n\nstatic int mt7986_pwm0_pins[] = { 21, };\nstatic int mt7986_pwm0_funcs[] = { 1, };\n\nstatic int mt7986_pwm1_0_pins[] = { 22, };\nstatic int mt7986_pwm1_0_funcs[] = { 1, };\n\nstatic int mt7986_emmc_45_pins[] = {\n\t22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, };\nstatic int mt7986_emmc_45_funcs[] = { 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, };\n\nstatic int mt7986_snfi_pins[] = { 23, 24, 25, 26, 27, 28, };\nstatic int mt7986_snfi_funcs[] = { 1, 1, 1, 1, 1, 1, };\n\nstatic int mt7986_spi1_1_pins[] = { 23, 24, 25, 26, };\nstatic int mt7986_spi1_1_funcs[] = { 3, 3, 3, 3, };\n\nstatic int mt7986_uart1_1_pins[] = { 23, 24, 25, 26, };\nstatic int mt7986_uart1_1_funcs[] = { 4, 4, 4, 4, };\n\nstatic int mt7986_spi1_2_pins[] = { 29, 30, 31, 32, };\nstatic int mt7986_spi1_2_funcs[] = { 1, 1, 1, 1, };\n\nstatic int mt7986_uart1_2_rx_tx_pins[] = { 29, 30, };\nstatic int mt7986_uart1_2_rx_tx_funcs[] = { 3, 3, };\n\nstatic int mt7986_uart1_2_cts_rts_pins[] = { 31, 32, };\nstatic int mt7986_uart1_2_cts_rts_funcs[] = { 3, 3, };\n\nstatic int mt7986_uart2_0_rx_tx_pins[] = { 29, 30, };\nstatic int mt7986_uart2_0_rx_tx_funcs[] = { 4, 4, };\n\nstatic int mt7986_uart2_0_cts_rts_pins[] = { 31, 32, };\nstatic int mt7986_uart2_0_cts_rts_funcs[] = { 4, 4, };\n\nstatic int mt7986_spi0_pins[] = { 33, 34, 35, 36, };\nstatic int mt7986_spi0_funcs[] = { 1, 1, 1, 1, };\n\nstatic int mt7986_spi0_wp_hold_pins[] = { 37, 38, };\nstatic int mt7986_spi0_wp_hold_funcs[] = { 1, 1, };\n\nstatic int mt7986_uart2_1_pins[] = { 33, 34, 35, 36, };\nstatic int mt7986_uart2_1_funcs[] = { 3, 3, 3, 3, };\n\nstatic int mt7986_uart1_3_rx_tx_pins[] = { 35, 36, };\nstatic int mt7986_uart1_3_rx_tx_funcs[] = { 2, 2, };\n\nstatic int mt7986_uart1_3_cts_rts_pins[] = { 37, 38, };\nstatic int mt7986_uart1_3_cts_rts_funcs[] = { 2, 2, };\n\nstatic int mt7986_spi1_3_pins[] = { 33, 34, 35, 36, };\nstatic int mt7986_spi1_3_funcs[] = { 4, 4, 4, 4, };\n\nstatic int mt7986_uart0_pins[] = { 39, 40, };\nstatic int mt7986_uart0_funcs[] = { 1, 1, };\n\nstatic int mt7986_pcie_reset_pins[] = { 41, };\nstatic int mt7986_pcie_reset_funcs[] = { 1, };\n\nstatic int mt7986_uart1_pins[] = { 42, 43, 44, 45, };\nstatic int mt7986_uart1_funcs[] = { 1, 1, 1, 1, };\n\nstatic int mt7986_uart1_rx_tx_pins[] = { 42, 43, };\nstatic int mt7986_uart1_rx_tx_funcs[] = { 1, 1, };\n\nstatic int mt7986_uart1_cts_rts_pins[] = { 44, 45, };\nstatic int mt7986_uart1_cts_rts_funcs[] = { 1, 1, };\n\nstatic int mt7986_uart2_pins[] = { 46, 47, 48, 49, };\nstatic int mt7986_uart2_funcs[] = { 1, 1, 1, 1, };\n\nstatic int mt7986_emmc_51_pins[] = {\n\t50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, };\nstatic int mt7986_emmc_51_funcs[] = { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, };\n\nstatic int mt7986_pcm_pins[] = { 62, 63, 64, 65, };\nstatic int mt7986_pcm_funcs[] = { 1, 1, 1, 1, };\n\nstatic int mt7986_i2s_pins[] = { 62, 63, 64, 65, };\nstatic int mt7986_i2s_funcs[] = { 1, 1, 1, 1, };\n\nstatic int mt7986_switch_int_pins[] = { 66, };\nstatic int mt7986_switch_int_funcs[] = { 1, };\n\nstatic int mt7986_mdc_mdio_pins[] = { 67, 68, };\nstatic int mt7986_mdc_mdio_funcs[] = { 1, 1, };\n\nstatic int mt7986_wf_2g_pins[] = {74, 75, 76, 77, 78, 79, 80, 81, 82, 83, };\nstatic int mt7986_wf_2g_funcs[] = {1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, };\n\nstatic int mt7986_wf_5g_pins[] = {91, 92, 93, 94, 95, 96, 97, 98, 99, 100, };\nstatic int mt7986_wf_5g_funcs[] = {1, 1, 1, 1, 1, 1, 1, 1, 1, 1, };\n\nstatic int mt7986_wf_dbdc_pins[] = {\n\t74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, };\nstatic int mt7986_wf_dbdc_funcs[] = {\n\t2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, };\n\nstatic int mt7986_pcie_clk_pins[] = { 9, };\nstatic int mt7986_pcie_clk_funcs[] = { 1, };\n\nstatic int mt7986_pcie_wake_pins[] = { 10, };\nstatic int mt7986_pcie_wake_funcs[] = { 1, };\n\nstatic const struct group_desc mt7986_groups[] = {\n\tPINCTRL_PIN_GROUP(\"watchdog\", mt7986_watchdog),\n\tPINCTRL_PIN_GROUP(\"wifi_led\", mt7986_wifi_led),\n\tPINCTRL_PIN_GROUP(\"i2c\", mt7986_i2c),\n\tPINCTRL_PIN_GROUP(\"uart1_0\", mt7986_uart1_0),\n\tPINCTRL_PIN_GROUP(\"uart1_rx_tx\", mt7986_uart1_rx_tx),\n\tPINCTRL_PIN_GROUP(\"uart1_cts_rts\", mt7986_uart1_cts_rts),\n\tPINCTRL_PIN_GROUP(\"pcie_clk\", mt7986_pcie_clk),\n\tPINCTRL_PIN_GROUP(\"pcie_wake\", mt7986_pcie_wake),\n\tPINCTRL_PIN_GROUP(\"spi1_0\", mt7986_spi1_0),\n\tPINCTRL_PIN_GROUP(\"pwm1_1\", mt7986_pwm1_1),\n\tPINCTRL_PIN_GROUP(\"pwm0\", mt7986_pwm0),\n\tPINCTRL_PIN_GROUP(\"pwm1_0\", mt7986_pwm1_0),\n\tPINCTRL_PIN_GROUP(\"emmc_45\", mt7986_emmc_45),\n\tPINCTRL_PIN_GROUP(\"snfi\", mt7986_snfi),\n\tPINCTRL_PIN_GROUP(\"spi1_1\", mt7986_spi1_1),\n\tPINCTRL_PIN_GROUP(\"uart1_1\", mt7986_uart1_1),\n\tPINCTRL_PIN_GROUP(\"spi1_2\", mt7986_spi1_2),\n\tPINCTRL_PIN_GROUP(\"uart1_2_rx_tx\", mt7986_uart1_2_rx_tx),\n\tPINCTRL_PIN_GROUP(\"uart1_2_cts_rts\", mt7986_uart1_2_cts_rts),\n\tPINCTRL_PIN_GROUP(\"uart2_0_rx_tx\", mt7986_uart2_0_rx_tx),\n\tPINCTRL_PIN_GROUP(\"uart2_0_cts_rts\", mt7986_uart2_0_cts_rts),\n\tPINCTRL_PIN_GROUP(\"spi0\", mt7986_spi0),\n\tPINCTRL_PIN_GROUP(\"spi0_wp_hold\", mt7986_spi0_wp_hold),\n\tPINCTRL_PIN_GROUP(\"uart2_1\", mt7986_uart2_1),\n\tPINCTRL_PIN_GROUP(\"uart1_3_rx_tx\", mt7986_uart1_3_rx_tx),\n\tPINCTRL_PIN_GROUP(\"uart1_3_cts_rts\", mt7986_uart1_3_cts_rts),\n\tPINCTRL_PIN_GROUP(\"spi1_3\", mt7986_spi1_3),\n\tPINCTRL_PIN_GROUP(\"uart0\", mt7986_uart0),\n\tPINCTRL_PIN_GROUP(\"switch_int\", mt7986_switch_int),\n\tPINCTRL_PIN_GROUP(\"mdc_mdio\", mt7986_mdc_mdio),\n\tPINCTRL_PIN_GROUP(\"pcie_pereset\", mt7986_pcie_reset),\n\tPINCTRL_PIN_GROUP(\"uart1\", mt7986_uart1),\n\tPINCTRL_PIN_GROUP(\"uart2\", mt7986_uart2),\n\tPINCTRL_PIN_GROUP(\"emmc_51\", mt7986_emmc_51),\n\tPINCTRL_PIN_GROUP(\"pcm\", mt7986_pcm),\n\tPINCTRL_PIN_GROUP(\"i2s\", mt7986_i2s),\n\tPINCTRL_PIN_GROUP(\"wf_2g\", mt7986_wf_2g),\n\tPINCTRL_PIN_GROUP(\"wf_5g\", mt7986_wf_5g),\n\tPINCTRL_PIN_GROUP(\"wf_dbdc\", mt7986_wf_dbdc),\n};\n\n \n\nstatic const char *mt7986_audio_groups[] = { \"pcm\", \"i2s\" };\nstatic const char *mt7986_emmc_groups[] = {\n\t\"emmc_45\", \"emmc_51\", };\nstatic const char *mt7986_ethernet_groups[] = {\n\t\"switch_int\", \"mdc_mdio\", };\nstatic const char *mt7986_i2c_groups[] = { \"i2c\", };\nstatic const char *mt7986_led_groups[] = { \"wifi_led\", };\nstatic const char *mt7986_flash_groups[] = { \"snfi\", };\nstatic const char *mt7986_pcie_groups[] = {\n\t\"pcie_clk\", \"pcie_wake\", \"pcie_pereset\" };\nstatic const char *mt7986_pwm_groups[] = { \"pwm0\", \"pwm1_0\", \"pwm1_1\", };\nstatic const char *mt7986_spi_groups[] = {\n\t\"spi0\", \"spi0_wp_hold\", \"spi1_0\", \"spi1_1\", \"spi1_2\", \"spi1_3\", };\nstatic const char *mt7986_uart_groups[] = {\n\t\"uart1_0\", \"uart1_1\", \"uart1_rx_tx\", \"uart1_cts_rts\",\n\t\"uart1_2_rx_tx\", \"uart1_2_cts_rts\",\n\t\"uart1_3_rx_tx\", \"uart1_3_cts_rts\", \"uart2_0_rx_tx\", \"uart2_0_cts_rts\",\n\t\"uart2_0\", \"uart2_1\", \"uart0\", \"uart1\", \"uart2\",\n};\nstatic const char *mt7986_wdt_groups[] = { \"watchdog\", };\nstatic const char *mt7986_wf_groups[] = { \"wf_2g\", \"wf_5g\", \"wf_dbdc\", };\n\nstatic const struct function_desc mt7986_functions[] = {\n\t{\"audio\", mt7986_audio_groups, ARRAY_SIZE(mt7986_audio_groups)},\n\t{\"emmc\", mt7986_emmc_groups, ARRAY_SIZE(mt7986_emmc_groups)},\n\t{\"eth\", mt7986_ethernet_groups, ARRAY_SIZE(mt7986_ethernet_groups)},\n\t{\"i2c\", mt7986_i2c_groups, ARRAY_SIZE(mt7986_i2c_groups)},\n\t{\"led\", mt7986_led_groups, ARRAY_SIZE(mt7986_led_groups)},\n\t{\"flash\", mt7986_flash_groups, ARRAY_SIZE(mt7986_flash_groups)},\n\t{\"pcie\", mt7986_pcie_groups, ARRAY_SIZE(mt7986_pcie_groups)},\n\t{\"pwm\", mt7986_pwm_groups, ARRAY_SIZE(mt7986_pwm_groups)},\n\t{\"spi\", mt7986_spi_groups, ARRAY_SIZE(mt7986_spi_groups)},\n\t{\"uart\", mt7986_uart_groups, ARRAY_SIZE(mt7986_uart_groups)},\n\t{\"watchdog\", mt7986_wdt_groups, ARRAY_SIZE(mt7986_wdt_groups)},\n\t{\"wifi\", mt7986_wf_groups, ARRAY_SIZE(mt7986_wf_groups)},\n};\n\nstatic const struct mtk_eint_hw mt7986a_eint_hw = {\n\t.port_mask = 7,\n\t.ports = 7,\n\t.ap_num = ARRAY_SIZE(mt7986a_pins),\n\t.db_cnt = 16,\n\t.db_time = debounce_time_mt6765,\n};\n\nstatic const struct mtk_eint_hw mt7986b_eint_hw = {\n\t.port_mask = 7,\n\t.ports = 7,\n\t.ap_num = ARRAY_SIZE(mt7986b_pins),\n\t.db_cnt = 16,\n\t.db_time = debounce_time_mt6765,\n};\n\nstatic struct mtk_pin_soc mt7986a_data = {\n\t.reg_cal = mt7986_reg_cals,\n\t.pins = mt7986a_pins,\n\t.npins = ARRAY_SIZE(mt7986a_pins),\n\t.grps = mt7986_groups,\n\t.ngrps = ARRAY_SIZE(mt7986_groups),\n\t.funcs = mt7986_functions,\n\t.nfuncs = ARRAY_SIZE(mt7986_functions),\n\t.eint_hw = &mt7986a_eint_hw,\n\t.gpio_m = 0,\n\t.ies_present = false,\n\t.base_names = mt7986_pinctrl_register_base_names,\n\t.nbase_names = ARRAY_SIZE(mt7986_pinctrl_register_base_names),\n\t.bias_disable_set = mtk_pinconf_bias_disable_set,\n\t.bias_disable_get = mtk_pinconf_bias_disable_get,\n\t.bias_set = mtk_pinconf_bias_set,\n\t.bias_get = mtk_pinconf_bias_get,\n\t.pull_type = mt7986_pull_type,\n\t.bias_set_combo = mtk_pinconf_bias_set_combo,\n\t.bias_get_combo = mtk_pinconf_bias_get_combo,\n\t.drive_set = mtk_pinconf_drive_set_rev1,\n\t.drive_get = mtk_pinconf_drive_get_rev1,\n\t.adv_pull_get = mtk_pinconf_adv_pull_get,\n\t.adv_pull_set = mtk_pinconf_adv_pull_set,\n};\n\nstatic struct mtk_pin_soc mt7986b_data = {\n\t.reg_cal = mt7986_reg_cals,\n\t.pins = mt7986b_pins,\n\t.npins = ARRAY_SIZE(mt7986b_pins),\n\t.grps = mt7986_groups,\n\t.ngrps = ARRAY_SIZE(mt7986_groups),\n\t.funcs = mt7986_functions,\n\t.nfuncs = ARRAY_SIZE(mt7986_functions),\n\t.eint_hw = &mt7986b_eint_hw,\n\t.gpio_m = 0,\n\t.ies_present = false,\n\t.base_names = mt7986_pinctrl_register_base_names,\n\t.nbase_names = ARRAY_SIZE(mt7986_pinctrl_register_base_names),\n\t.bias_disable_set = mtk_pinconf_bias_disable_set,\n\t.bias_disable_get = mtk_pinconf_bias_disable_get,\n\t.bias_set = mtk_pinconf_bias_set,\n\t.bias_get = mtk_pinconf_bias_get,\n\t.pull_type = mt7986_pull_type,\n\t.bias_set_combo = mtk_pinconf_bias_set_combo,\n\t.bias_get_combo = mtk_pinconf_bias_get_combo,\n\t.drive_set = mtk_pinconf_drive_set_rev1,\n\t.drive_get = mtk_pinconf_drive_get_rev1,\n\t.adv_pull_get = mtk_pinconf_adv_pull_get,\n\t.adv_pull_set = mtk_pinconf_adv_pull_set,\n};\n\nstatic const struct of_device_id mt7986a_pinctrl_of_match[] = {\n\t{.compatible = \"mediatek,mt7986a-pinctrl\",},\n\t{}\n};\n\nstatic const struct of_device_id mt7986b_pinctrl_of_match[] = {\n\t{.compatible = \"mediatek,mt7986b-pinctrl\",},\n\t{}\n};\n\nstatic int mt7986a_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn mtk_moore_pinctrl_probe(pdev, &mt7986a_data);\n}\n\nstatic int mt7986b_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn mtk_moore_pinctrl_probe(pdev, &mt7986b_data);\n}\n\nstatic struct platform_driver mt7986a_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"mt7986a-pinctrl\",\n\t\t.of_match_table = mt7986a_pinctrl_of_match,\n\t},\n\t.probe = mt7986a_pinctrl_probe,\n};\n\nstatic struct platform_driver mt7986b_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"mt7986b-pinctrl\",\n\t\t.of_match_table = mt7986b_pinctrl_of_match,\n\t},\n\t.probe = mt7986b_pinctrl_probe,\n};\n\nstatic int __init mt7986a_pinctrl_init(void)\n{\n\treturn platform_driver_register(&mt7986a_pinctrl_driver);\n}\n\nstatic int __init mt7986b_pinctrl_init(void)\n{\n\treturn platform_driver_register(&mt7986b_pinctrl_driver);\n}\n\narch_initcall(mt7986a_pinctrl_init);\narch_initcall(mt7986b_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}