\doxysection{stm32f4xx\+\_\+ll\+\_\+fsmc.\+h}
\hypertarget{stm32f4xx__ll__fsmc_8h_source}{}\label{stm32f4xx__ll__fsmc_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fsmc.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fsmc.h}}
\mbox{\hyperlink{stm32f4xx__ll__fsmc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_LL\_FSMC\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_LL\_FSMC\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_NORSRAM\_BANK(\_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FSMC\_NORSRAM\_BANK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FSMC\_NORSRAM\_BANK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FSMC\_NORSRAM\_BANK3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FSMC\_NORSRAM\_BANK4))}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_MUX(\_\_MUX\_\_)\ (((\_\_MUX\_\_)\ ==\ FSMC\_DATA\_ADDRESS\_MUX\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUX\_\_)\ ==\ FSMC\_DATA\_ADDRESS\_MUX\_ENABLE))}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_MEMORY(\_\_MEMORY\_\_)\ (((\_\_MEMORY\_\_)\ ==\ FSMC\_MEMORY\_TYPE\_SRAM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MEMORY\_\_)\ ==\ FSMC\_MEMORY\_TYPE\_PSRAM)||\ \(\backslash\)}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MEMORY\_\_)\ ==\ FSMC\_MEMORY\_TYPE\_NOR))}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_NORSRAM\_MEMORY\_WIDTH(\_\_WIDTH\_\_)\ (((\_\_WIDTH\_\_)\ ==\ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32))}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_PAGESIZE(\_\_SIZE\_\_)\ (((\_\_SIZE\_\_)\ ==\ FSMC\_PAGE\_SIZE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_PAGE\_SIZE\_128)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_PAGE\_SIZE\_256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_PAGE\_SIZE\_512)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_PAGE\_SIZE\_1024))}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WRITE\_FIFO(\_\_FIFO\_\_)\ (((\_\_FIFO\_\_)\ ==\ FSMC\_WRITE\_FIFO\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FIFO\_\_)\ ==\ FSMC\_WRITE\_FIFO\_ENABLE))}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_ACCESS\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FSMC\_ACCESS\_MODE\_A)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FSMC\_ACCESS\_MODE\_B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FSMC\_ACCESS\_MODE\_C)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FSMC\_ACCESS\_MODE\_D))}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_BURSTMODE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FSMC\_BURST\_ACCESS\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FSMC\_BURST\_ACCESS\_MODE\_ENABLE))}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WAIT\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ FSMC\_WAIT\_SIGNAL\_POLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ FSMC\_WAIT\_SIGNAL\_POLARITY\_HIGH))}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WRAP\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FSMC\_WRAP\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FSMC\_WRAP\_MODE\_ENABLE))}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WAIT\_SIGNAL\_ACTIVE(\_\_ACTIVE\_\_)\ (((\_\_ACTIVE\_\_)\ ==\ FSMC\_WAIT\_TIMING\_BEFORE\_WS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ACTIVE\_\_)\ ==\ FSMC\_WAIT\_TIMING\_DURING\_WS))}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WRITE\_OPERATION(\_\_OPERATION\_\_)\ (((\_\_OPERATION\_\_)\ ==\ FSMC\_WRITE\_OPERATION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_OPERATION\_\_)\ ==\ FSMC\_WRITE\_OPERATION\_ENABLE))}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WAITE\_SIGNAL(\_\_SIGNAL\_\_)\ (((\_\_SIGNAL\_\_)\ ==\ FSMC\_WAIT\_SIGNAL\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIGNAL\_\_)\ ==\ FSMC\_WAIT\_SIGNAL\_ENABLE))}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_EXTENDED\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FSMC\_EXTENDED\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FSMC\_EXTENDED\_MODE\_ENABLE))}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_ASYNWAIT(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FSMC\_ASYNCHRONOUS\_WAIT\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FSMC\_ASYNCHRONOUS\_WAIT\_ENABLE))}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_DATA\_LATENCY(\_\_LATENCY\_\_)\ (((\_\_LATENCY\_\_)\ >\ 1U)\ \&\&\ ((\_\_LATENCY\_\_)\ <=\ 17U))}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WRITE\_BURST(\_\_BURST\_\_)\ (((\_\_BURST\_\_)\ ==\ FSMC\_WRITE\_BURST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BURST\_\_)\ ==\ FSMC\_WRITE\_BURST\_ENABLE))}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_CONTINOUS\_CLOCK(\_\_CCLOCK\_\_)\ (((\_\_CCLOCK\_\_)\ ==\ FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CCLOCK\_\_)\ ==\ FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC))}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_ADDRESS\_SETUP\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 15U)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_ADDRESS\_HOLD\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 15U))}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_DATASETUP\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 255U))}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_DATAHOLD\_DURATION(\_\_DATAHOLD\_\_)\ ((\_\_DATAHOLD\_\_)\ <=\ 3U)}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_TURNAROUND\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 15U)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_CLK\_DIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ >\ 1U)\ \&\&\ ((\_\_DIV\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_NORSRAM\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FSMC\_NORSRAM\_DEVICE)}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_NORSRAM\_EXTENDED\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FSMC\_NORSRAM\_EXTENDED\_DEVICE)}}
\DoxyCodeLine{00097\ }
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#if\ \ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_NAND\_BANK(\_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FSMC\_NAND\_BANK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FSMC\_NAND\_BANK3))}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WAIT\_FEATURE(\_\_FEATURE\_\_)\ (((\_\_FEATURE\_\_)\ ==\ FSMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FEATURE\_\_)\ ==\ FSMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE))}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_NAND\_MEMORY\_WIDTH(\_\_WIDTH\_\_)\ (((\_\_WIDTH\_\_)\ ==\ FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16))}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_ECC\_STATE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FSMC\_NAND\_ECC\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FSMC\_NAND\_ECC\_ENABLE))}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_ECCPAGE\_SIZE(\_\_SIZE\_\_)\ (((\_\_SIZE\_\_)\ ==\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE))}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_TCLR\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 255U)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_TAR\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 255U)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_SETUP\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_WAIT\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_HOLD\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_HIZ\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_NAND\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FSMC\_NAND\_DEVICE)}}
\DoxyCodeLine{00123\ }
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ IS\_FSMC\_PCCARD\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FSMC\_PCCARD\_DEVICE)}}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00129\ }
\DoxyCodeLine{00134\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00135\ }
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_Bank1\_TypeDef}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_EXTENDED\_TypeDef\ \ \ FSMC\_Bank1E\_TypeDef}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_Bank2\_3\_TypeDef}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ FSMC\_PCCARD\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_Bank4\_TypeDef}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_Bank1}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_EXTENDED\_DEVICE\ \ \ \ FSMC\_Bank1E}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_Bank2\_3}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ FSMC\_PCCARD\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_Bank4}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ }
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00166\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00167\ \{}
\DoxyCodeLine{00168\ \ \ uint32\_t\ NSBank;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00171\ \ \ uint32\_t\ DataAddressMux;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00175\ \ \ uint32\_t\ MemoryType;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00179\ \ \ uint32\_t\ MemoryDataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00182\ \ \ uint32\_t\ BurstAccessMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00186\ \ \ uint32\_t\ WaitSignalPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00190\ \ \ uint32\_t\ WrapMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00195\ \ \ uint32\_t\ WaitSignalActive;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00200\ \ \ uint32\_t\ WriteOperation;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00203\ \ \ uint32\_t\ WaitSignal;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00207\ \ \ uint32\_t\ ExtendedMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00210\ \ \ uint32\_t\ AsynchronousWait;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00214\ \ \ uint32\_t\ WriteBurst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00217\ \ \ uint32\_t\ ContinuousClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00223\ \ \ uint32\_t\ WriteFifo;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00229\ \ \ uint32\_t\ PageSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00231\ \}\ FSMC\_NORSRAM\_InitTypeDef;}
\DoxyCodeLine{00232\ }
\DoxyCodeLine{00236\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00237\ \{}
\DoxyCodeLine{00238\ \ \ uint32\_t\ AddressSetupTime;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00243\ \ \ uint32\_t\ AddressHoldTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00248\ \ \ uint32\_t\ DataSetupTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00254\ \ \ uint32\_t\ BusTurnAroundDuration;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00259\ \ \ uint32\_t\ CLKDivision;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00265\ \ \ uint32\_t\ DataLatency;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00273\ \ \ uint32\_t\ AccessMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00275\ \}\ FSMC\_NORSRAM\_TimingTypeDef;}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00277\ }
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{00282\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00283\ \{}
\DoxyCodeLine{00284\ \ \ uint32\_t\ NandBank;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00287\ \ \ uint32\_t\ Waitfeature;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00290\ \ \ uint32\_t\ MemoryDataWidth;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00293\ \ \ uint32\_t\ EccComputation;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00296\ \ \ uint32\_t\ ECCPageSize;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00299\ \ \ uint32\_t\ TCLRSetupTime;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00303\ \ \ uint32\_t\ TARSetupTime;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00306\ \}\ FSMC\_NAND\_InitTypeDef;}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)\ ||\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00313\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00314\ \{}
\DoxyCodeLine{00315\ \ \ uint32\_t\ SetupTime;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00321\ \ \ uint32\_t\ WaitSetupTime;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00327\ \ \ uint32\_t\ HoldSetupTime;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00334\ \ \ uint32\_t\ HiZSetupTime;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00339\ \}\ FSMC\_NAND\_PCC\_TimingTypeDef;}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00341\ }
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00346\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00347\ \{}
\DoxyCodeLine{00348\ \ \ uint32\_t\ Waitfeature;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00351\ \ \ uint32\_t\ TCLRSetupTime;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00355\ \ \ uint32\_t\ TARSetupTime;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00358\ \}FSMC\_PCCARD\_InitTypeDef;}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00360\ }
\DoxyCodeLine{00365\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00370\ }
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_BANK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_BANK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ FSMC\_DATA\_ADDRESS\_MUX\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ FSMC\_DATA\_ADDRESS\_MUX\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#define\ FSMC\_MEMORY\_TYPE\_SRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\#define\ FSMC\_MEMORY\_TYPE\_PSRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ FSMC\_MEMORY\_TYPE\_NOR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32\ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_FLASH\_ACCESS\_ENABLE\ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ FSMC\_NORSRAM\_FLASH\_ACCESS\_DISABLE\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\#define\ FSMC\_BURST\_ACCESS\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#define\ FSMC\_BURST\_ACCESS\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#define\ FSMC\_WAIT\_SIGNAL\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\#define\ FSMC\_WAIT\_SIGNAL\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ FSMC\_WRAP\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#define\ FSMC\_WRAP\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ FSMC\_WAIT\_TIMING\_BEFORE\_WS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ FSMC\_WAIT\_TIMING\_DURING\_WS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#define\ FSMC\_WRITE\_OPERATION\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ FSMC\_WRITE\_OPERATION\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ FSMC\_WAIT\_SIGNAL\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ FSMC\_WAIT\_SIGNAL\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\#define\ FSMC\_EXTENDED\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ FSMC\_EXTENDED\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ FSMC\_ASYNCHRONOUS\_WAIT\_DISABLE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ FSMC\_ASYNCHRONOUS\_WAIT\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#define\ FSMC\_PAGE\_SIZE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ FSMC\_PAGE\_SIZE\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_CPSIZE\_0}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ FSMC\_PAGE\_SIZE\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_CPSIZE\_1}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ FSMC\_PAGE\_SIZE\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (FSMC\_BCR1\_CPSIZE\_0\(\backslash\)}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ FSMC\_BCR1\_CPSIZE\_1)}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ FSMC\_PAGE\_SIZE\_1024\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_CPSIZE\_2}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#define\ FSMC\_WRITE\_BURST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\#define\ FSMC\_WRITE\_BURST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00080000U)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY\ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#define\ FSMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC\ \ \ \ \ \ \ \ \ (0x00100000U)}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\#if\ defined(FSMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ FSMC\_WRITE\_FIFO\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_WFDIS}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ FSMC\_WRITE\_FIFO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#define\ FSMC\_ACCESS\_MODE\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ FSMC\_ACCESS\_MODE\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)}}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#define\ FSMC\_ACCESS\_MODE\_C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#define\ FSMC\_ACCESS\_MODE\_D\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x30000000U)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00556\ }
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)\ ||\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00558\ }
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_BANK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE\ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\#define\ FSMC\_PCR\_MEMORY\_TYPE\_PCCARD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ FSMC\_PCR\_MEMORY\_TYPE\_NAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_ECC\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_ECC\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE\ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE\ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE\ \ \ \ \ \ \ \ \ (0x00040000U)}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE\ \ \ \ \ \ \ \ \ (0x00060000U)}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE\ \ \ \ \ \ \ \ \ (0x00080000U)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\#define\ FSMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE\ \ \ \ \ \ \ \ \ (0x000A0000U)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ ||\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00628\ }
\DoxyCodeLine{00629\ }
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)\ ||\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ FSMC\_IT\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ FSMC\_IT\_LEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ FSMC\_IT\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ ||\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)\ ||\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#define\ FSMC\_FLAG\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ FSMC\_FLAG\_LEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#define\ FSMC\_FLAG\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#define\ FSMC\_FLAG\_FEMPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ ||\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_OPERATION\_DISABLE\ \ \ \ \ \ \ \ \ \ FSMC\_WRITE\_OPERATION\_DISABLE}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_OPERATION\_ENABLE\ \ \ \ \ \ \ \ \ \ \ FSMC\_WRITE\_OPERATION\_ENABLE}}
\DoxyCodeLine{00660\ }
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16}}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32\ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32}}
\DoxyCodeLine{00664\ }
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_TypeDef}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_EXTENDED\_TypeDef\ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_EXTENDED\_TypeDef}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_InitTypeDef}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_TimingTypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_TimingTypeDef}}
\DoxyCodeLine{00669\ }
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_Init\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_Init}}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_Timing\_Init\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_Timing\_Init}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_Extended\_Timing\_Init\ \ \ \ \ \ FSMC\_NORSRAM\_Extended\_Timing\_Init}}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_DeInit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_DeInit}}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_WriteOperation\_Enable\ \ \ \ \ FSMC\_NORSRAM\_WriteOperation\_Enable}}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_WriteOperation\_Disable\ \ \ \ FSMC\_NORSRAM\_WriteOperation\_Disable}}
\DoxyCodeLine{00676\ }
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NORSRAM\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_NORSRAM\_ENABLE}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NORSRAM\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_NORSRAM\_DISABLE}}
\DoxyCodeLine{00679\ }
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_InitTypeDef}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCCARD\_InitTypeDef}}
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_TimingTypeDef\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_PCC\_TimingTypeDef}}
\DoxyCodeLine{00684\ }
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_Init\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_Init}}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_CommonSpace\_Timing\_Init\ \ \ \ \ \ FSMC\_NAND\_CommonSpace\_Timing\_Init}}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_AttributeSpace\_Timing\_Init\ \ \ FSMC\_NAND\_AttributeSpace\_Timing\_Init}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_DeInit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_DeInit}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_ECC\_Enable}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_ECC\_Disable}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_GetECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_GetECC}}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_Init\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCCARD\_Init}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_CommonSpace\_Timing\_Init\ \ \ \ FSMC\_PCCARD\_CommonSpace\_Timing\_Init}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_AttributeSpace\_Timing\_Init\ FSMC\_PCCARD\_AttributeSpace\_Timing\_Init}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_IOSpace\_Timing\_Init\ \ \ \ \ \ \ \ FSMC\_PCCARD\_IOSpace\_Timing\_Init}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_DeInit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCCARD\_DeInit}}
\DoxyCodeLine{00697\ }
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_NAND\_ENABLE}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_NAND\_DISABLE}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_PCCARD\_ENABLE}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_PCCARD\_DISABLE}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_NAND\_ENABLE\_IT}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_NAND\_DISABLE\_IT}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_GET\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_NAND\_GET\_FLAG}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_NAND\_CLEAR\_FLAG}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_ENABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_PCCARD\_ENABLE\_IT}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_DISABLE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_PCCARD\_DISABLE\_IT}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_GET\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_PCCARD\_GET\_FLAG}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_CLEAR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_FSMC\_PCCARD\_CLEAR\_FLAG}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00711\ }
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_TypeDef}}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_EXTENDED\_TypeDef\ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_EXTENDED\_TypeDef}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_TypeDef}}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCCARD\_TypeDef}}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00718\ }
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_DEVICE}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_EXTENDED\_DEVICE\ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_EXTENDED\_DEVICE}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#if\ defined(STM32F405xx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_DEVICE}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCCARD\_DEVICE}}
\DoxyCodeLine{00724\ }
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_BANK2}}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00727\ }
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_BANK1}}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_BANK2}}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_BANK3}}
\DoxyCodeLine{00731\ }
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ FMC\_IT\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_IT\_RISING\_EDGE}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ FMC\_IT\_LEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_IT\_LEVEL}}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ FMC\_IT\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_IT\_FALLING\_EDGE}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#define\ FMC\_IT\_REFRESH\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_IT\_REFRESH\_ERROR}}
\DoxyCodeLine{00736\ }
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_FLAG\_RISING\_EDGE}}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_LEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_FLAG\_LEVEL}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_FLAG\_FALLING\_EDGE}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_FEMPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_FLAG\_FEMPT}}
\DoxyCodeLine{00753\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_NORSRAM\_ENABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)]\(\backslash\)}}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |=\ FSMC\_BCR1\_MBKEN)}}
\DoxyCodeLine{00771\ }
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_NORSRAM\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)]\(\backslash\)}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ \string~FSMC\_BCR1\_MBKEN)}}
\DoxyCodeLine{00780\ }
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00785\ }
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_NAND\_ENABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FSMC\_NAND\_BANK2)?\ ((\_\_INSTANCE\_\_)-\/>PCR2\ |=\ FSMC\_PCR2\_PBKEN):\ \(\backslash\)}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>PCR3\ |=\ FSMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{00800\ }
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_NAND\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FSMC\_NAND\_BANK2)?\ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR2,\ FSMC\_PCR2\_PBKEN):\ \(\backslash\)}}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR3,\ FSMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{00809\ }
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00814\ }
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_PCCARD\_ENABLE(\_\_INSTANCE\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>PCR4\ |=\ FSMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{00826\ }
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_PCCARD\_DISABLE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)-\/>PCR4\ \&=\ \string~FSMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_NAND\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_INTERRUPT\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FSMC\_NAND\_BANK2)?\ ((\_\_INSTANCE\_\_)-\/>SR2\ |=\ (\_\_INTERRUPT\_\_)):\ \(\backslash\)}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ |=\ (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{00857\ }
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_NAND\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_INTERRUPT\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FSMC\_NAND\_BANK2)?\ ((\_\_INSTANCE\_\_)-\/>SR2\ \&=\ \string~(\_\_INTERRUPT\_\_)):\ \(\backslash\)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ \&=\ \string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{00871\ }
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_NAND\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FSMC\_NAND\_BANK2)?\ (((\_\_INSTANCE\_\_)-\/>SR2\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_)):\ \(\backslash\)}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_INSTANCE\_\_)-\/>SR3\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_)))}}
\DoxyCodeLine{00886\ }
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_NAND\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FSMC\_NAND\_BANK2)?\ ((\_\_INSTANCE\_\_)-\/>SR2\ \&=\ \string~(\_\_FLAG\_\_)):\ \(\backslash\)}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ \&=\ \string~(\_\_FLAG\_\_)))}}
\DoxyCodeLine{00901\ }
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00906\ }
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_PCCARD\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00924\ }
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_PCCARD\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00936\ }
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_PCCARD\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_INSTANCE\_\_)-\/>SR4\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{00949\ }
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#define\ \_\_FSMC\_PCCARD\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ \&=\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{00962\ }
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00967\ }
\DoxyCodeLine{00976\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank1)}}
\DoxyCodeLine{00988\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NORSRAM\_Init(FSMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{00989\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_InitTypeDef\ *Init);}
\DoxyCodeLine{00990\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NORSRAM\_Timing\_Init(FSMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{00991\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{00992\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NORSRAM\_Extended\_Timing\_Init(FSMC\_NORSRAM\_EXTENDED\_TypeDef\ *Device,}
\DoxyCodeLine{00993\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank,}
\DoxyCodeLine{00994\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExtendedMode);}
\DoxyCodeLine{00995\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NORSRAM\_DeInit(FSMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{00996\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NORSRAM\_EXTENDED\_TypeDef\ *ExDevice,\ uint32\_t\ Bank);}
\DoxyCodeLine{01004\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NORSRAM\_WriteOperation\_Enable(FSMC\_NORSRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01005\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NORSRAM\_WriteOperation\_Disable(FSMC\_NORSRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01013\ }
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank2\_3)}}
\DoxyCodeLine{01021\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NAND\_Init(FSMC\_NAND\_TypeDef\ *Device,\ FSMC\_NAND\_InitTypeDef\ *Init);}
\DoxyCodeLine{01022\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NAND\_CommonSpace\_Timing\_Init(FSMC\_NAND\_TypeDef\ *Device,}
\DoxyCodeLine{01023\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{01024\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NAND\_AttributeSpace\_Timing\_Init(FSMC\_NAND\_TypeDef\ *Device,}
\DoxyCodeLine{01025\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{01026\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NAND\_DeInit(FSMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01034\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NAND\_ECC\_Enable(FSMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01035\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NAND\_ECC\_Disable(FSMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01036\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_NAND\_GetECC(FSMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ *ECCval,\ uint32\_t\ Bank,}
\DoxyCodeLine{01037\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01045\ }
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#if\ defined(FSMC\_Bank4)}}
\DoxyCodeLine{01053\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_PCCARD\_Init(FSMC\_PCCARD\_TypeDef\ *Device,\ FSMC\_PCCARD\_InitTypeDef\ *Init);}
\DoxyCodeLine{01054\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_PCCARD\_CommonSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{01055\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{01056\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_PCCARD\_AttributeSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{01057\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{01058\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_PCCARD\_IOSpace\_Timing\_Init(FSMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{01059\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{01060\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FSMC\_PCCARD\_DeInit(FSMC\_PCCARD\_TypeDef\ *Device);}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FSMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01068\ }
\DoxyCodeLine{01069\ }
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01083\ \}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01085\ }
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_LL\_FSMC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
