read -sv run_verilog_mid/adder_32b_8_92_61542a5ac646eca8282892fca5ff0fd3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_61542a5ac646eca8282892fca5ff0fd3_yosys.v
