`include "constants.vams"
`include "disciplines.vams"

module encoder (
  input I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13, I14, I15, I16,
  output i1, i2,i3,i4,i5,i6,i7,i8,
  output reg B3, B2, B1, B0
);

  reg [15:0] in;
  reg [3:0] out;

assign i1 = I1;
assign i2 = I2;
assign i3 = I3;
assign i4 = I4;
assign i5 = I5;
assign i6 = I6;
assign i7 = I7;
assign i8 = I8;

  always @(*) begin
    out = 0;

    // Priority encoding logic
    if (I15) out = 15;
    else if (I14) out = 14;
    else if (I13) out = 13;
    else if (I12) out = 12;
    else if (I11) out = 11;
    else if (I10) out = 10;
    else if (I9)  out = 9;
    else if (I8)  out = 8;
    else if (I7)  out = 7;
    else if (I6)  out = 6;
    else if (I5)  out = 5;
    else if (I4)  out = 4;
    else if (I3)  out = 3;
    else if (I2)  out = 2;
    else if (I1)  out = 1;
  
    B3 = out[3];
    B2 = out[2];
    B1 = out[1];
    B0 = out[0];
  end

endmodule
