0.6
2018.3
Dec  6 2018
23:39:36
/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,1571727647,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/sim/design_1.v,,design_1_auto_pc_0,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,1571727647,vhdl,,,,design_1_axi_dma_0_0,,,,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_network_0_0/sim/design_1_network_0_0.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_network_0_0,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1571727644,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,1571727647,vhdl,,,,design_1_rst_ps7_0_100m_0,,,,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1571727647,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,,design_1_xbar_0,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/sim/design_1.v,1571727631,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1;design_1_ps7_0_axi_periph_0;m00_couplers_imp_15SPJYW;m01_couplers_imp_XU9C55;s00_couplers_imp_UYSKKA,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1571727631,verilog,,,,design_1_wrapper,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1.v,,conv2d_fix16,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v,,conv2d_fix16_1,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v,,conv2d_fix16_1_Conv2D_0_b;conv2d_fix16_1_Conv2D_0_b_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2.v,,conv2d_fix16_1_Conv2D_0_w_0;conv2d_fix16_1_Conv2D_0_w_0_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v,,conv2d_fix16_2,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v,,conv2d_fix16_228,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v,,conv2d_fix16_228_Conv2D_3_b;conv2d_fix16_228_Conv2D_3_b_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v,,conv2d_fix16_228_Conv2D_3_w;conv2d_fix16_228_Conv2D_3_w_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v,,conv2d_fix16_2_Conv2D_1_b;conv2d_fix16_2_Conv2D_1_b_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3.v,,conv2d_fix16_2_Conv2D_1_w;conv2d_fix16_2_Conv2D_1_w_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v,,conv2d_fix16_3,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v,,conv2d_fix16_3_Conv2D_2_b;conv2d_fix16_3_Conv2D_2_b_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_228.v,,conv2d_fix16_3_Conv2D_2_w;conv2d_fix16_3_Conv2D_2_w_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/max_pooling2d_fix16.v,,conv2d_fix16_Conv2D_4_w_0;conv2d_fix16_Conv2D_4_w_0_rom,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/max_pooling2d_fix16.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/max_pooling2d_fix16_1.v,,max_pooling2d_fix16,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/max_pooling2d_fix16_1.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_AXILiteS_s_axi.v,,max_pooling2d_fix16_1,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/bd/design_1/ip/design_1_network_0_0/sim/design_1_network_0_0.v,,network,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_AXILiteS_s_axi.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_0_array.v,,network_AXILiteS_s_axi,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_0_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_1_array.v,,network_Conv2D_0_array;network_Conv2D_0_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_1_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_4_array.v,,network_Conv2D_1_array;network_Conv2D_1_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Conv2D_4_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_input_0_array_0.v,,network_Conv2D_4_array;network_Conv2D_4_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_MaxPooling2D_0_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_MaxPooling2D_1_array.v,,network_MaxPooling2D_0_array;network_MaxPooling2D_0_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_MaxPooling2D_1_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_mul_mul_14s_16s_30_1_1.v,,network_MaxPooling2D_1_array;network_MaxPooling2D_1_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_0_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_1_array.v,,network_Padding2D_0_array;network_Padding2D_0_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_1_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_2_array.v,,network_Padding2D_1_array;network_Padding2D_1_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_2_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_3_array.v,,network_Padding2D_2_array;network_Padding2D_2_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_3_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_4_array.v,,network_Padding2D_3_array;network_Padding2D_3_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_4_array.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16.v,,network_Padding2D_4_array;network_Padding2D_4_array_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_input_0_array_0.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_MaxPooling2D_0_array.v,,network_input_0_array_0;network_input_0_array_0_ram,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_mul_mul_14s_16s_30_1_1.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v,,network_mul_mul_14s_16s_30_1_1;network_mul_mul_14s_16s_30_1_1_DSP48_0,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network_Padding2D_0_array.v,,network_mul_mul_16s_13s_29_1_1;network_mul_mul_16s_13s_29_1_1_DSP48_1,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_1.v,,padding2d_fix16,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_1.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_2.v,,padding2d_fix16_1,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_2.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_3.v,,padding2d_fix16_2,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_3.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_4.v,,padding2d_fix16_3,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/padding2d_fix16_4.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/up_sampling2d_fix16.v,,padding2d_fix16_4,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/up_sampling2d_fix16.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/up_sampling2d_fix16_1.v,,up_sampling2d_fix16,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/up_sampling2d_fix16_1.v,1571727646,verilog,,/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/e688/hdl/verilog/network.v,,up_sampling2d_fix16_1,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../HLx.srcs/sources_1/bd/design_1/ipshared/70cf/hdl;../../../../HLx.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
