[hls]

clock=300MHz
flow_target=vivado
syn.file=dut.cpp
syn.file_cflags=dut.cpp,-I/tmp/Vitis_Libraries/quantitative_finance/L1/include -I/tmp/Vitis_Libraries/quantitative_finance/ext/dcmt/dcmt/include
syn.top=dut
tb.file=tb.cpp
tb.file_cflags=tb.cpp,-I/tmp/Vitis_Libraries/quantitative_finance/L1/include -I/tmp/Vitis_Libraries/quantitative_finance/ext/dcmt/dcmt/include
tb.file=/tmp/Vitis_Libraries/quantitative_finance/ext/dcmt/dcmt/lib/libdcmt.a
tb.file_cflags=/tmp/Vitis_Libraries/quantitative_finance/ext/dcmt/dcmt/lib/libdcmt.a,-I/tmp/Vitis_Libraries/quantitative_finance/L1/include -I/tmp/Vitis_Libraries/quantitative_finance/ext/dcmt/dcmt/include

csim.ldflags=-L./ -ldcmt

cosim.ldflags=-L./ -ldcmt



vivado.flow=impl
vivado.rtl=verilog


