==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'rsa.cpp' ... 
rsa.cpp:203:10: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (x1 < 0) x1 += b0;
      ~~ ^ ~
1 warning generated.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'power2' into 'dut' (rsa.cpp:26) automatically.
@I [XFORM-602] Inlining function 'power2' into 'dut' (rsa.cpp:26) automatically.
@I [HLS-111] Elapsed time: 2.69 seconds; current memory usage: 66.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L1'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 35, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 39, distance = 1)
   between 'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) and 'urem' operation ('x', rsa.cpp:171->rsa.cpp:26).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 40, distance = 1)
   between 'store' operation (rsa.cpp:181->rsa.cpp:26) of variable 'res', rsa.cpp:181->rsa.cpp:26 on local variable 'tmp.V' and 'load' operation ('tmp_V_load_1', rsa.cpp:181->rsa.cpp:26) on local variable 'tmp.V'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 41, Depth: 77.
@W [SCHED-21] Estimated clock period (10.7ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'urem' operation ('x', rsa.cpp:171->rsa.cpp:26) (4.62 ns)
	'mul' operation ('tmp_6_i', rsa.cpp:185->rsa.cpp:26) (6.08 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 67.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 68.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'dut_mul_32s_32s_32_6': 2 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_32ns_32ns_32_36': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 68.8 MB.
@I [RTMG-282] Generating pipelined core: 'dut_urem_32ns_32ns_32_36_div'
@I [RTMG-282] Generating pipelined core: 'dut_mul_32s_32s_32_6_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [HLS-112] Total elapsed time: 16.182 seconds; peak memory usage: 68.8 MB.
