	component Core8 is
		port (
			clk_clk                               : in  std_logic                     := 'X';             -- clk
			red_leds_external_connection_export   : out std_logic_vector(17 downto 0);                    -- export
			green_leds_external_connection_export : out std_logic_vector(7 downto 0);                     -- export
			switches_external_connection_export   : in  std_logic_vector(17 downto 0) := (others => 'X'); -- export
			reset_reset_n                         : in  std_logic                     := 'X'              -- reset_n
		);
	end component Core8;

