AuthorID,Author,Date,Content,Attachments,Reactions
"220639106915368960","tholin","2025-12-18T10:10:23.4520000+00:00","I canâ€™t run GL anymore, so I guess no verification for me.","",""
"169786952432746498","mithro_","2025-12-18T10:11:30.8320000+00:00","You break your graphics stack?","",""
"220639106915368960","tholin","2025-12-18T10:11:47.0690000+00:00","Not that GL","",""
"220639106915368960","tholin","2025-12-18T10:12:40.8150000+00:00","This one","project-template_media/image-96F71.png",""
"323371864074485771","mole99","2025-12-18T10:17:13.2720000+00:00","``default_nettype wire`?","",""
"323371864074485771","mole99","2025-12-18T10:18:20.2570000+00:00","The stdcells require that to be set. The last statement even from a previous file is used.","",""
"220639106915368960","tholin","2025-12-18T10:23:06.3740000+00:00","That is very annoying","",""
"323371864074485771","mole99","2025-12-18T10:26:40.6650000+00:00","That is Verilog. You should set `` `default_nettype none`` at the start of all your files and `` `default_nettype wire`` at the end.","",""
