Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 18 15:43:00 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_2_timing_summary_routed.rpt -pb lab4_2_timing_summary_routed.pb -rpx lab4_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: BCD0_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD0_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD0_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD0_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD1_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD1_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD1_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD1_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD2_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD2_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD2_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD2_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD3_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD3_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD3_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: BCD3_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c10/clk_div_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: c1000/num_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d0_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: op3/pb_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: op4/pb_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.162        0.000                      0                   89        0.167        0.000                      0                   89        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.162        0.000                      0                   89        0.167        0.000                      0                   89        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.014ns (23.697%)  route 3.265ns (76.303%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.873     9.352    c10/clear
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[0]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X30Y20         FDRE (Setup_fdre_C_R)       -0.524    14.514    c10/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.014ns (23.697%)  route 3.265ns (76.303%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.873     9.352    c10/clear
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[1]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X30Y20         FDRE (Setup_fdre_C_R)       -0.524    14.514    c10/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.014ns (23.697%)  route 3.265ns (76.303%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.873     9.352    c10/clear
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[2]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X30Y20         FDRE (Setup_fdre_C_R)       -0.524    14.514    c10/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.014ns (23.697%)  route 3.265ns (76.303%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.873     9.352    c10/clear
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X30Y20         FDRE (Setup_fdre_C_R)       -0.524    14.514    c10/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.014ns (24.535%)  route 3.119ns (75.465%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.726     9.206    c10/clear
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.428    14.769    c10/counter_reg[0]_0
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[20]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    14.470    c10/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.014ns (24.535%)  route 3.119ns (75.465%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.726     9.206    c10/clear
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.428    14.769    c10/counter_reg[0]_0
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[21]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    14.470    c10/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.014ns (24.535%)  route 3.119ns (75.465%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.726     9.206    c10/clear
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.428    14.769    c10/counter_reg[0]_0
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[22]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    14.470    c10/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.014ns (24.535%)  route 3.119ns (75.465%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.726     9.206    c10/clear
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.428    14.769    c10/counter_reg[0]_0
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[23]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    14.470    c10/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.014ns (24.504%)  route 3.124ns (75.496%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.732     9.211    c10/clear
    SLICE_X30Y21         FDRE                                         r  c10/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433    14.774    c10/counter_reg[0]_0
    SLICE_X30Y21         FDRE                                         r  c10/counter_reg[4]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y21         FDRE (Setup_fdre_C_R)       -0.524    14.490    c10/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 c10/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 1.014ns (24.504%)  route 3.124ns (75.496%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.552     5.073    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  c10/counter_reg[3]/Q
                         net (fo=2, routed)           0.808     6.400    c10/counter_reg[3]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  c10/counter[0]_i_9/O
                         net (fo=1, routed)           0.433     6.956    c10/counter[0]_i_9_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.080 r  c10/counter[0]_i_7/O
                         net (fo=1, routed)           0.406     7.487    c10/counter[0]_i_7_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.611 f  c10/counter[0]_i_3/O
                         net (fo=1, routed)           0.745     8.356    c10/counter[0]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.480 r  c10/counter[0]_i_1/O
                         net (fo=28, routed)          0.732     9.211    c10/clear
    SLICE_X30Y21         FDRE                                         r  c10/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433    14.774    c10/counter_reg[0]_0
    SLICE_X30Y21         FDRE                                         r  c10/counter_reg[5]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y21         FDRE (Setup_fdre_C_R)       -0.524    14.490    c10/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 c10/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.550     1.433    c10/counter_reg[0]_0
    SLICE_X30Y25         FDRE                                         r  c10/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     1.597 f  c10/counter_reg[22]/Q
                         net (fo=3, routed)           0.062     1.659    c10/counter_reg[22]
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.704 r  c10/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.704    c10/clk_div_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  c10/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.943    c10/counter_reg[0]_0
    SLICE_X31Y25         FDRE                                         r  c10/clk_div_reg/C
                         clock pessimism             -0.497     1.446    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.091     1.537    c10/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db4/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    db4/CLK
    SLICE_X29Y22         FDRE                                         r  db4/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db4/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.126     1.703    db4/shift_reg[0]
    SLICE_X29Y24         FDRE                                         r  db4/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.944    db4/CLK
    SLICE_X29Y24         FDRE                                         r  db4/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.070     1.516    db4/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 db5/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    db5/CLK
    SLICE_X29Y22         FDRE                                         r  db5/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db5/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.157     1.734    db5/shift_reg[2]
    SLICE_X29Y22         FDRE                                         r  db5/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    db5/CLK
    SLICE_X29Y22         FDRE                                         r  db5/shift_reg_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X29Y22         FDRE (Hold_fdre_C_D)         0.075     1.511    db5/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 db1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.522%)  route 0.191ns (57.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    db1/CLK
    SLICE_X28Y18         FDRE                                         r  db1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  db1/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.191     1.771    db1/shift_reg[0]
    SLICE_X31Y23         FDRE                                         r  db1/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.944    db1/CLK
    SLICE_X31Y23         FDRE                                         r  db1/shift_reg_reg[1]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.070     1.536    db1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 db3/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.770%)  route 0.181ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    db3/CLK
    SLICE_X28Y22         FDRE                                         r  db3/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db3/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.181     1.758    db3/shift_reg[1]
    SLICE_X28Y22         FDRE                                         r  db3/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    db3/CLK
    SLICE_X28Y22         FDRE                                         r  db3/shift_reg_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.070     1.506    db3/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 db1/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    db1/CLK
    SLICE_X31Y23         FDRE                                         r  db1/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  db1/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.182     1.758    db1/shift_reg[2]
    SLICE_X31Y23         FDRE                                         r  db1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.944    db1/CLK
    SLICE_X31Y23         FDRE                                         r  db1/shift_reg_reg[3]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.070     1.504    db1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c10/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    c10/counter_reg[0]_0
    SLICE_X30Y23         FDRE                                         r  c10/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  c10/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.725    c10/counter_reg[14]
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  c10/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    c10/counter_reg[12]_i_1_n_5
    SLICE_X30Y23         FDRE                                         r  c10/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.944    c10/counter_reg[0]_0
    SLICE_X30Y23         FDRE                                         r  c10/counter_reg[14]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.134     1.568    c10/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c10/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    c10/counter_reg[0]_0
    SLICE_X30Y26         FDRE                                         r  c10/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  c10/counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.725    c10/counter_reg[26]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  c10/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    c10/counter_reg[24]_i_1_n_5
    SLICE_X30Y26         FDRE                                         r  c10/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.944    c10/counter_reg[0]_0
    SLICE_X30Y26         FDRE                                         r  c10/counter_reg[26]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.134     1.568    c10/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c10/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  c10/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.728    c10/counter_reg[2]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  c10/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.838    c10/counter_reg[0]_i_2_n_5
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    c10/counter_reg[0]_0
    SLICE_X30Y20         FDRE                                         r  c10/counter_reg[2]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.134     1.571    c10/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c1000/num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1000/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    c1000/CLK
    SLICE_X32Y22         FDRE                                         r  c1000/num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  c1000/num_reg[14]/Q
                         net (fo=1, routed)           0.121     1.699    c1000/num_reg_n_0_[14]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  c1000/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    c1000/num_reg[12]_i_1_n_5
    SLICE_X32Y22         FDRE                                         r  c1000/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.946    c1000/CLK
    SLICE_X32Y22         FDRE                                         r  c1000/num_reg[14]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    c1000/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y22   c10/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y22   c10/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   c10/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   c10/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   c10/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   c10/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y24   c10/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y24   c10/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y24   c10/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   c10/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   c10/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y23   c10/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y23   c10/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y23   c10/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y23   c10/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y23   c10/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y23   c10/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y23   c10/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y23   c10/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   c10/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   c10/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   c10/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   c10/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   c1000/num_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   c1000/num_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   c1000/num_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   c1000/num_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y18   db1/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   db4/shift_reg_reg[0]/C



