MAIN GOALS
x - Finish RV32I decoder
x - Finish RV64I decoder
x - Write second stage
x - Write third stage
  - Add machine mode || add CSR support
  * DEBUG Machine mode is correct
  * DEBUG Working single-application
  - Add M extension                     )
  - Add C extension                     )
  - Add F extension?                    ) Same priority
  - Add D extension?                    )
  * DEBUG Extensions are correct        )
  - Add supervisor mode || Implement E2 series core

ADDITIONAL GOALS
  - Parameterize
  * DEBUG Autogenerated decoders are correct
  - Add A extension
  - Add mem init from ELF to Verilator



NEW TIMETABLE

x - Pass RV64ui rsicv-tests
                                <- 24 July
  - Model the CLIC
  - Prove CLIC properties
  - Verify Chisel against Kami
                                <- 27 July
  - Finish CSR support
  - E2 series (RV32IMAC)
    + Add C extension
    + Add M extension
    + Add A extension
  - Add Supervisor mode
                                <- 31 Aug
