# UT_CompArch_MIPS
My Verilog codes for MIPS single-cycle, multi-cycle, and pipelined architectures.
