Flow report for clk_gen
Tue Dec 15 17:07:46 2015
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Tue Dec 15 17:07:46 2015    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; clk_gen                                  ;
; Top-level Entity Name              ; clk_gen                                  ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C35F672C6                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 166 / 33,216 ( < 1 % )                   ;
;     Total combinational functions  ; 166 / 33,216 ( < 1 % )                   ;
;     Dedicated logic registers      ; 56 / 33,216 ( < 1 % )                    ;
; Total registers                    ; 56                                       ;
; Total pins                         ; 75 / 475 ( 16 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 483,840 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/15/2015 17:07:05 ;
; Main task         ; Compilation         ;
; Revision Name     ; clk_gen             ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                  ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                        ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 166563518221.145016682501416 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)    ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                     ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING        ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                       ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                 ; --            ; --          ; --             ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:06     ; 1.0                     ; 320 MB              ; 00:00:06                           ;
; Fitter                    ; 00:00:20     ; 1.0                     ; 421 MB              ; 00:00:19                           ;
; TimeQuest Timing Analyzer ; 00:00:08     ; 1.0                     ; 314 MB              ; 00:00:08                           ;
; Assembler                 ; 00:00:09     ; 1.0                     ; 353 MB              ; 00:00:09                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 274 MB              ; 00:00:02                           ;
; Total                     ; 00:00:45     ; --                      ; --                  ; 00:00:44                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; hyunwoong        ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; hyunwoong        ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; hyunwoong        ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; hyunwoong        ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; hyunwoong        ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off clk_gen -c clk_gen
quartus_fit --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen
quartus_sta clk_gen -c clk_gen
quartus_asm --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen
quartus_eda --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen



