# Loading project FME
# Compile of F_down.vhd failed with 38 errors.
# Compile of F_up.vhd failed with 38 errors.
# Compile of F_up.vhd failed with 38 errors.
# Compile of F_up.vhd failed with 2 errors.
# Compile of F_up.vhd failed with 2 errors.
# Compile of F_up.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd failed with 1 errors.
# Compile of F_triplo.vhd failed with 1 errors.
# Compile of F_triplo.vhd was successful.
vsim work.f_triplo
# vsim work.f_triplo 
# Start time: 09:27:04 on Aug 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.f_triplo(circuits)
# Loading ieee.numeric_std(body)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
run
run
# Compile of F_triplo.vhd failed with 1 errors.
# Compile of F_triplo.vhd failed with 1 errors.
# Compile of F_triplo.vhd failed with 8 errors.
# Compile of F_triplo.vhd failed with 8 errors.
# Compile of F_triplo.vhd failed with 8 errors.
# Compile of F_triplo.vhd failed with 8 errors.
# Compile of F_triplo.vhd failed with 8 errors.
# Compile of F_triplo.vhd failed with 4 errors.
# Compile of F_triplo.vhd failed with 2 errors.
# Compile of F_triplo.vhd failed with 2 errors.
# Compile of F_triplo.vhd failed with 2 errors.
# Compile of F_triplo.vhd was successful.
# Compile of F_triplo.vhd failed with 13 errors.
# Compile of F_triplo.vhd was successful.
restart
# Loading work.f_triplo(circuits)
# Compile of F_triplo.vhd was successful.
restart
# Loading work.f_triplo(circuits)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 11 (10 downto 0). Right is 16 (15 downto 0).
#    Time: 0 ps  Iteration: 0  Instance: /f_triplo File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd Line: 49
# FATAL ERROR while loading design
# Compile of F_triplo.vhd was successful.
vsim work.f_triplo
# vsim work.f_triplo 
# Start time: 09:27:04 on Aug 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 10 (9 downto 0). Right is 16 (15 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /f_triplo/line__55 File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd
# Fatal error in Architecture circuits at /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd line 55
# 
# HDL call sequence:
# Stopped at /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd 55 Architecture circuits
# 
# Compile of F_triplo.vhd was successful.
restart
# Loading work.f_triplo(circuits)
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 10 (9 downto 0). Right is 11 (10 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /f_triplo/line__55 File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd
# Fatal error in Architecture circuits at /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd line 55
# 
# HDL call sequence:
# Stopped at /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd 55 Architecture circuits
# 
# Compile of F_triplo.vhd was successful.
restart
# Loading work.f_triplo(circuits)
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 10 (9 downto 0). Right is 11 (10 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /f_triplo/line__55 File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd
# Fatal error in Architecture circuits at /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd line 55
# 
# HDL call sequence:
# Stopped at /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd 55 Architecture circuits
# 
# Compile of F_triplo.vhd failed with 4 errors.
# Compile of F_triplo.vhd was successful.
restart
# Loading work.f_triplo(circuits)
run
run
# Compile of LumaInterpolation.vhd failed with 18 errors.
# Compile of LumaInterpolation.vhd failed with 10 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 49 errors.
# Compile of LumaInterpolation.vhd failed with 41 errors.
# Compile of LumaInterpolation.vhd failed with 17 errors.
# Compile of LumaInterpolation.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 9 errors.
# Compile of LumaInterpolation.vhd failed with 10 errors.
# Compile of LumaInterpolation.vhd failed with 3 errors.
# Compile of LumaInterpolation.vhd failed with 3 errors.
# Compile of LumaInterpolation.vhd failed with 3 errors.
# Compile of LumaInterpolation.vhd failed with 5 errors.
# Compile of LumaInterpolation.vhd failed with 4 errors.
# Compile of LumaInterpolation.vhd failed with 4 errors.
# Compile of LumaInterpolation.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# Compile of LumaInterpolation.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
restart
vsim work.lumainterpolation
# End time: 14:04:08 on Aug 09,2017, Elapsed time: 4:37:04
# Errors: 7, Warnings: 0
# vsim work.lumainterpolation 
# Start time: 14:04:08 on Aug 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# ** Fatal: (vsim-3348) Port length (10) does not match actual length (12) for port "/lumainterpolation/H0/up".
#    Time: 0 ps  Iteration: 0  Instance: /lumainterpolation/H0 File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 14:04:09 on Aug 09,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of LumaInterpolation.vhd failed with 9 errors.
# Compile of LumaInterpolation.vhd failed with 9 errors.
# Compile of LumaInterpolation.vhd was successful.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.lumainterpolation
# vsim work.lumainterpolation 
# Start time: 14:05:09 on Aug 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# ** Fatal: (vsim-3348) Port length (10) does not match actual length (11) for port "/lumainterpolation/H0/up".
#    Time: 0 ps  Iteration: 0  Instance: /lumainterpolation/H0 File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 14:05:09 on Aug 09,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.lumainterpolation
# vsim work.lumainterpolation 
# Start time: 14:05:11 on Aug 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# ** Fatal: (vsim-3348) Port length (10) does not match actual length (11) for port "/lumainterpolation/H0/up".
#    Time: 0 ps  Iteration: 0  Instance: /lumainterpolation/H0 File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 14:05:11 on Aug 09,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.lumainterpolation
# vsim work.lumainterpolation 
# Start time: 14:08:03 on Aug 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
run
run
# Compile of LumaInterpolation.vhd failed with 33 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 33 errors.
# 5 compiles, 1 failed with 33 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 9 errors.
# 5 compiles, 1 failed with 9 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 9 errors.
# 5 compiles, 1 failed with 9 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
run
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 18 (17 downto 0). Right is 20 (19 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /lumainterpolation/V0/f3/line__15 File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_down.vhd
# Fatal error in Architecture circuits at /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_down.vhd line 15
# 
# HDL call sequence:
# Stopped at /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_down.vhd 15 Architecture circuits
# 
# Compile of F_middle.vhd was successful.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
run
run
run
run
run
run
run
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
# ** Fatal: (vsim-3348) Port length (11) does not match actual length (10) for port "/lumainterpolation/V1/a0".
#    Time: 0 ps  Iteration: 0  Instance: /lumainterpolation/V1 File: /home/jones/Projetos/TesteProjeto/ProjetoTestes/FME/RTL/F_triplo.vhd Line: 8
# FATAL ERROR while loading design
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.lumainterpolation
# vsim work.lumainterpolation 
# Start time: 14:08:03 on Aug 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
run
run
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 4 errors.
# 5 compiles, 1 failed with 4 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 3 errors.
# 5 compiles, 1 failed with 3 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 3 errors.
# 5 compiles, 1 failed with 3 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd failed with 4 errors.
# 5 compiles, 1 failed with 4 errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
run
run
run
run
run
run
run
run
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.lumainterpolation(arc)
# Loading work.f_triplo(circuits)
# Loading work.f_up(circuits)
# Loading work.f_middle(circuits)
# Loading work.f_down(circuits)
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of F_down.vhd was successful.
# Compile of F_middle.vhd was successful.
# Compile of F_triplo.vhd was successful.
# Compile of F_up.vhd was successful.
# Compile of LumaInterpolation.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# End time: 09:42:18 on Aug 11,2017, Elapsed time: 43:34:15
# Errors: 3, Warnings: 1
