Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug  2 16:09:09 2023
| Host         : ABRA_A5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     60          
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (214)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (214)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: disp/hundreds_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/hundreds_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/hundreds_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/hundreds_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/hundreds_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/ones_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/ones_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/tens_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/tens_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/thousands_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/thousands_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/thousands_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/thousands_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: disp/thousands_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: disp/yavas_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: hz10/clk_out_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.720        0.000                      0                   83        0.263        0.000                      0                   83        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.720        0.000                      0                   83        0.263        0.000                      0                   83        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.704ns (18.570%)  route 3.087ns (81.430%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.964     8.938    seg7/digit_select_0
    SLICE_X58Y19         FDRE                                         r  seg7/digit_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    seg7/CLK
    SLICE_X58Y19         FDRE                                         r  seg7/digit_timer_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    seg7/digit_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.704ns (18.570%)  route 3.087ns (81.430%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.964     8.938    seg7/digit_select_0
    SLICE_X58Y19         FDRE                                         r  seg7/digit_timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    seg7/CLK
    SLICE_X58Y19         FDRE                                         r  seg7/digit_timer_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    seg7/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.704ns (18.570%)  route 3.087ns (81.430%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.964     8.938    seg7/digit_select_0
    SLICE_X58Y19         FDRE                                         r  seg7/digit_timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    seg7/CLK
    SLICE_X58Y19         FDRE                                         r  seg7/digit_timer_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    seg7/digit_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.704ns (18.570%)  route 3.087ns (81.430%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.964     8.938    seg7/digit_select_0
    SLICE_X58Y19         FDRE                                         r  seg7/digit_timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    seg7/CLK
    SLICE_X58Y19         FDRE                                         r  seg7/digit_timer_reg[16]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDRE (Setup_fdre_C_R)       -0.429    14.658    seg7/digit_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.704ns (19.259%)  route 2.951ns (80.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.829     8.803    seg7/digit_select_0
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.510    14.851    seg7/CLK
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[5]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    seg7/digit_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.704ns (19.259%)  route 2.951ns (80.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.829     8.803    seg7/digit_select_0
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.510    14.851    seg7/CLK
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[6]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    seg7/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.704ns (19.259%)  route 2.951ns (80.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.829     8.803    seg7/digit_select_0
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.510    14.851    seg7/CLK
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[7]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    seg7/digit_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.704ns (19.259%)  route 2.951ns (80.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.829     8.803    seg7/digit_select_0
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.510    14.851    seg7/CLK
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[8]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    seg7/digit_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.704ns (19.282%)  route 2.947ns (80.718%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.824     8.798    seg7/digit_select_0
    SLICE_X59Y17         FDRE                                         r  seg7/digit_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.510    14.851    seg7/CLK
    SLICE_X59Y17         FDRE                                         r  seg7/digit_timer_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    seg7/digit_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 seg7/digit_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.704ns (20.111%)  route 2.797ns (79.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  seg7/digit_timer_reg[9]/Q
                         net (fo=2, routed)           1.325     6.928    seg7/digit_timer[9]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.124     7.052 r  seg7/digit_timer[16]_i_2/O
                         net (fo=1, routed)           0.798     7.850    seg7/digit_timer[16]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.974 r  seg7/digit_timer[16]_i_1/O
                         net (fo=19, routed)          0.674     8.648    seg7/digit_select_0
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    seg7/CLK
    SLICE_X58Y18         FDRE                                         r  seg7/digit_timer_reg[10]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X58Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    seg7/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  6.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hz10/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz10/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    hz10/CLK
    SLICE_X35Y46         FDRE                                         r  hz10/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hz10/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.168     1.754    hz10/clk_out_reg_reg_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  hz10/clk_out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.799    hz10/clk_out_reg_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  hz10/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    hz10/CLK
    SLICE_X35Y46         FDRE                                         r  hz10/clk_out_reg_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    hz10/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hz10/ctr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz10/ctr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    hz10/CLK
    SLICE_X34Y46         FDRE                                         r  hz10/ctr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  hz10/ctr_reg_reg[15]/Q
                         net (fo=2, routed)           0.125     1.735    hz10/ctr_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  hz10/ctr_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.845    hz10/ctr_reg0_carry__2_n_5
    SLICE_X34Y46         FDRE                                         r  hz10/ctr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    hz10/CLK
    SLICE_X34Y46         FDRE                                         r  hz10/ctr_reg_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    hz10/ctr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hz10/ctr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz10/ctr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    hz10/CLK
    SLICE_X34Y44         FDRE                                         r  hz10/ctr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  hz10/ctr_reg_reg[7]/Q
                         net (fo=2, routed)           0.125     1.735    hz10/ctr_reg[7]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  hz10/ctr_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    hz10/ctr_reg0_carry__0_n_5
    SLICE_X34Y44         FDRE                                         r  hz10/ctr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    hz10/CLK
    SLICE_X34Y44         FDRE                                         r  hz10/ctr_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    hz10/ctr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 hz10/ctr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz10/ctr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    hz10/CLK
    SLICE_X34Y47         FDRE                                         r  hz10/ctr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  hz10/ctr_reg_reg[19]/Q
                         net (fo=2, routed)           0.126     1.736    hz10/ctr_reg[19]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  hz10/ctr_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.846    hz10/ctr_reg0_carry__3_n_5
    SLICE_X34Y47         FDRE                                         r  hz10/ctr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.959    hz10/CLK
    SLICE_X34Y47         FDRE                                         r  hz10/ctr_reg_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    hz10/ctr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hz10/ctr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz10/ctr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    hz10/CLK
    SLICE_X34Y45         FDRE                                         r  hz10/ctr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  hz10/ctr_reg_reg[11]/Q
                         net (fo=2, routed)           0.127     1.736    hz10/ctr_reg[11]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  hz10/ctr_reg0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.846    hz10/ctr_reg0_carry__1_n_5
    SLICE_X34Y45         FDRE                                         r  hz10/ctr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    hz10/CLK
    SLICE_X34Y45         FDRE                                         r  hz10/ctr_reg_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    hz10/ctr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 hz10/ctr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz10/ctr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    hz10/CLK
    SLICE_X34Y43         FDRE                                         r  hz10/ctr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  hz10/ctr_reg_reg[3]/Q
                         net (fo=2, routed)           0.127     1.736    hz10/ctr_reg[3]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  hz10/ctr_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.846    hz10/ctr_reg0_carry_n_5
    SLICE_X34Y43         FDRE                                         r  hz10/ctr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    hz10/CLK
    SLICE_X34Y43         FDRE                                         r  hz10/ctr_reg_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    hz10/ctr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hz10/ctr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hz10/ctr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.299ns (72.019%)  route 0.116ns (27.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    hz10/CLK
    SLICE_X35Y43         FDRE                                         r  hz10/ctr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hz10/ctr_reg_reg[0]/Q
                         net (fo=3, routed)           0.116     1.702    hz10/ctr_reg[0]
    SLICE_X34Y43         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.860 r  hz10/ctr_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.860    hz10/ctr_reg0_carry_n_7
    SLICE_X34Y43         FDRE                                         r  hz10/ctr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    hz10/CLK
    SLICE_X34Y43         FDRE                                         r  hz10/ctr_reg_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.592    hz10/ctr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 seg7/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X59Y17         FDRE                                         r  seg7/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  seg7/digit_timer_reg[0]/Q
                         net (fo=3, routed)           0.179     1.791    seg7/digit_timer[0]
    SLICE_X59Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  seg7/digit_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    seg7/digit_timer[0]_i_1_n_0
    SLICE_X59Y17         FDRE                                         r  seg7/digit_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    seg7/CLK
    SLICE_X59Y17         FDRE                                         r  seg7/digit_timer_reg[0]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.091     1.562    seg7/digit_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 seg7/digit_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg7/digit_timer_reg[7]/Q
                         net (fo=2, routed)           0.134     1.746    seg7/digit_timer[7]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  seg7/digit_timer0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.857    seg7/digit_timer0_carry__0_n_5
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    seg7/CLK
    SLICE_X58Y17         FDRE                                         r  seg7/digit_timer_reg[7]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    seg7/digit_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 seg7/digit_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/digit_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    seg7/CLK
    SLICE_X58Y16         FDRE                                         r  seg7/digit_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  seg7/digit_timer_reg[3]/Q
                         net (fo=2, routed)           0.134     1.747    seg7/digit_timer[3]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  seg7/digit_timer0_carry/O[2]
                         net (fo=1, routed)           0.000     1.858    seg7/digit_timer0_carry_n_5
    SLICE_X58Y16         FDRE                                         r  seg7/digit_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    seg7/CLK
    SLICE_X58Y16         FDRE                                         r  seg7/digit_timer_reg[3]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    seg7/digit_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   hz10/clk_out_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   hz10/ctr_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   hz10/ctr_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   hz10/ctr_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   hz10/ctr_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   hz10/ctr_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   hz10/ctr_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   hz10/ctr_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   hz10/ctr_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   hz10/clk_out_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   hz10/clk_out_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   hz10/ctr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   hz10/ctr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   hz10/clk_out_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   hz10/clk_out_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   hz10/ctr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   hz10/ctr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   hz10/ctr_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 4.262ns (67.445%)  route 2.057ns (32.555%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         LDCE                         0.000     0.000 r  seg7/seg_reg[0]/G
    SLICE_X65Y14         LDCE (EnToQ_ldce_G_Q)        0.751     0.751 r  seg7/seg_reg[0]/Q
                         net (fo=1, routed)           2.057     2.808    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.319 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.319    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.228ns  (logic 4.346ns (69.779%)  route 1.882ns (30.221%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDCE                         0.000     0.000 r  seg7/seg_reg[1]/G
    SLICE_X64Y16         LDCE (EnToQ_ldce_G_Q)        0.817     0.817 r  seg7/seg_reg[1]/Q
                         net (fo=1, routed)           1.882     2.699    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.228 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.228    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 4.271ns (69.600%)  route 1.865ns (30.400%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         LDCE                         0.000     0.000 r  seg7/seg_reg[4]/G
    SLICE_X65Y14         LDCE (EnToQ_ldce_G_Q)        0.751     0.751 r  seg7/seg_reg[4]/Q
                         net (fo=1, routed)           1.865     2.616    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.136 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.136    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 4.352ns (71.659%)  route 1.721ns (28.341%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDCE                         0.000     0.000 r  seg7/seg_reg[2]/G
    SLICE_X64Y16         LDCE (EnToQ_ldce_G_Q)        0.817     0.817 r  seg7/seg_reg[2]/Q
                         net (fo=1, routed)           1.721     2.538    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.073 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.073    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 4.353ns (71.763%)  route 1.713ns (28.237%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         LDCE                         0.000     0.000 r  seg7/seg_reg[3]/G
    SLICE_X64Y16         LDCE (EnToQ_ldce_G_Q)        0.817     0.817 r  seg7/seg_reg[3]/Q
                         net (fo=1, routed)           1.713     2.530    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.065 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.065    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 4.255ns (70.229%)  route 1.804ns (29.771%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         LDCE                         0.000     0.000 r  seg7/seg_reg[5]/G
    SLICE_X65Y14         LDCE (EnToQ_ldce_G_Q)        0.751     0.751 r  seg7/seg_reg[5]/Q
                         net (fo=1, routed)           1.804     2.555    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.059 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.059    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.282ns (71.859%)  route 1.677ns (28.141%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         LDCE                         0.000     0.000 r  seg7/seg_reg[6]/G
    SLICE_X65Y13         LDCE (EnToQ_ldce_G_Q)        0.751     0.751 r  seg7/seg_reg[6]/Q
                         net (fo=1, routed)           1.677     2.428    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.959 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.959    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.933ns  (logic 2.244ns (45.488%)  route 2.689ns (54.512%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  disp/sayac_reg[3]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/sayac_reg[3]/Q
                         net (fo=2, routed)           1.041     1.497    disp/sayac_reg[3]
    SLICE_X59Y28         LUT6 (Prop_lut6_I4_O)        0.124     1.621 r  disp/yavas_clk_i_6/O
                         net (fo=1, routed)           0.577     2.198    disp/yavas_clk_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.322 r  disp/yavas_clk_i_2/O
                         net (fo=3, routed)           1.062     3.384    disp/yavas_clk_i_2_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     3.508 r  disp/sayac[0]_i_3/O
                         net (fo=1, routed)           0.000     3.508    disp/sayac[0]_i_3_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.906 r  disp/sayac_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    disp/sayac_reg[0]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  disp/sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.020    disp/sayac_reg[4]_i_1_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  disp/sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    disp/sayac_reg[8]_i_1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  disp/sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.257    disp/sayac_reg[12]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.371 r  disp/sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.371    disp/sayac_reg[16]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.485 r  disp/sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.485    disp/sayac_reg[20]_i_1_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  disp/sayac_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.599    disp/sayac_reg[24]_i_1_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.933 r  disp/sayac_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.933    disp/sayac_reg[28]_i_1_n_6
    SLICE_X58Y28         FDRE                                         r  disp/sayac_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.912ns  (logic 2.223ns (45.255%)  route 2.689ns (54.745%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  disp/sayac_reg[3]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/sayac_reg[3]/Q
                         net (fo=2, routed)           1.041     1.497    disp/sayac_reg[3]
    SLICE_X59Y28         LUT6 (Prop_lut6_I4_O)        0.124     1.621 r  disp/yavas_clk_i_6/O
                         net (fo=1, routed)           0.577     2.198    disp/yavas_clk_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.322 r  disp/yavas_clk_i_2/O
                         net (fo=3, routed)           1.062     3.384    disp/yavas_clk_i_2_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     3.508 r  disp/sayac[0]_i_3/O
                         net (fo=1, routed)           0.000     3.508    disp/sayac[0]_i_3_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.906 r  disp/sayac_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    disp/sayac_reg[0]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  disp/sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.020    disp/sayac_reg[4]_i_1_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  disp/sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    disp/sayac_reg[8]_i_1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  disp/sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.257    disp/sayac_reg[12]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.371 r  disp/sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.371    disp/sayac_reg[16]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.485 r  disp/sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.485    disp/sayac_reg[20]_i_1_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  disp/sayac_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.599    disp/sayac_reg[24]_i_1_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.912 r  disp/sayac_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.912    disp/sayac_reg[28]_i_1_n_4
    SLICE_X58Y28         FDRE                                         r  disp/sayac_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.838ns  (logic 2.149ns (44.417%)  route 2.689ns (55.583%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  disp/sayac_reg[3]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp/sayac_reg[3]/Q
                         net (fo=2, routed)           1.041     1.497    disp/sayac_reg[3]
    SLICE_X59Y28         LUT6 (Prop_lut6_I4_O)        0.124     1.621 r  disp/yavas_clk_i_6/O
                         net (fo=1, routed)           0.577     2.198    disp/yavas_clk_i_6_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.322 r  disp/yavas_clk_i_2/O
                         net (fo=3, routed)           1.062     3.384    disp/yavas_clk_i_2_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     3.508 r  disp/sayac[0]_i_3/O
                         net (fo=1, routed)           0.000     3.508    disp/sayac[0]_i_3_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.906 r  disp/sayac_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    disp/sayac_reg[0]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  disp/sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.020    disp/sayac_reg[4]_i_1_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  disp/sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    disp/sayac_reg[8]_i_1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  disp/sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.257    disp/sayac_reg[12]_i_1_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.371 r  disp/sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.371    disp/sayac_reg[16]_i_1_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.485 r  disp/sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.485    disp/sayac_reg[20]_i_1_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.599 r  disp/sayac_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.599    disp/sayac_reg[24]_i_1_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.838 r  disp/sayac_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.838    disp/sayac_reg[28]_i_1_n_5
    SLICE_X58Y28         FDRE                                         r  disp/sayac_reg[30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/sayac_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/yavas_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  disp/sayac_reg[2]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/sayac_reg[2]/Q
                         net (fo=3, routed)           0.065     0.206    disp/sayac_reg[2]
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.251 r  disp/yavas_clk_i_1/O
                         net (fo=1, routed)           0.000     0.251    disp/yavas_clk_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  disp/yavas_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/metro_konumu_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/metro_konumu_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE                         0.000     0.000 r  disp/metro_konumu_reg[0]/C
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/metro_konumu_reg[0]/Q
                         net (fo=52, routed)          0.121     0.262    disp/metro_konumu_reg_n_0_[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  disp/metro_konumu[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    disp/metro_konumu[2]_i_1_n_0
    SLICE_X60Y15         FDRE                                         r  disp/metro_konumu_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/metro_konumu_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/metro_konumu_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.352%)  route 0.138ns (42.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE                         0.000     0.000 r  disp/metro_konumu_reg[1]/C
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/metro_konumu_reg[1]/Q
                         net (fo=54, routed)          0.138     0.279    disp/metro_konumu_reg_n_0_[1]
    SLICE_X61Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.324 r  disp/metro_konumu[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    disp/metro_konumu[1]_i_1_n_0
    SLICE_X61Y16         FDRE                                         r  disp/metro_konumu_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.248ns (64.890%)  route 0.134ns (35.110%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE                         0.000     0.000 r  disp/counter_reg[0]/C
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/counter_reg[0]/Q
                         net (fo=56, routed)          0.134     0.275    disp/counter[0]
    SLICE_X63Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.320 r  disp/ones[1]_i_2/O
                         net (fo=1, routed)           0.000     0.320    disp/ones[1]_i_2_n_0
    SLICE_X63Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     0.382 r  disp/ones_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    disp/ones_reg[1]_i_1_n_0
    SLICE_X63Y15         FDRE                                         r  disp/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  disp/sayac_reg[10]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/sayac_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    disp/sayac_reg[10]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  disp/sayac_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    disp/sayac_reg[8]_i_1_n_5
    SLICE_X58Y23         FDRE                                         r  disp/sayac_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  disp/sayac_reg[14]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/sayac_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    disp/sayac_reg[14]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  disp/sayac_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    disp/sayac_reg[12]_i_1_n_5
    SLICE_X58Y24         FDRE                                         r  disp/sayac_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE                         0.000     0.000 r  disp/sayac_reg[18]/C
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/sayac_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    disp/sayac_reg[18]
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  disp/sayac_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    disp/sayac_reg[16]_i_1_n_5
    SLICE_X58Y25         FDRE                                         r  disp/sayac_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE                         0.000     0.000 r  disp/sayac_reg[22]/C
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/sayac_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    disp/sayac_reg[22]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  disp/sayac_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    disp/sayac_reg[20]_i_1_n_5
    SLICE_X58Y26         FDRE                                         r  disp/sayac_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  disp/sayac_reg[26]/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/sayac_reg[26]/Q
                         net (fo=2, routed)           0.133     0.274    disp/sayac_reg[26]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  disp/sayac_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    disp/sayac_reg[24]_i_1_n_5
    SLICE_X58Y27         FDRE                                         r  disp/sayac_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/sayac_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp/sayac_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE                         0.000     0.000 r  disp/sayac_reg[30]/C
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp/sayac_reg[30]/Q
                         net (fo=2, routed)           0.133     0.274    disp/sayac_reg[30]
    SLICE_X58Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  disp/sayac_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    disp/sayac_reg[28]_i_1_n_5
    SLICE_X58Y28         FDRE                                         r  disp/sayac_reg[30]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 4.451ns (57.396%)  route 3.304ns (42.604%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          1.200     6.768    seg7/digit_select[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.327     7.095 r  seg7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.104     9.198    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.903 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.903    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.563ns  (logic 4.464ns (59.026%)  route 3.099ns (40.974%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          1.202     6.770    seg7/digit_select[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.327     7.097 r  seg7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.897     8.993    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.712 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.712    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.306ns  (logic 4.217ns (57.721%)  route 3.089ns (42.279%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          1.200     6.768    seg7/digit_select[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  seg7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.889     8.955    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.454 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.454    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 4.241ns (58.956%)  route 2.952ns (41.044%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          1.202     6.770    seg7/digit_select[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.299     7.069 r  seg7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.750     8.819    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.342 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.342    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.571ns  (logic 0.718ns (27.924%)  route 1.853ns (72.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          1.303     6.870    disp/digit_select[1]
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.299     7.169 r  disp/seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.550     7.720    seg7/D[3]
    SLICE_X64Y16         LDCE                                         r  seg7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.527ns  (logic 0.718ns (28.415%)  route 1.809ns (71.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          1.269     6.837    disp/digit_select[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I4_O)        0.299     7.136 r  disp/seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.539     7.675    seg7/D[0]
    SLICE_X65Y13         LDCE                                         r  seg7/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 0.580ns (24.488%)  route 1.788ns (75.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          1.176     6.780    disp/digit_select[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  disp/seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.613     7.517    seg7/D[4]
    SLICE_X64Y16         LDCE                                         r  seg7/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 0.718ns (30.580%)  route 1.630ns (69.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          1.157     6.724    disp/digit_select[1]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.299     7.023 r  disp/seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.473     7.496    seg7/D[5]
    SLICE_X64Y16         LDCE                                         r  seg7/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 0.718ns (32.967%)  route 1.460ns (67.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          1.081     6.648    disp/digit_select[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I4_O)        0.299     6.947 r  disp/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     7.326    seg7/D[6]
    SLICE_X65Y14         LDCE                                         r  seg7/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.028ns  (logic 0.718ns (35.407%)  route 1.310ns (64.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          0.987     6.554    disp/digit_select[1]
    SLICE_X63Y14         LUT6 (Prop_lut6_I4_O)        0.299     6.853 r  disp/seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.323     7.176    seg7/D[2]
    SLICE_X65Y14         LDCE                                         r  seg7/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.186ns (34.414%)  route 0.354ns (65.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.299     1.911    disp/digit_select[0]
    SLICE_X64Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.956 r  disp/seg_reg[5]_i_1/O
                         net (fo=1, routed)           0.056     2.012    seg7/D[1]
    SLICE_X65Y14         LDCE                                         r  seg7/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.186ns (30.640%)  route 0.421ns (69.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.305     1.917    disp/digit_select[0]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.962 r  disp/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     2.078    seg7/D[6]
    SLICE_X65Y14         LDCE                                         r  seg7/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.089%)  route 0.476ns (71.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.294     1.906    disp/digit_select[0]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.951 r  disp/seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.182     2.133    seg7/D[0]
    SLICE_X65Y13         LDCE                                         r  seg7/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.186ns (27.452%)  route 0.492ns (72.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.391     2.003    disp/digit_select[0]
    SLICE_X63Y14         LUT6 (Prop_lut6_I3_O)        0.045     2.048 r  disp/seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.101     2.149    seg7/D[2]
    SLICE_X65Y14         LDCE                                         r  seg7/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.186ns (24.249%)  route 0.581ns (75.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.384     1.996    disp/digit_select[0]
    SLICE_X64Y14         LUT6 (Prop_lut6_I3_O)        0.045     2.041 r  disp/seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.197     2.238    seg7/D[3]
    SLICE_X64Y16         LDCE                                         r  seg7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.791ns  (logic 0.186ns (23.519%)  route 0.605ns (76.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.435     2.047    disp/digit_select[0]
    SLICE_X64Y13         LUT6 (Prop_lut6_I3_O)        0.045     2.092 r  disp/seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.170     2.262    seg7/D[5]
    SLICE_X64Y16         LDCE                                         r  seg7/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.227ns (27.359%)  route 0.603ns (72.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  seg7/digit_select_reg[1]/Q
                         net (fo=14, routed)          0.383     1.982    disp/digit_select[1]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.099     2.081 r  disp/seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.220     2.301    seg7/D[4]
    SLICE_X64Y16         LDCE                                         r  seg7/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.410ns (60.334%)  route 0.927ns (39.666%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.533     2.145    seg7/digit_select[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.045     2.190 r  seg7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.584    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.808 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.808    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.386ns (58.699%)  route 0.975ns (41.301%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.533     2.145    seg7/digit_select[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     2.190 r  seg7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.633    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.833 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.833    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.462ns (59.691%)  route 0.988ns (40.309%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    seg7/CLK
    SLICE_X62Y18         FDRE                                         r  seg7/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  seg7/digit_select_reg[0]/Q
                         net (fo=14, routed)          0.533     2.145    seg7/digit_select[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.043     2.188 r  seg7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.643    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.921 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.921    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





