BitMem:3:2:2:0:0
ComponentInput:ComponentInput:ComponentOutput:ComponentOutput:NotGate:AndGate:OrGate:NotGate
120.0,70.0:120.0,120.0:620.0,70.0:620.0,120.0:271.0,64.0:356.0,72.0:352.0,136.0:436.0,146.0
::5,0:7,0:0,0:4,0;6,0:5,0;1,0:6,0
true;:true;:true;:true;:true;:true;:true;:false;
0:1:0:1::::
