WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2549383 heartbeat IPC: 3.923 cumulative IPC: 3.923 (Simulation time: 00 hr 02 min 19 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2549384 cumulative IPC: 3.923 (Simulation time: 00 hr 02 min 19 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2549384 cumulative IPC: 3.923 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 12420345 heartbeat IPC: 1.013 cumulative IPC: 1.013 (Simulation time: 00 hr 05 min 42 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 9870962 cumulative IPC: 1.013 (Simulation time: 00 hr 05 min 42 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 9870962 cumulative IPC: 1.013 (Simulation time: 00 hr 05 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_2520B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.013 instructions: 10000000 cycles: 9870962
CPU 0 Branch Prediction Accuracy: 95.66% MPKI: 3.654 Average ROB Occupancy at Mispredict: 279.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0387
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.58
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0395

LLC TOTAL        ACCESS:     141402 HIT:      32908 MISS:     108494
LLC LOAD         ACCESS:     117420 HIT:      16866 MISS:     100554
LLC RFO          ACCESS:      11756 HIT:       3823 MISS:       7933
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      12217 HIT:      12217 MISS:          0
LLC TRANSLATION  ACCESS:          9 HIT:          2 MISS:          7
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 329.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1944179 HIT:    1932585 MISS:      11594
cpu0_DTLB LOAD         ACCESS:    1944179 HIT:    1932585 MISS:      11594
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.207 cycles
cpu0_ITLB TOTAL        ACCESS:        964 HIT:        964 MISS:          0
cpu0_ITLB LOAD         ACCESS:        964 HIT:        964 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2320206 HIT:     941086 MISS:    1379120
cpu0_L1D LOAD         ACCESS:    2189697 HIT:     866575 MISS:    1323122
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     130500 HIT:      74511 MISS:      55989
cpu0_L1D TRANSLATION  ACCESS:          9 HIT:          0 MISS:          9
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.11 cycles
cpu0_L1I TOTAL        ACCESS:       1078 HIT:       1077 MISS:          1
cpu0_L1I LOAD         ACCESS:       1078 HIT:       1077 MISS:          1
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 239 cycles
cpu0_L2C TOTAL        ACCESS:     153027 HIT:      23822 MISS:     129205
cpu0_L2C LOAD         ACCESS:     128460 HIT:      11040 MISS:     117420
cpu0_L2C RFO          ACCESS:      11963 HIT:        207 MISS:      11756
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      12595 HIT:      12575 MISS:         20
cpu0_L2C TRANSLATION  ACCESS:          9 HIT:          0 MISS:          9
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 297.6 cycles
cpu0_STLB TOTAL        ACCESS:       6483 HIT:       6474 MISS:          9
cpu0_STLB LOAD         ACCESS:       6483 HIT:       6474 MISS:          9
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 492.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      71298
  ROW_BUFFER_MISS:      37007
 AVG DBUS CONGESTED CYCLE: 3.89
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2059
  FULL:       6643
