
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[0].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[1].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[2].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[3].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[4].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[5].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[6].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[7].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[8].color_table_i2default:defaultZ1-454
Û
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2=
)vga_i/vga_bram_i/genblk1[9].color_table_i2default:defaultZ1-454
Ü
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2>
*vga_i/vga_bram_i/genblk1[10].color_table_i2default:defaultZ1-454
Ü
-Reading design checkpoint '%s' for cell '%s'
275*project2T
@U:/public/VGA_PS/VGA_PS.runs/color_table_synth_1/color_table.dcp2default:default2>
*vga_i/vga_bram_i/genblk1[11].color_table_i2default:defaultZ1-454
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1382default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
–
Loading clock regions from %s
13*device2_
KC:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
—
Loading clock buffers from %s
11*device2`
LC:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
—
&Loading clock placement rules from %s
318*place2W
CC:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
•
)Loading package pin functions from %s...
17*device2S
?C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
“
Loading package from %s
16*device2b
NC:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
Š
Loading io standards from %s
15*device2T
@C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[0].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[0].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[1].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[1].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[2].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[2].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[3].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[3].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[4].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[4].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[5].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[5].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[6].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[6].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[7].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[7].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[8].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[8].color_table_i2default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[9].color_table_i2default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[9].color_table_i2default:defaultZ20-847
ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2>
*vga_i/vga_bram_i/genblk1[10].color_table_i2default:defaultZ20-848
ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2>
*vga_i/vga_bram_i/genblk1[10].color_table_i2default:defaultZ20-847
ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2>
*vga_i/vga_bram_i/genblk1[11].color_table_i2default:defaultZ20-848
ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2o
[U:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table_early.xdc2default:default2>
*vga_i/vga_bram_i/genblk1[11].color_table_i2default:defaultZ20-847
•
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2G
3system_wrapper_i/system_i/processing_system7_0/inst2default:defaultZ20-848
Û
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2

iostandard2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
302default:default8@Z29-160
Ü
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2
PACKAGE_PIN2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
312default:default8@Z29-160
Õ
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2
slew2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
322default:default8@Z29-160
Ö
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2
drive2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
332default:default8@Z29-160
Þ
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
342default:default8@Z29-160
Û
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2

iostandard2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
362default:default8@Z29-160
Ü
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2
PACKAGE_PIN2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
372default:default8@Z29-160
Õ
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2
slew2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
382default:default8@Z29-160
Ö
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2
drive2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
392default:default8@Z29-160
Þ
^Cannot set scoped property '%s', because the property does not exist for objects of type '%s'.335*netlist2!
PIO_DIRECTION2default:default2
pin2default:default2‰
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2
402default:default8@Z29-160
ž
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
su:/public/VGA_PS/VGA_PS.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2G
3system_wrapper_i/system_i/processing_system7_0/inst2default:defaultZ20-847
›
Parsing XDC File [%s]
179*designutils2e
QU:/public/VGA_PS/VGA_PS.srcs/constrs_1/imports/VGA_HDMI_Starter/zedboard_hdmi.xdc2default:defaultZ20-179
¤
Finished Parsing XDC File [%s]
178*designutils2e
QU:/public/VGA_PS/VGA_PS.srcs/constrs_1/imports/VGA_HDMI_Starter/zedboard_hdmi.xdc2default:defaultZ20-178
œ
Parsing XDC File [%s]
179*designutils2f
RU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp/system_top.xdc2default:defaultZ20-179
¥
Finished Parsing XDC File [%s]
178*designutils2f
RU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp/system_top.xdc2default:defaultZ20-178
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[0].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[0].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[1].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[1].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[2].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[2].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[3].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[3].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[4].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[4].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[5].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[5].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[6].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[6].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[7].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[7].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[8].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[8].color_table_i2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[9].color_table_i2default:defaultZ20-848
õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2=
)vga_i/vga_bram_i/genblk1[9].color_table_i2default:defaultZ20-847
í
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2>
*vga_i/vga_bram_i/genblk1[10].color_table_i2default:defaultZ20-848
ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2>
*vga_i/vga_bram_i/genblk1[10].color_table_i2default:defaultZ20-847
í
$Parsing XDC File [%s] for cell '%s'
848*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2>
*vga_i/vga_bram_i/genblk1[11].color_table_i2default:defaultZ20-848
ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2i
UU:/public/VGA_PS/VGA_PS.runs/impl_1/.Xil/Vivado-6052-DANA307-08/dcp_2/color_table.xdc2default:default2>
*vga_i/vga_bram_i/genblk1[11].color_table_i2default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:192default:default2
00:00:222default:default2
884.3132default:default2
698.2812default:defaultZ17-268


End Record