#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 16 17:36:54 2025
# Process ID: 8471
# Current directory: /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1
# Command line: vivado -log design_1_v_gamma_lut_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_gamma_lut_0_0.tcl
# Log file: /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/design_1_v_gamma_lut_0_0.vds
# Journal file: /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/vivado.jou
# Running On: Asus-Vivobook, OS: Linux, CPU Frequency: 3893.669 MHz, CPU Physical cores: 12, Host memory: 16420 MB
#-----------------------------------------------------------
source design_1_v_gamma_lut_0_0.tcl -notrace
Converted RTL already exists. Skipping compile_c
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_gamma_lut_0_0
Command: synth_design -top design_1_v_gamma_lut_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8658
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2917.480 ; gain = 236.801 ; free physical = 1716 ; free virtual = 4163
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 144.142
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3910.797; parent = 2923.422; children = 987.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/synth/design_1_v_gamma_lut_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_v_gamma_lut' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_CTRL_s_axi' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_CTRL_s_axi_ram' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_CTRL_s_axi.v:701]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_CTRL_s_axi_ram' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_CTRL_s_axi.v:701]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_CTRL_s_axi.v:341]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_CTRL_s_axi' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_flow_control_loop_pipe_sequential_init' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_reg_unsigned_short_s' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_reg_unsigned_short_s' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_regslice_both' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_regslice_both' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_regslice_both__parameterized0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_regslice_both__parameterized0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_regslice_both__parameterized1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_regslice_both__parameterized1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_Gamma' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_lut_0_V_0_RAM_AUTO_1R1W' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_lut_0_V_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_lut_0_V_0_RAM_AUTO_1R1W' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_lut_0_V_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_Gamma' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_fifo_w30_d16_S' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_fifo_w30_d16_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_fifo_w30_d16_S_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_fifo_w30_d16_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_fifo_w30_d16_S_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_fifo_w30_d16_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_fifo_w30_d16_S' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_fifo_w30_d16_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_v_gamma_lut' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0' (0#1) [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/synth/design_1_v_gamma_lut_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_CTRL_s_axi.v:419]
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[4] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[3] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[2] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[1] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[0] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[4] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[3] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[2] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[1] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[0] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[4] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[3] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[2] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[1] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[0] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[4] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[3] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[2] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[1] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[0] in module design_1_v_gamma_lut_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[4] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[3] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[2] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[4] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[3] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[2] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[4] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[3] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[2] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[1] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[0] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[4] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[3] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[2] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[1] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[0] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_282_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_0_q0[15] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_0_q0[14] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_0_q0[13] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_0_q0[12] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_0_q0[11] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_0_q0[10] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_1_q0[15] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_1_q0[14] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_1_q0[13] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_1_q0[12] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_1_q0[11] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_1_q0[10] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_2_q0[15] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_2_q0[14] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_2_q0[13] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_2_q0[12] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_2_q0[11] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gamma_lut_2_q0[10] in module design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_gamma_lut_0_0_Gamma_lut_0_V_0_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[4] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[3] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[2] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[4] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[3] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[2] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[4] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[3] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[2] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[1] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_num_data_valid[0] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[4] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[3] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[2] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[1] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgGamma_fifo_cap[0] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[15] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[14] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[13] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[12] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[11] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[15] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[14] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[13] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[12] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[11] in module design_1_v_gamma_lut_0_0_Gamma is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_gamma_lut_0_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TDATA[31] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TDATA[30] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TKEEP[3] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TKEEP[2] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TKEEP[1] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TKEEP[0] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TSTRB[3] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TSTRB[2] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TSTRB[1] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_video_TSTRB[0] in module design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3001.387 ; gain = 320.707 ; free physical = 1244 ; free virtual = 3705
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 144.142
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3988.766; parent = 3001.391; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.199 ; gain = 338.520 ; free physical = 1139 ; free virtual = 3600
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 144.142
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4006.578; parent = 3019.203; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.199 ; gain = 338.520 ; free physical = 1122 ; free virtual = 3583
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 144.142
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4006.578; parent = 3019.203; children = 987.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.199 ; gain = 0.000 ; free physical = 1024 ; free virtual = 3486
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.949 ; gain = 0.000 ; free physical = 813 ; free virtual = 3259
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3184.949 ; gain = 0.000 ; free physical = 837 ; free virtual = 3284
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3184.949 ; gain = 504.270 ; free physical = 2331 ; free virtual = 4779
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 144.142
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.312; parent = 3152.938; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3184.949 ; gain = 504.270 ; free physical = 2331 ; free virtual = 4779
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 145.977
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.312; parent = 3152.938; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3184.949 ; gain = 504.270 ; free physical = 2435 ; free virtual = 4883
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 145.977
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.312; parent = 3152.938; children = 987.375
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_191_reg' and it is trimmed from '11' to '10' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_Pipeline_VITIS_LOOP_270_1.v:175]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "design_1_v_gamma_lut_0_0_Gamma_lut_0_V_0_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3184.949 ; gain = 504.270 ; free physical = 2770 ; free virtual = 5222
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 145.977
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.312; parent = 3152.938; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 11    
	               30 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 129   
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 3     
	              10K Bit	(1024 X 10 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 14    
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 107   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '32' to '30' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_regslice_both.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '32' to '30' bits. [/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_regslice_both.v:91]
RAM ("inst/CTRL_s_axi_U/int_gamma_lut_0/mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/CTRL_s_axi_U/int_gamma_lut_1/mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/CTRL_s_axi_U/int_gamma_lut_2/mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/Gamma_U0/lut_0_V_0_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Gamma_U0/lut_0_V_0_U/ram_reg"
RAM ("inst/Gamma_U0/lut_1_V_0_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Gamma_U0/lut_1_V_0_U/ram_reg"
RAM ("inst/Gamma_U0/lut_2_V_0_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Gamma_U0/lut_2_V_0_U/ram_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3184.949 ; gain = 504.270 ; free physical = 4253 ; free virtual = 6707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2163.543; parent = 2019.401; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.312; parent = 3152.938; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | CTRL_s_axi_U/int_gamma_lut_0/mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst        | CTRL_s_axi_U/int_gamma_lut_1/mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst        | CTRL_s_axi_U/int_gamma_lut_2/mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst        | Gamma_U0/lut_0_V_0_U/ram_reg         | 1 K x 10(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | Gamma_U0/lut_1_V_0_U/ram_reg         | 1 K x 10(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | Gamma_U0/lut_2_V_0_U/ram_reg         | 1 K x 10(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3559.668 ; gain = 878.988 ; free physical = 1349 ; free virtual = 3824
Synthesis current peak Physical Memory [PSS] (MB): peak = 2717.551; parent = 2576.533; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4547.047; parent = 3559.672; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 780 ; free virtual = 3256
Synthesis current peak Physical Memory [PSS] (MB): peak = 2761.894; parent = 2620.876; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | CTRL_s_axi_U/int_gamma_lut_0/mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst        | CTRL_s_axi_U/int_gamma_lut_1/mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst        | CTRL_s_axi_U/int_gamma_lut_2/mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst        | Gamma_U0/lut_0_V_0_U/ram_reg         | 1 K x 10(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | Gamma_U0/lut_1_V_0_U/ram_reg         | 1 K x 10(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst        | Gamma_U0/lut_2_V_0_U/ram_reg         | 1 K x 10(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_gamma_lut_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_gamma_lut_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_gamma_lut_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_gamma_lut_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_gamma_lut_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_gamma_lut_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Gamma_U0/lut_0_V_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Gamma_U0/lut_1_V_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Gamma_U0/lut_2_V_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 741 ; free virtual = 3218
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.674; parent = 2621.656; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 620 ; free virtual = 3184
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.674; parent = 2621.656; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 609 ; free virtual = 3173
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.674; parent = 2621.656; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 600 ; free virtual = 3164
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.674; parent = 2621.656; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 594 ; free virtual = 3158
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.674; parent = 2621.656; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 588 ; free virtual = 3152
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.674; parent = 2621.656; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 587 ; free virtual = 3151
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.674; parent = 2621.656; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 30     | 30         | 30     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     6|
|2     |LUT1     |    23|
|3     |LUT2     |    61|
|4     |LUT3     |   238|
|5     |LUT4     |   102|
|6     |LUT5     |   184|
|7     |LUT6     |   172|
|8     |RAMB18E2 |     3|
|9     |RAMB36E2 |     3|
|10    |SRL16E   |    60|
|11    |FDRE     |   668|
|12    |FDSE     |    21|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3649.816 ; gain = 969.137 ; free physical = 579 ; free virtual = 3143
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.674; parent = 2621.656; children = 147.827
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.195; parent = 3649.820; children = 987.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3649.816 ; gain = 803.387 ; free physical = 617 ; free virtual = 3181
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3649.824 ; gain = 969.137 ; free physical = 617 ; free virtual = 3181
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3649.824 ; gain = 0.000 ; free physical = 713 ; free virtual = 3277
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3683.734 ; gain = 0.000 ; free physical = 594 ; free virtual = 3158
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ecee9127
INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3683.734 ; gain = 1911.180 ; free physical = 739 ; free virtual = 3303
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/design_1_v_gamma_lut_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_gamma_lut_0_0, cache-ID = 48c065556ccc4d03
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/tor_wizyjny/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_gamma_lut_0_0_synth_1/design_1_v_gamma_lut_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_gamma_lut_0_0_utilization_synth.rpt -pb design_1_v_gamma_lut_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 17:37:43 2025...
