$date
	Tue Jan 14 17:14:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module maquina_tb $end
$var wire 1 ! LED $end
$var wire 1 " G $end
$var wire 1 # F $end
$var wire 1 $ E $end
$var wire 1 % D $end
$var wire 1 & C $end
$var wire 1 ' B $end
$var wire 1 ( A $end
$var reg 1 ) clk $end
$var reg 1 * insere $end
$var reg 4 + numero [4:1] $end
$var reg 1 , reset $end
$scope module tb_maquina $end
$var wire 1 ) clk $end
$var wire 1 * insere $end
$var wire 4 - numero [4:1] $end
$var wire 1 , reset $end
$var reg 1 ( A $end
$var reg 1 ' B $end
$var reg 1 & C $end
$var reg 1 % D $end
$var reg 1 $ E $end
$var reg 1 # F $end
$var reg 1 " G $end
$var reg 1 ! LED $end
$var reg 4 . estado [3:0] $end
$var reg 4 / proximo_estado [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
bx .
bx -
0,
bx +
x*
x)
x(
x'
x&
x%
x$
x#
x"
0!
$end
#10
0"
0#
1$
0%
0&
1'
0(
b0 .
b0 /
b101 +
b101 -
1*
1)
#20
0)
#30
1!
1)
b1001 +
b1001 -
#40
0)
#50
0$
1%
1&
b1111 .
b1111 /
1)
b0 +
b0 -
#60
0)
#70
1)
0*
b1001 +
b1001 -
#80
0)
#90
1)
b1000 +
b1000 -
#100
0)
#110
1)
b1 +
b1 -
#120
0)
