.TH "CMSIS_core_bitfield" 3 "Sun Apr 16 2017" "STM32_CMSIS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_core_bitfield \- Macros for use with bit field definitions (xxx_Pos, xxx_Msk)\&.  

.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.ti -1c
.RI "#define \fB_VAL2FLD\fP(field,  \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"
.br
.RI "Mask and shift a bit field value for use in a register bit range\&. "
.ti -1c
.RI "#define \fB_FLD2VAL\fP(field,  \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"
.br
.RI "Mask and shift a register value to extract a bit filed value\&. "
.in -1c
.SH "Detailed Description"
.PP 
Macros for use with bit field definitions (xxx_Pos, xxx_Msk)\&. 


.SH "Macro Definition Documentation"
.PP 
.SS "#define _FLD2VAL(field, \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line 577 of file core_cm0\&.h\&.
.SS "#define _FLD2VAL(field, \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line 689 of file core_cm0plus\&.h\&.
.SS "#define _FLD2VAL(field, \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line 692 of file core_sc000\&.h\&.
.SS "#define _FLD2VAL(field, \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line 1333 of file core_sc300\&.h\&.
.SS "#define _FLD2VAL(field, \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line 1359 of file core_cm3\&.h\&.
.SS "#define _FLD2VAL(field, \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line 1528 of file core_cm4\&.h\&.
.SS "#define _FLD2VAL(field, \fBvalue\fP)   ((\fBvalue\fP & field ## _Msk) >> field ## _Pos)"

.PP
Mask and shift a register value to extract a bit filed value\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of register\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted bit field value\&. 
.RE
.PP

.PP
Definition at line 1736 of file core_cm7\&.h\&.
.SS "#define _VAL2FLD(field, \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line 569 of file core_cm0\&.h\&.
.SS "#define _VAL2FLD(field, \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line 681 of file core_cm0plus\&.h\&.
.SS "#define _VAL2FLD(field, \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line 684 of file core_sc000\&.h\&.
.SS "#define _VAL2FLD(field, \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line 1325 of file core_sc300\&.h\&.
.SS "#define _VAL2FLD(field, \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line 1351 of file core_cm3\&.h\&.
.SS "#define _VAL2FLD(field, \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line 1520 of file core_cm4\&.h\&.
.SS "#define _VAL2FLD(field, \fBvalue\fP)   ((\fBvalue\fP << field ## _Pos) & field ## _Msk)"

.PP
Mask and shift a bit field value for use in a register bit range\&. 
.PP
\fBParameters:\fP
.RS 4
\fIfield\fP Name of the register bit field\&. 
.br
\fIvalue\fP Value of the bit field\&. 
.RE
.PP
\fBReturns:\fP
.RS 4
Masked and shifted value\&. 
.RE
.PP

.PP
Definition at line 1728 of file core_cm7\&.h\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for STM32_CMSIS from the source code\&.
