--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml CacheController.twx CacheController.ncd -o
CacheController.twr CacheController.pcf -ucf Tutorial1.ucf

Design file:              CacheController.ncd
Physical constraint file: CacheController.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
Cache_Addr_Comp<1>    |   12.082(R)|clk_BUFGP         |   0.000|
Cache_Addr_Comp<2>    |    7.866(R)|clk_BUFGP         |   0.000|
Cache_Addr_Comp<6>    |    9.356(R)|clk_BUFGP         |   0.000|
Cache_Addr_Comp<8>    |   12.331(R)|clk_BUFGP         |   0.000|
Cache_Addr_Comp<9>    |   11.624(R)|clk_BUFGP         |   0.000|
Cache_Addr_Comp<10>   |   11.812(R)|clk_BUFGP         |   0.000|
Cache_Addr_Comp<12>   |   10.640(R)|clk_BUFGP         |   0.000|
Cache_Addr_Comp<13>   |   11.624(R)|clk_BUFGP         |   0.000|
Cache_Addr_Comp<14>   |   11.813(R)|clk_BUFGP         |   0.000|
Cache_Dout_Comp<0>    |    8.134(R)|clk_BUFGP         |   0.000|
Cache_Dout_Comp<1>    |    7.683(R)|clk_BUFGP         |   0.000|
Cache_Dout_Comp<2>    |    7.408(R)|clk_BUFGP         |   0.000|
Cache_Dout_Comp<3>    |    7.303(R)|clk_BUFGP         |   0.000|
Cache_Dout_Comp<4>    |    8.012(R)|clk_BUFGP         |   0.000|
Cache_Dout_Comp<5>    |    7.582(R)|clk_BUFGP         |   0.000|
Cache_Dout_Comp<6>    |    7.335(R)|clk_BUFGP         |   0.000|
Cache_Dout_Comp<7>    |    7.354(R)|clk_BUFGP         |   0.000|
Cache_RDY_Comp        |    8.964(R)|clk_BUFGP         |   0.000|
Cache_SRAMAddr_Comp<0>|   10.555(R)|clk_BUFGP         |   0.000|
Cache_SRAMAddr_Comp<1>|   11.178(R)|clk_BUFGP         |   0.000|
Cache_SRAMAddr_Comp<2>|   10.477(R)|clk_BUFGP         |   0.000|
Cache_SRAMAddr_Comp<4>|   11.078(R)|clk_BUFGP         |   0.000|
Cache_SRAMAddr_Comp<5>|   11.178(R)|clk_BUFGP         |   0.000|
Cache_SRAMAddr_Comp<6>|   10.971(R)|clk_BUFGP         |   0.000|
Cache_WR_RD_Comp      |    9.608(R)|clk_BUFGP         |   0.000|
Cache_memStrb_Comp    |    9.480(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<0>    |   10.789(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<1>    |    8.764(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<2>    |    9.168(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<3>    |    8.971(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<4>    |    8.793(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<6>    |    7.278(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<8>    |    7.166(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<9>    |    7.055(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<10>   |    7.937(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<12>   |    9.657(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<13>   |    9.828(R)|clk_BUFGP         |   0.000|
SDRAM_Addr_Comp<14>   |    9.278(R)|clk_BUFGP         |   0.000|
SDRAM_Din_Comp<0>     |    9.657(R)|clk_BUFGP         |   0.000|
SDRAM_Din_Comp<1>     |    9.521(R)|clk_BUFGP         |   0.000|
SDRAM_Din_Comp<2>     |    8.771(R)|clk_BUFGP         |   0.000|
SDRAM_Din_Comp<3>     |    8.701(R)|clk_BUFGP         |   0.000|
SDRAM_Din_Comp<4>     |    8.455(R)|clk_BUFGP         |   0.000|
SDRAM_Din_Comp<5>     |    8.503(R)|clk_BUFGP         |   0.000|
SDRAM_Din_Comp<6>     |    9.777(R)|clk_BUFGP         |   0.000|
SDRAM_Din_Comp<7>     |    9.170(R)|clk_BUFGP         |   0.000|
SDRAM_Dout_Comp<0>    |    7.781(R)|clk_BUFGP         |   0.000|
SDRAM_Dout_Comp<1>    |    7.301(R)|clk_BUFGP         |   0.000|
SDRAM_Dout_Comp<2>    |    8.042(R)|clk_BUFGP         |   0.000|
SDRAM_Dout_Comp<3>    |    8.666(R)|clk_BUFGP         |   0.000|
SDRAM_Dout_Comp<4>    |    8.249(R)|clk_BUFGP         |   0.000|
SDRAM_Dout_Comp<5>    |    8.618(R)|clk_BUFGP         |   0.000|
SDRAM_Dout_Comp<6>    |    7.771(R)|clk_BUFGP         |   0.000|
SDRAM_Dout_Comp<7>    |    8.918(R)|clk_BUFGP         |   0.000|
SRAM_Addr_Comp<0>     |    7.232(R)|clk_BUFGP         |   0.000|
SRAM_Addr_Comp<1>     |    8.878(R)|clk_BUFGP         |   0.000|
SRAM_Addr_Comp<2>     |    8.231(R)|clk_BUFGP         |   0.000|
SRAM_Addr_Comp<3>     |    7.620(R)|clk_BUFGP         |   0.000|
SRAM_Addr_Comp<4>     |    7.787(R)|clk_BUFGP         |   0.000|
SRAM_Addr_Comp<6>     |    8.442(R)|clk_BUFGP         |   0.000|
SRAM_Din_Comp<0>      |    7.868(R)|clk_BUFGP         |   0.000|
SRAM_Din_Comp<1>      |    8.123(R)|clk_BUFGP         |   0.000|
SRAM_Din_Comp<2>      |    8.085(R)|clk_BUFGP         |   0.000|
SRAM_Din_Comp<3>      |    7.740(R)|clk_BUFGP         |   0.000|
SRAM_Din_Comp<4>      |    8.070(R)|clk_BUFGP         |   0.000|
SRAM_Din_Comp<5>      |    7.911(R)|clk_BUFGP         |   0.000|
SRAM_Din_Comp<6>      |    8.098(R)|clk_BUFGP         |   0.000|
SRAM_Din_Comp<7>      |    7.736(R)|clk_BUFGP         |   0.000|
SRAM_Dout_Comp<0>     |   10.361(R)|clk_BUFGP         |   0.000|
SRAM_Dout_Comp<1>     |    8.882(R)|clk_BUFGP         |   0.000|
SRAM_Dout_Comp<2>     |    9.792(R)|clk_BUFGP         |   0.000|
SRAM_Dout_Comp<3>     |    8.865(R)|clk_BUFGP         |   0.000|
SRAM_Dout_Comp<4>     |    9.251(R)|clk_BUFGP         |   0.000|
SRAM_Dout_Comp<5>     |   10.120(R)|clk_BUFGP         |   0.000|
SRAM_Dout_Comp<6>     |    9.819(R)|clk_BUFGP         |   0.000|
SRAM_Dout_Comp<7>     |    9.700(R)|clk_BUFGP         |   0.000|
----------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.787|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov  1 11:42:30 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



