
[Global]
SaveParameters=0
Description=Inorder Alpha Direct Writethrough Caches Mesh
File=alpha_inorder_dm_wt_mesh_exe_64_multifpga_dual_sram
Version=2.2
Name=Inorder Alpha Writethrough Caches Mesh Simulation 64
Type=HAsim
Class=Asim::Model
DefaultBenchmark=
DefaultRunOpts=
RootName=HW/SW Hybrid Multifpga Project Foundation
RootProvides=model

[Model]
DefaultAttributes=hasim inorder alpha acp
model=HW/SW Hybrid Multifpga Project Foundation

[MultiFPGA Communication Complex Generator/Requires]
fpgamap_parser=FPGAMap
type_parser=Bluespec Type parser
umf=Little-Endian Unified Message Format

[HW/SW Hybrid Multifpga Project Foundation]
File=modules/leap/build-support/project/project-multifpga.awb
Packagehint=multifpga

[multiFPGA Log Generation]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_logfile/multi_fpga_parse.awb
Packagehint=multifpga

[multiFPGA Generate bitfle]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_bitfile/multifpga-generate-bitfile.awb
Packagehint=multifpga

[multiFPGA Log Generation/Requires]
fpga_environment_parser=FPGA Environment Datatype

[multiFPGA Build Pipeline]
File=modules/leap/build-support/build-pipelines/pipelines/multifpga/multifpga-build-pipeline.awb
Packagehint=multifpga

[FPGAMap]
File=modules/leap/build-support/build-pipelines/stages/wrapper_gen/fpgamap_parser.awb
Packagehint=multifpga

[HW/SW Hybrid Multifpga Project Foundation/Requires]
build_pipeline=multiFPGA Build Pipeline
connected_application=Alpha Inorder DM, WT, Mesh 64 cores
environment_description=Simulation Dual FPGA Environment with Dual Cache
fpga_mapping=Alpha Inorder Mapping Timing/Functional partition with Cache

[HW/SW Hybrid Multifpga Project Foundation/Params]
SYNTH_BOUNDARY=mkModel

[MultiFPGA Communication Complex Generator]
File=modules/leap/build-support/build-pipelines/stages/multi_fpga_connect/multi-fpga-connect.awb
Packagehint=multifpga

[FPGA Environment Datatype]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_logfile/fpgaenvironment.awb
Packagehint=multifpga

[multiFPGA Build Pipeline/Requires]
multi_fpga_generate_bitfile=multiFPGA Generate bitfle
multi_fpga_connect=MultiFPGA Communication Complex Generator
multi_fpga_log_generator=multiFPGA Log Generation

[Alpha Inorder DM, WT, Mesh 64 cores]
File=config/pm/hasim-alpha/multifpga/submodels/alpha_inorder_dm_wt_mesh_0064_connected_application.apm
Packagehint=multifpga

[Bluespec Type parser]
File=modules/leap/build-support/build-pipelines/stages/multi_fpga_connect/typeparser.awb
Packagehint=multifpga

[multiFPGA Log Generation/Params]
GENERATE_ROUTER_STATS=1
SOFT_CONN_CWIDTH=512

[Simulation Dual FPGA Environment with Dual Cache]
File=modules/leap-platforms/fpga-environments/sim/sim_fpga_cache_env.awb
Packagehint=multifpga

[Little-Endian Unified Message Format]
File=modules/bluespec/common/fpgaenv/virtual-platform/umf/little-endian/umf-little-endian.awb
Packagehint=leap-platforms

[Alpha Inorder Mapping Timing/Functional partition with Cache]
File=modules/multifpga/alpha_inorder/inorder_mapping_time_func_cache.awb
Packagehint=multifpga

[Alpha Inorder DM, WT, Mesh 64 cores/Params]
STAGE_CONTROLLER_BUF_MAX=64
