Version:8.3.0.22
ACTGENU_CALL:1
BATCH:T
FAM:PA
OUTFORMAT:VHDL
LPMTYPE:LPM_PLL_NEW
LPM_HINT:NONE
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:F
"DESDIR:C:/FrontEnd/Annalisa/work/v1390/FPGA/V1390LIB/v1390trm/smartgen\PLL_sram"
GEN_BEHV_MODULE:T
SMARTGEN_DIE:750
SMARTGEN_PACKAGE:fg676
 CLKS:1
 FIN:40.000000
 PRIMFREQ:80.000000
 PDELAYVAL:0 
 PDELAYSIGN:0
 PBYPASS:0
 PPHASESHIFT:0
 FB:INTERNAL
 CONF:STATIC
