library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity multiple_detector_tb is
	generic (N: integer := 4; M: integer := 3); --number of bits of input and output
end;

architecture a_multiple_detector_tb of multiple_detector_tb is
	component multiple_detector
		port(
			x: in std_logic_vector(N-1 downto 0);
			y: out std_logic_vector(M-1 downto 0)
		);
	end component;

	signal x_sig: std_logic_vector(N-1 downto 0);
	signal y_sig: std_logic_vector(M-1 downto 0);

begin
	uut: hamming_calculator port map(x=>x_sig, y=>y_sig);
	
process
	begin
	x_sig <= "0000";
	wait for 50 ns;
	x_sig <= "0001";
	wait for 50 ns;
	x_sig <= "0011";
	wait for 50 ns;
	x_sig <= "0111";
	wait for 50 ns;
	x_sig <= "1111";
	wait for 50 ns;
	x_sig <= "1110";
	wait for 50 ns;
	x_sig <= "1100";
	wait for 50 ns;
	x_sig <= "1000";
	wait for 50 ns;
	x_sig <= "1001";
	wait for 50 ns;
	x_sig <= "1101";
	wait for 50 ns;
	x_sig <= "1011";
	wait for 50 ns;
end process;
end architecture;
