\hypertarget{dir_7a86218f8b042760b787d76f1184fbd7}{\section{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S Directory Reference}
\label{dir_7a86218f8b042760b787d76f1184fbd7}\index{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S Directory Reference@{miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S Directory Reference}}
}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file {\bfseries core\-\_\-cm3.\-h}
\item 
file {\bfseries core\-\_\-cm\-Func.\-h}
\item 
file {\bfseries core\-\_\-cm\-Instr.\-h}
\item 
file \hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}
\begin{DoxyCompactList}\small\item\em C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for S\-T\-M32\-L1xx High-\/, Medium-\/density and Medium-\/density Plus devices. \end{DoxyCompactList}\item 
file \hyperlink{system__stm32l1xx_8c}{system\-\_\-stm32l1xx.\-c}
\begin{DoxyCompactList}\small\item\em C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\-T\-M32\-L1xx Ultra Low Power devices, and is generated by the clock configuration tool \char`\"{}\-S\-T\-M32\-L1xx\-\_\-\-Clock\-\_\-\-Configuration\-\_\-\-V1.\-1.\-0.\-xls\char`\"{}. \end{DoxyCompactList}\item 
file \hyperlink{system__stm32l1xx_8h}{system\-\_\-stm32l1xx.\-h}
\begin{DoxyCompactList}\small\item\em C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Header File. \end{DoxyCompactList}\end{DoxyCompactItemize}
