"] %x %x%s%s%s"	,	L_13
drm_get_connector_status_name	,	F_235
"AUX_C"	,	L_350
"PP_DIR_BASE: 0x%08x\n"	,	L_292
GEN9_PGCTL_SSA_EU19_ACK	,	V_807
need_stable_symbols	,	V_698
intel_fbdev	,	V_402
count_vmas	,	F_51
seq_puts	,	F_26
connector_list	,	V_748
I915_BIT_6_SWIZZLE_9	,	V_445
__user	,	T_6
intel_pipe_crc	,	V_655
seq_putc	,	F_29
i915_max_freq_set	,	F_360
"AUX_D"	,	L_351
" pipe %c"	,	L_318
size	,	V_42
POWER_DOMAIN_PORT_DDI_B_4_LANES	,	V_527
"%04x: %*ph\n"	,	L_473
"pch: %d\n"	,	L_4
GEN8_DE_MISC_IIR	,	V_167
"RC6 \"Locked to RPn\" residency since boot: %u\n"	,	L_207
IS_845G	,	F_247
pri_wm_latency_show	,	F_332
max_freq	,	V_244
object	,	V_742
A	,	V_84
B	,	V_85
i915_cache_sharing_set	,	F_366
ssize_t	,	T_5
"RC6 residency since boot: %u\n"	,	L_208
" (ringbuffer, space: %d, head: %u, tail: %u, last head: %d)"	,	L_246
"AUX_A"	,	L_348
s_reg	,	V_803
PIDTYPE_PID	,	V_124
"Interrupt mask:      %08x\n"	,	L_97
"DDC2 = 0x%08x\n"	,	L_276
n_words	,	V_737
"DRRS_State: DRRS_HIGH_RR\n"	,	L_422
test_irq_rings	,	V_766
S_IRUSR	,	V_819
"\n\n"	,	L_417
i915_drop_caches_get	,	F_353
"DPLL%i: %s, id: %i\n"	,	L_388
drrs_status_per_crtc	,	F_261
intel_set_rps	,	F_362
a	,	V_86
b	,	V_88
"Pipe %c stat:         %08x\n"	,	L_98
"unknown\n"	,	L_183
"mode not supported"	,	L_221
i	,	V_40
j	,	V_103
INTEL_OUTPUT_HDMI	,	V_584
"AUX_B"	,	L_349
rpmodectl1	,	V_322
m	,	V_17
o	,	V_739
s	,	V_60
t	,	V_61
v	,	V_1
x	,	T_1
y	,	V_570
MEMMODE_FSTART_MASK	,	V_304
"    %x @ %d: %s [%d]\n"	,	L_60
cursor_base	,	V_596
num_fence_regs	,	V_186
" fp1:     0x%08x\n"	,	L_394
DSPFW3	,	V_386
force_thru	,	V_729
"Render p-state limit: %d\n"	,	L_123
hsw_enable_ips	,	F_312
i915_power_domains	,	V_543
compliance_test_active	,	V_751
GEN6_CAGF_SHIFT	,	V_263
"unsupported on this chipset\n"	,	L_241
"\tVBT: DRRS_type: FIXME: Unrecognized Value"	,	L_416
dpll_md	,	V_616
GEN9_CAGF_MASK	,	V_258
CURSOR_ENABLE	,	V_587
list	,	V_14
i915_hangcheck_info	,	F_129
"Pipe %c stat:\t%08x\n"	,	L_68
RING_PP_DIR_BASE_READ	,	F_204
HAS_IPS	,	F_156
spin_unlock_irqrestore	,	F_193
MEMMODE_FMAX_MASK	,	V_306
GEN8_DE_MISC_IER	,	V_168
drm_modeset_lock	,	F_263
"Display Engine misc interrupt enable:\t%08x\n"	,	L_87
PIPE_CRC_SOURCE_PF_IVB	,	V_733
GEN6_PCODE_READ_RC6VIDS	,	V_343
DROP_ALL	,	V_767
"%8u %8x %8x %8x %8x %8x\n"	,	L_429
pipe_src_h	,	V_595
attached_connector	,	V_643
rcs_state	,	V_422
offp	,	V_743
"gen: %d\n"	,	L_3
root	,	V_676
SEAMLESS_DRRS_SUPPORT	,	V_638
spin_unlock	,	F_55
CHV_SS_PG_ENABLE	,	V_792
BIT	,	F_231
hangcheck_work	,	V_285
"Reserved fences = %d\n"	,	L_109
dev_private	,	V_70
GEN6_GT_GFX_RC6pp	,	V_357
INTEL_PIPE_CRC_SOURCE_PIPE	,	V_685
get_global_flag	,	F_17
"Idle freq: %d MHz\n"	,	L_144
"self-refresh: %s\n"	,	L_234
pdp	,	V_471
"Gated voltage change: %s\n"	,	L_169
"PSR not supported\n"	,	L_310
"CRTC %d: pipe: %c, active=%s (size=%dx%d)\n"	,	L_376
IS_I915GM	,	F_162
INACTIVE_LIST	,	V_80
BUILD_BUG_ON	,	F_280
tmp	,	V_703
event_lock	,	V_133
DRRS_HIGH_RR	,	V_645
gt_core_status	,	V_336
"Interrupt enable:    %08x\n"	,	L_95
i915_dpcd_fops	,	V_837
gtt	,	V_72
mode_config	,	V_414
drm_add_fake_info_node	,	F_2
"Display Engine port interrupt mask:\t%08x\n"	,	L_82
GEN6_PMIIR	,	V_174
MEMMODE_HWIDLE_EN	,	V_301
pipe_src_w	,	V_594
describe_obj	,	F_19
pri_wm_latency_write	,	F_340
I915_BIT_6_SWIZZLE_9_10_11	,	V_448
O_NONBLOCK	,	V_669
display_crc_ctl_parse_object	,	F_315
I915_BIT_6_SWIZZLE_9_10_17	,	V_450
i915_gem_obj_ggtt_size	,	F_36
"PORT_DDI_D_4_LANES"	,	L_341
PIPE_CRC_SOURCE_PIPE_I9XX	,	V_712
ACTIVE_LIST	,	V_78
"\tRead pointer: 0x%08X, write pointer 0x%08X\n"	,	L_259
"GPU busy? %d\n"	,	L_300
pipe_crc_source_name	,	F_279
cnt	,	V_193
"0x%08llx (0x%02llx) "	,	L_383
has_eu_pg	,	V_818
frontbuffer_bits	,	V_62
"Up"	,	L_189
to_intel_crtc	,	F_287
sr_enabled	,	V_379
"  Last signal:"	,	L_382
"Hangcheck disabled\n"	,	L_156
read_domains	,	V_43
cpu_transcoder	,	V_726
num_levels	,	V_754
power_well	,	V_547
minor	,	V_3
GEN6_PMIER	,	V_173
cherryview_sseu_device_status	,	F_367
i9xx_pipe_crc_auto_source	,	F_285
pid	,	V_123
bit_6_swizzle_y	,	V_453
bit_6_swizzle_x	,	V_452
intel_dig_port	,	V_650
GEN6_RC_CTL_RC6_ENABLE	,	V_345
POWER_DOMAIN_AUX_A	,	V_538
POWER_DOMAIN_AUX_B	,	V_539
POWER_DOMAIN_AUX_C	,	V_540
"Display Engine port interrupt enable:\t%08x\n"	,	L_84
GEN6_RCn_MASK	,	V_348
POWER_DOMAIN_AUX_D	,	V_541
spin_lock_irq	,	F_65
pipe	,	V_129
"DPINVGTT:\t%08x\n"	,	L_71
GEN9_PGCTL_SSA_EU08_ACK	,	V_806
"\tencoder %d: type: %s, connectors:\n"	,	L_360
pipe_name	,	F_63
ringbuf	,	V_417
GEN8_DE_MISC_IMR	,	V_166
"South Display Interrupt mask:		%08x\n"	,	L_104
rpdeclimit	,	V_229
"--------------\n"	,	L_380
i915_min_freq_get	,	F_363
IS_CRESTLINE	,	F_158
list_for_each_entry	,	F_24
MEMMODE_RCLK_GATE	,	V_303
i915_gem_object_get_pages	,	F_180
"CRTC info\n"	,	L_374
latency	,	V_756
rp_state_limits	,	V_223
units	,	V_509
cache_level	,	V_48
DROP_BOUND	,	V_771
timer	,	V_286
"South Display Interrupt identity:	%08x\n"	,	L_103
"Deep RC6 Enabled: %s\n"	,	L_198
crc	,	V_504
"unused"	,	L_112
busy	,	V_481
"Requested VID: %d\n"	,	L_116
write_domain	,	V_44
VLV_GT_RENDER_RC6	,	V_334
IS_BROADWELL	,	F_120
POWER_DOMAIN_TRANSCODER_C	,	V_522
POWER_DOMAIN_TRANSCODER_A	,	V_520
POWER_DOMAIN_TRANSCODER_B	,	V_521
i915_gem_pageflip_info	,	F_61
port_name	,	F_289
pll	,	V_610
"RC1e Enabled: %s\n"	,	L_197
read_pointer	,	V_431
INTEL_PIPE_CRC_SOURCE_PF	,	V_730
"i915_forcewake_user"	,	L_471
"Re-enable work scheduled: %s\n"	,	L_316
spin_lock_init	,	F_381
latencies	,	V_757
"Use count"	,	L_356
pipe_crc	,	V_656
len	,	V_741
stats	,	V_92
POWER_DOMAIN_PORT_CRT	,	V_533
file_priv	,	V_99
state	,	V_426
"Nominal (RP1) frequency: %dMHz\n"	,	L_139
status_pointer	,	V_430
delayed_resume_work	,	V_212
"  Enabled Subslice Per Slice: %u\n"	,	L_468
ctx	,	V_64
memcpy_fromio	,	F_170
"fbcon size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_244
min_freq	,	V_274
IS_I945GM	,	F_161
loff_t	,	T_7
GEN9_SLICE_PGCTL_ACK	,	F_371
"Starting frequency: P%d\n"	,	L_170
vlv_drpc_info	,	F_137
"Sink_Support: %s\n"	,	L_311
POWER_DOMAIN_PORT_DDI_C_2_LANES	,	V_528
debugfs_entry	,	V_836
i915_cache_level_str	,	F_23
IS_CHERRYVIEW	,	F_81
MEMMODE_FMIN_MASK	,	V_308
"Busy frontbuffer bits: 0x%03x\n"	,	L_315
rgvstat	,	V_215
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_47
pos	,	V_201
"%u pinned mappable objects, %zu bytes\n"	,	L_41
"user size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_245
"%-25s %s\n"	,	L_354
"Current scanout address 0x%08x\n"	,	L_54
i915_pipe_crc_create	,	F_277
I915_HI_DISPBASE	,	F_69
intel_opregion	,	V_398
i915_gem_obj_ggtt_offset	,	F_179
"Active: %s\n"	,	L_314
i915_sr_status	,	F_157
ring_mask	,	V_603
"\tVBT: DRRS_type: Static"	,	L_413
GEN6_RC_CONTROL	,	V_326
i915_displayport_test_data_open	,	F_327
i915_debugfs_create	,	F_379
"Manually setting min freq to %llu\n"	,	L_454
"id %d:\"%s\" freq %d clock %d hdisp %d hss %d hse %d htot %d vdisp %d vss %d vse %d vtot %d type 0x%x flags 0x%x\n"	,	L_359
GEN6_PMISR	,	V_264
FBC_BAD_PLANE	,	V_366
drm_dp_mst_dump_topology	,	F_267
GEN6_MBCUNIT_SNPCR	,	V_779
"%d prepares\n"	,	L_53
rc6vids	,	V_337
for_each_connector_on_encoder	,	F_234
count_objects	,	F_50
I915_SHRINK_BOUND	,	V_773
intel_fbc_enabled	,	F_149
source	,	V_666
"Current freq: %d MHz\n"	,	L_142
INTEL_PIPE_CRC_SOURCE_TV	,	V_690
"Current RC state: "	,	L_200
SDEIMR	,	V_184
GEN6_PMINTRMSK	,	V_265
priv	,	V_83
drm_dp_dpcd_read	,	F_389
"\tscore = %d\n"	,	L_163
PIPE_C_SCRAMBLE_RESET	,	V_711
i915_min_freq_set	,	F_364
unlock	,	V_769
"Currently: disabled\n"	,	L_233
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_242
enc_to_intel_dp	,	F_222
GEN6_RC0	,	V_349
i915_rps_boost_info	,	F_209
GEN6_RC3	,	V_351
GEN6_RC6	,	V_352
GEN6_RC7	,	V_353
i915_opregion	,	F_169
last_read_req	,	V_45
GEN9_PGCTL_SSB_EU08_ACK	,	V_810
FORCEWAKE_ALL	,	V_245
PIPE_CRC_SOURCE_TV_PRE	,	V_713
IS_I865G	,	F_248
"current GPU freq: %d MHz\n"	,	L_151
"\t[0x%08lx] 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_254
"  Last wait:  "	,	L_384
page	,	V_427
GEN6_PMIMR	,	V_175
rgvmodectl	,	V_292
reg_state	,	V_428
"South Display Interrupt enable:		%08x\n"	,	L_102
"  %-23s %d\n"	,	L_358
"holds a forcewake reference \n"	,	L_195
"disabled per chip default"	,	L_227
gen6_drpc_info	,	F_139
psr	,	V_490
"  Available EU Per Subslice: %u\n"	,	L_461
kzalloc	,	F_101
E2BIG	,	V_746
INTEL_PIPE_CRC_ENTRIES_NR	,	V_660
rpinclimit	,	V_228
vdisplay	,	V_561
start	,	V_56
ptr	,	V_90
idle_freq	,	V_273
"%u [%u] objects, %zu [%zu] bytes in gtt\n"	,	L_36
print_batch_pool_stats	,	F_46
IPS_ENABLE	,	V_378
BUILD_BUG_ON_NOT_POWER_OF_2	,	F_275
intel_crtc	,	V_127
flip_queued_req	,	V_138
"%u fault mappable objects, %zu bytes\n"	,	L_42
mappable_count	,	V_106
"  context %d:\n"	,	L_289
total_obj_size	,	V_73
list_empty	,	F_38
GEN8_PCU_IIR	,	V_161
"unsupported by this chipset"	,	L_218
i915_error_state_buf_release	,	F_110
i915_pipe_crc_release	,	F_269
freq_sts	,	V_276
next_seqno	,	V_139
"RC1\n"	,	L_178
i915_gem_obj_to_ggtt	,	F_18
ctx_obj	,	V_424
SDEIIR	,	V_183
DRM_DEBUG_DRIVER	,	F_98
i915_drrs_status	,	F_262
pipe_crc_sources	,	V_681
RING_CONTEXT_STATUS_BUF	,	F_189
"Graphics Interrupt enable:		%08x\n"	,	L_105
i915_gem_shrink	,	F_358
i915_ring_stop_get	,	F_347
"RC information inaccurate because somebody "	,	L_194
intel_engine_cs	,	V_35
for_each_ring	,	F_21
slice_total	,	V_793
"\tphysical dimensions: %dx%dmm\n"	,	L_370
PRINT_FLAG	,	F_12
"North Display Interrupt enable:		%08x\n"	,	L_99
"%s cache[%d]: %d objects\n"	,	L_57
"RPNSWREQ: %dMHz\n"	,	L_128
primary	,	V_569
power_wells	,	V_549
sseu_dev_status	,	V_782
"\tFailed to get pages for context object\n"	,	L_253
intel_get_crtc_for_pipe	,	F_304
I915_BIT_6_SWIZZLE_9_17	,	V_449
tabs	,	V_553
i915_drop_caches_set	,	F_354
I915_BIT_6_SWIZZLE_9_11	,	V_447
I915_BIT_6_SWIZZLE_9_10	,	V_446
"PP_DIR_DCLV: 0x%08x\n"	,	L_294
"Semaphores are disabled\n"	,	L_381
i915_forcewake_open	,	F_376
i915_cache_sharing_get	,	F_365
CURSOR_X_SHIFT	,	V_589
"Render standby enabled: %s\n"	,	L_175
QUIRK_PIN_SWIZZLED_PAGES	,	V_466
tiling_mode	,	V_28
"%s: "	,	L_249
GEN8_PCU_IER	,	V_162
intel_device_info	,	V_22
forcewake_count	,	V_338
intel_hdmi	,	V_577
i915_pipe_crc_fops	,	V_679
list_first_entry	,	F_39
rpmodectl	,	V_227
"%s requests: %d\n"	,	L_59
ILK_DPFC_CONTROL	,	V_374
"CAGF: %dMHz\n"	,	L_129
FBC_STOLEN_TOO_SMALL	,	V_363
"GT_PERF_STATUS: 0x%08x\n"	,	L_120
"Interrupt identity:  %08x\n"	,	L_96
"RC6 Enabled: %s\n"	,	L_187
SDEIER	,	V_182
" "	,	L_6
hangcheck	,	V_288
num_rings	,	V_602
C1DRB3	,	V_457
HAS_FBC	,	F_148
enable_ips	,	V_376
PIPE_CRC_ENABLE	,	V_686
"Masking interrupts on rings 0x%08llx\n"	,	L_451
"stopping CRCs for pipe %c\n"	,	L_434
CHV_EU210_PG_ENABLE	,	V_797
pipe_to_crtc_mapping	,	V_725
INTEL_PCH_TYPE	,	F_11
"PORT_DDI_A_2_LANES"	,	L_334
pm_mask	,	V_243
"FBC enabled\n"	,	L_215
POWER_DOMAIN_INIT	,	V_542
htotal	,	V_560
for_each_intel_encoder	,	F_286
MEMMODE_FSTART_SHIFT	,	V_305
"HD boost: %s\n"	,	L_165
vrefresh	,	V_556
display_crc_ctl_parse	,	F_318
"%zu [%lu] gtt total\n"	,	L_43
temp	,	V_390
ddb	,	V_626
i915_pc8_status	,	F_226
PIPE_CRC_SOURCE_PRIMARY_IVB	,	V_731
WARN_ON	,	F_182
for_each_plane	,	F_259
FBC_MODULE_PARAM	,	V_369
"Pipe %c IER:\t%08x\n"	,	L_81
"%s\n"	,	L_256
execlist_queue	,	V_441
inode	,	V_198
"bit9/bit10"	,	L_266
EDP_PSR_PERF_CNT_MASK	,	V_498
dev	,	V_21
SUPPORTS_TV	,	F_292
print_file_stats	,	F_48
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_140
"INIT"	,	L_352
"FAIL"	,	L_399
ARRAY_SIZE	,	F_47
IS_HASWELL	,	F_123
"GFX power: %ld\n"	,	L_239
active	,	V_41
yesno	,	F_1
"\tcursor visible? %s, position (%d, %d), size %dx%d, addr 0x%08x, active? %s\n"	,	L_377
I915_READ16	,	F_117
domain	,	V_513
list_first_entry_or_null	,	F_192
for_each_intel_crtc	,	F_62
"%-25s %d\n"	,	L_357
""	,	L_15
PORT_DFT2_G4X	,	V_704
i915_gpu_idle	,	F_356
hdisplay	,	V_557
i915_gem_stolen_list_info	,	F_34
"MMIO flip boosts: %d%s\n"	,	L_306
"RC information accurate: %s\n"	,	L_196
"Total %d objects, %zu bytes, %zu GTT size\n"	,	L_32
DC_BALANCE_RESET	,	V_718
IS_GEN2	,	F_306
DEIMR	,	V_181
DEV_INFO_FOR_EACH_FLAG	,	F_14
GEN6_CURICONT_MASK	,	V_266
cur_freq	,	V_272
IS_GEN7	,	F_119
IS_GEN9	,	F_121
uncore	,	V_319
IS_GEN4	,	F_197
IS_GEN3	,	F_196
IS_GEN6	,	F_118
IS_GEN5	,	F_116
intel_encoder_info	,	F_233
tail	,	V_419
"Display IIR_RW:\t%08x\n"	,	L_66
"Render p-state VID: %d\n"	,	L_122
INTEL_OUTPUT_LVDS	,	V_585
num_shared_dpll	,	V_608
GEN6_RP_CUR_UP_EI	,	V_252
drm_modeset_unlock_all	,	F_152
vsync_end	,	V_563
"  0x%08x "	,	L_387
jiffies	,	V_150
"\t\tVrefresh: %d"	,	L_425
gen6_ppgtt_info	,	F_201
"FBC disabled: "	,	L_216
fence_regs	,	V_187
height_mm	,	V_580
intel_display_power_domain	,	V_512
pending_flip_obj	,	V_144
" (name: %d)"	,	L_17
MEMMODE_BOOST_FREQ_MASK	,	V_299
"Source_OK: %s\n"	,	L_312
"unknown pipe %s\n"	,	L_438
input_buffer	,	V_747
plane_name	,	F_64
intel_display_crc_init	,	F_380
"RPINCLIMIT: 0x%08x\n"	,	L_126
total_gtt_size	,	V_74
INTEL_FLIP_COMPLETE	,	V_137
intel_panel	,	V_571
PIPE_CRC_SOURCE_PRIMARY_ILK	,	V_721
inactive_list	,	V_81
"Flip queued on pipe %c (plane %c)\n"	,	L_46
i915_gem_obj_is_pinned	,	F_60
"no outputs"	,	L_219
info	,	V_23
IS_SKYLAKE	,	F_127
"  Available Slice Total: %u\n"	,	L_457
up_threshold	,	V_268
" purgeable"	,	L_16
count	,	V_75
table_lock	,	V_121
"connector %d: type %s, status: %s\n"	,	L_368
pch_pfit	,	V_728
"Manually setting uncore sharing to %llu\n"	,	L_455
to_intel_connector	,	F_244
i915_ring_missed_irq_get	,	F_349
skl_ddb_entry_size	,	F_260
client_lock	,	V_482
swizzle	,	V_443
INTEL_PIPE_CRC_SOURCE_AUTO	,	V_684
wm_latency_show	,	F_330
i915_semaphore_status	,	F_253
DEIIR	,	V_180
semaphore_obj	,	V_604
"  Enabled EU Total: %u\n"	,	L_469
"*"	,	L_11
"PM IER=0x%08x IMR=0x%08x ISR=0x%08x IIR=0x%08x, MASK=0x%08x\n"	,	L_119
spr_wm_latency_write	,	F_341
PORT_DFT_I9XX	,	V_717
i915_error_state_file_priv	,	V_195
"max GPU freq: %d MHz\n"	,	L_152
"RC1E\n"	,	L_179
MEMMODE_BOOST_EN	,	V_298
HAS_DDI	,	F_215
pri_wm_latency_open	,	F_335
crstandvid	,	V_294
intel_wait_for_vblank	,	F_311
GEN6_RC_CTL_EI_MODE	,	F_138
enable_execlists	,	V_421
ENOMEM	,	V_10
"New framebuffer address 0x%08lx\n"	,	L_55
"%lx"	,	L_445
"Stall check waiting for page flip ioctl, "	,	L_52
RSX_STATUS_MASK	,	V_310
ggtt_offset	,	V_429
"expected &lt;%lu bytes into pipe crc control\n"	,	L_440
"RP CUR DOWN: %dus\n"	,	L_135
"Media RC6 residency since boot: %u\n"	,	L_193
madv	,	V_50
downclock_mode	,	V_647
action	,	V_291
lock	,	V_320
s_max	,	V_802
ARB_MODE	,	V_463
"PIPE_B"	,	L_325
i915_gem_object_list_info	,	F_30
", mode:\n"	,	L_362
drm_modeset_unlock	,	F_264
FBC_OK	,	V_360
"bit9/bit10/bit11"	,	L_268
"PIPE_A"	,	L_324
refresh_rate_type	,	V_644
hsw_disable_ips	,	F_308
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_148
encoder	,	V_500
mst_mgr	,	V_652
"bit9/bit17"	,	L_269
PIPE_CRC_BUFFER_LEN	,	V_662
status	,	V_433
i915_hws_info	,	F_96
"PORT_DDI_A_4_LANES"	,	L_335
hws	,	V_188
DEIER	,	V_179
file	,	V_111
i915_context_status	,	F_176
i915_gem_request_get_ring	,	F_27
next_context_status_buffer	,	V_439
GEN6_RC_CTL_RC1e_ENABLE	,	V_344
cursor_addr	,	V_599
kstrtoint	,	F_323
max	,	F_368
intel_panel_info	,	F_238
intel_dp	,	V_503
trace_i915_reg_rw	,	F_143
i915_debugfs_init	,	F_383
intel_digital_port	,	V_649
GEN8_DE_PORT_IIR	,	V_164
purgeable_size	,	V_109
i915_displayport_test_active_write	,	F_322
ppgtt	,	V_97
"%-15s%8s%8s%8s\n"	,	L_400
"FBC unsupported on this chipset\n"	,	L_214
vsync_start	,	V_562
dig_port	,	V_688
size_t	,	T_3
"Other encoder (id=%d).\n"	,	L_412
flip_queued_vblank	,	V_141
"\tACTHD = 0x%08llx [current 0x%08llx]\n"	,	L_161
i915_gem_request_completed	,	F_67
"Pipe %c\n"	,	L_404
"0"	,	L_444
PORT_HOTPLUG_EN	,	V_157
FORCEWAKE_ACK	,	V_340
"\tDPCD rev: %x\n"	,	L_366
"\n\t\t"	,	L_421
display_crc_ctl_parse_source	,	F_317
"DDR freq: %d MHz\n"	,	L_149
"actual GPU freq: %d MHz\n"	,	L_150
PIPE_CRC_SOURCE_DP_C_G4X	,	V_715
intel_pipe_crc_object	,	V_738
"unknown object %s\n"	,	L_437
i915_emon_status	,	F_164
filp	,	V_191
"CONTEXT: %s %u\n"	,	L_251
entries	,	V_673
task	,	V_119
"Currently: enabled\n"	,	L_232
"1"	,	L_443
ss_cnt	,	V_814
remap_slice	,	V_67
header	,	V_401
ctx_id	,	V_434
MEMSTAT_ILK	,	V_216
dpcd	,	V_574
context_idr	,	V_477
DRRS_LOW_RR	,	V_646
"Requested P-state: %d\n"	,	L_115
"RP CUR UP EI: %dus\n"	,	L_130
GEN6_RP_UP_THRESHOLD	,	V_249
false_color	,	V_372
IS_G4X	,	F_159
i915_gem_object_get_page	,	F_181
GEN8_DE_PORT_IER	,	V_165
"PM IIR:\t\t%08x\n"	,	L_93
i915_next_seqno_get	,	F_111
POWER_DOMAIN_PORT_DDI_C_4_LANES	,	V_529
container_of	,	F_33
"bit9/bit11"	,	L_267
bytes	,	V_208
drm_file	,	V_110
i915_dump_lrc_obj	,	F_177
"FBC unsupported on plane"	,	L_223
"PORT_CRT"	,	L_343
intel_hdmi_info	,	F_240
PIPE_CRC_SOURCE_DP_D_VLV	,	V_702
GEN6_RP_CUR_UP	,	V_253
"Max overclocked frequency: %dMHz\n"	,	L_141
"%d\t\t%d\t\t\t\t%d\n"	,	L_243
height	,	V_409
"CPU waiting? %d\n"	,	L_301
user_handle	,	V_467
power_domain_str	,	F_228
snpcr	,	V_778
drm_get_subpixel_order_name	,	F_245
i915_ring_freq_table	,	F_168
"Performance_Counter: %u\n"	,	L_319
"%s.wake_count = %u\n"	,	L_184
to_intel_encoder	,	F_221
enc_to_intel_hdmi	,	F_241
semaphore	,	V_605
i915_gfx_val	,	F_167
uint8_t	,	T_14
LIST_HEAD	,	F_35
shared	,	V_95
INTEL_PIPE_CRC_SOURCE_NONE	,	V_667
min_freq_softlimit	,	V_395
drm_minor	,	V_2
cea_rev	,	V_582
fixed_mode	,	V_573
skl_hw	,	V_630
global	,	V_98
seq_printf	,	F_10
hsw_trans_edp_pipe_A_crc_wa	,	F_296
intel_execlists_ctx_id	,	F_178
"\tprimary plane disabled\n"	,	L_364
dirty	,	V_49
stat	,	V_489
i915_pipe_crc_data	,	V_677
IS_VALLEYVIEW	,	F_92
i915_gem_obj_ggtt_bound	,	F_45
"bit9/bit10/bit17"	,	L_270
drm_i915_private	,	V_32
kcalloc	,	F_307
N_WORDS	,	F_319
i915_llc	,	F_210
"Enabled by kernel parameter: %s\n"	,	L_230
"bit9"	,	L_265
hsw_undo_trans_edp_pipe_A_crc_wa	,	F_300
" (pinned x %d)"	,	L_18
"OK"	,	L_398
"Render IIR:\t%08x\n"	,	L_90
i915_power_domain_info	,	F_230
GEN6_GT_CORE_STATUS	,	V_342
GAMTARBMODE	,	V_462
"\tsubpixel order: %s\n"	,	L_371
POWER_DOMAIN_PORT_DDI_D_4_LANES	,	V_531
i915_forcewake_release	,	F_377
VLV_GTLC_PW_RENDER_STATUS_MASK	,	V_332
connector_type	,	V_749
"Got %d for test active\n"	,	L_442
i915_next_seqno_set	,	F_112
work_busy	,	F_214
I915_TILING_NONE	,	V_29
intel_display_power_is_enabled	,	F_87
i915_display_info	,	F_252
"%x "	,	L_12
i915_ppgtt_info	,	F_207
fb_lock	,	V_415
"TRANSCODER_C"	,	L_332
"TRANSCODER_B"	,	L_331
"PORT_DDI_C_2_LANES"	,	L_338
intel_uncore_forcewake_get	,	F_122
connector_status_connected	,	V_568
"\tseqno = %x [current %x]\n"	,	L_160
expires	,	V_287
ellc_size	,	V_487
has_audio	,	V_576
CHV_POWER_SS0_SIG2	,	V_789
"mode too large"	,	L_222
CHV_POWER_SS0_SIG1	,	V_787
f_flags	,	V_668
"   "	,	L_30
"Display IMR:\t%08x\n"	,	L_67
"C1DRB3 = 0x%04x\n"	,	L_278
"TRANSCODER_A"	,	L_330
driver_priv	,	V_120
CHV_EU19_PG_ENABLE	,	V_796
describe_ctx_ringbuf	,	F_175
mask	,	V_621
skl_ddb_entry	,	V_627
GEN8_DE_PORT_IMR	,	V_163
skip_spaces	,	F_314
sink_support	,	V_491
"  %u [%u] inactive objects, %zu [%zu] bytes\n"	,	L_38
dentry	,	V_4
PINEVIEW_SELF_REFRESH_EN	,	V_387
"RS1 VID: %d\n"	,	L_173
intel_connector_info	,	F_243
idr_for_each	,	F_54
i915_fbc_status	,	F_147
"PIPE_C"	,	L_326
i915_handle_error	,	F_346
base	,	V_34
FW_BLC_SELF_EN	,	V_383
quirks	,	V_465
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_397
page_addr	,	V_190
"HDMI:\n"	,	L_410
mmioflips	,	V_486
rcctl1	,	V_323
i915_execlists	,	F_186
"Render Power Well: %s\n"	,	L_188
execlist_link	,	V_442
GEN6_RP_CUR_DOWN_EI	,	V_255
I915_NUM_RINGS	,	V_281
"\tfixed mode:\n"	,	L_365
drrs_type	,	V_636
dpms	,	V_505
val	,	V_209
dpll	,	V_615
i915	,	V_282
work	,	V_132
i915_gem_set_seqno	,	F_113
"WM%d %u (%u.%u usec)\n"	,	L_447
GEN9_SS23_EU_PGCTL_ACK	,	F_373
INTEL_PIPE_CRC_SOURCE_PLANE1	,	V_720
INTEL_PIPE_CRC_SOURCE_PLANE2	,	V_722
" tracked hardware state:\n"	,	L_390
eu_total	,	V_799
GFX_MODE	,	V_473
pipe_crc_info	,	V_654
GEN6_RP_MEDIA_SW_MODE	,	V_330
FBC_UNSUPPORTED	,	V_361
ENODEV	,	V_371
cur_wm_latency_open	,	F_338
private_data	,	V_197
GEN6_MBC_SNPCR_MASK	,	V_780
"Cursor"	,	L_407
I915_READ	,	F_70
vbt	,	V_635
mutex	,	V_641
debugfs_create_file	,	F_278
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_293
POWER_DOMAIN_PIPE	,	F_88
gpu_freq	,	V_393
rpupei	,	V_233
count_irq_waiters	,	F_208
"proc: %s\n"	,	L_297
i915_swizzle_info	,	F_195
"?"	,	L_353
EAGAIN	,	V_670
CURSOR_POS_MASK	,	V_590
GEN6_CORE_CPD_STATE_MASK	,	V_350
max_acthd	,	V_289
"\tCEA rev: %d\n"	,	L_372
DROP_UNBOUND	,	V_774
"RP PREV UP: %dus\n"	,	L_132
udelay	,	F_141
"Hangcheck active, fires in %dms\n"	,	L_157
wake_count	,	V_321
CIRC_CNT	,	F_272
I915_BIT_6_SWIZZLE_NONE	,	V_444
tmp_pos	,	V_204
space	,	V_418
power_domain	,	V_548
enc_to_dig_port	,	F_266
intel_context	,	V_63
list_sort	,	F_37
"Trying to capture CRC while pipe is off\n"	,	L_432
i915_debugfs_connector_add	,	F_392
IS_I945G	,	F_160
"C0DRB3 = 0x%04x\n"	,	L_277
POWER_DOMAIN_NUM	,	V_550
"Inactive:\n"	,	L_29
intel_uncore_forcewake_domain	,	V_317
offset	,	V_470
S_IRUGO	,	V_678
DCC	,	V_454
"GMCH temp: %ld\n"	,	L_237
i915_dump_lrc	,	F_185
eu_cnt	,	V_791
rdmsrl	,	F_225
drm_i915_error_state_buf	,	V_202
edp	,	V_833
CURCNTR	,	F_249
POWER_DOMAIN_PIPE_C_PANEL_FITTER	,	V_519
STATIC_DRRS_SUPPORT	,	V_637
"\tDRRS Supported: Yes\n"	,	L_418
i915_gem_seqno_info	,	F_77
i915_dpcd_show	,	F_387
"PORT_OTHER"	,	L_344
"MAD_DIMM_C0 = 0x%08x\n"	,	L_279
pin_display	,	V_27
"Total fences = %d\n"	,	L_110
purgeable_count	,	V_107
DC_BALANCE_RESET_VLV	,	V_705
value	,	V_622
i915_energy_uJ	,	F_224
rcu_read_unlock	,	F_58
"End"	,	L_402
GEN9_PGCTL_SS_ACK	,	F_374
FBC_NOT_TILED	,	V_367
"RP PREV DOWN: %dus\n"	,	L_136
GEN6_GT_GFX_RC6p	,	V_356
i915_gem_fence_regs_info	,	F_95
MCH_SECP_NRG_STTS	,	V_511
stolen	,	V_58
pipe_crc_set_source	,	F_303
wrpll	,	V_619
drm_i915_gem_request	,	V_146
aliasing_ppgtt	,	V_469
get_tiling_flag	,	F_16
"PM IER:\t\t%08x\n"	,	L_92
per_file_ctx	,	F_198
i915_error_state_get	,	F_102
crtc_mask	,	V_612
"Start"	,	L_401
unpin_work	,	V_134
score	,	V_290
fbdev	,	V_406
last_fenced_req	,	V_47
i915_ring_test_irq_get	,	F_351
DRM_MODE_CONNECTOR_DisplayPort	,	V_750
INTEL_PIPE_CRC_SOURCE_DP_D	,	V_697
"PCU interrupt enable:\t%08x\n"	,	L_77
INTEL_PIPE_CRC_SOURCE_DP_C	,	V_695
INTEL_PIPE_CRC_SOURCE_DP_B	,	V_693
"Flip not associated with any ring\n"	,	L_49
i915_debugfs_cleanup	,	F_385
execlist_lock	,	V_440
"Display Engine misc interrupt mask:\t%08x\n"	,	L_85
compliance_test_type	,	V_753
"%u objects, %zu bytes\n"	,	L_35
unused	,	V_210
head_req	,	V_437
"Video Turbo Mode: %s\n"	,	L_185
CURSOR_POS_SIGN	,	V_591
VLV_GT_MEDIA_RC6	,	V_335
"GT Interrupt IIR %d:\t%08x\n"	,	L_73
gt_perf_status	,	V_221
"Workarounds applied: %d\n"	,	L_396
cursor_active	,	F_246
"tokenize failed, a command is %d words\n"	,	L_436
SEP_SEMICOLON	,	F_13
file_operations	,	V_821
wm_latency_write	,	F_339
"RC3\n"	,	L_202
drm_crtc	,	V_565
" dpll_md: 0x%08x\n"	,	L_392
status_page	,	V_189
"Lowest (RPN) frequency: %dMHz\n"	,	L_138
MEMSWCTL	,	V_214
RSX_STATUS_ON	,	V_311
drm_i915_gem_object	,	V_25
RSX_STATUS_RS1	,	V_314
RSX_STATUS_RS2	,	V_315
RSX_STATUS_RS3	,	V_316
ilk_wm_max_level	,	F_331
"DDC = 0x%08x\n"	,	L_275
i915_gem_request_info	,	F_75
i915_is_ggtt	,	F_25
"RC6++ voltage: %dmV\n"	,	L_213
GEN9_PGCTL_SSA_EU311_ACK	,	V_809
vma	,	V_38
refcount	,	V_413
WM1_LP_SR_EN	,	V_381
"no P-state info available\n"	,	L_155
helper	,	V_407
reg	,	V_373
"RP CUR UP: %dus\n"	,	L_131
GEN9_PGCTL_SSB_EU210_ACK	,	V_812
req	,	V_147
ret	,	V_76
fw_domain	,	V_318
POWER_DOMAIN_PORT_DDI_A_2_LANES	,	V_524
i915_mch_val	,	F_165
RING_CONTEXT_STATUS_PTR	,	F_188
"PORT_DDI_B_4_LANES"	,	L_337
i915_displayport_test_type_show	,	F_328
"nonexisting DP port %c\n"	,	L_431
POSTING_READ	,	F_310
port	,	V_691
drm_info_list	,	V_828
cursor_position	,	F_250
private	,	V_19
GEN9_SS01_EU_PGCTL_ACK	,	F_372
skl_latency	,	V_758
"Stolen:\n"	,	L_33
VLV_PSRSTAT	,	F_217
last_write_req	,	V_46
error_str	,	V_203
engine	,	V_425
intel_seq_print_mode	,	F_232
kmalloc	,	F_3
busy_frontbuffer_bits	,	V_493
flip_ready_vblank	,	V_142
end	,	V_631
GEN8_DE_PIPE_IER	,	F_91
pm_ier	,	V_239
TILECTL	,	V_461
GEN6_RPSTAT1	,	V_251
seqno	,	V_149
" dpll:    0x%08x\n"	,	L_391
ent	,	V_5
info_list	,	V_829
GEN6_RP_STATE_LIMITS	,	V_224
chipset	,	V_391
crtc_h	,	V_598
i915_dpcd_open	,	F_391
swizzle_string	,	F_194
"Manually setting wedged to %llu"	,	L_449
IS_PINEVIEW	,	F_163
FW_BLC_SELF_VLV	,	V_388
display_crc_ctl_tokenize	,	F_313
intel_runtime_pm_get	,	F_78
POWER_DOMAIN_PORT_DDI_D_2_LANES	,	V_530
"Total power: %ld\n"	,	L_240
crtc_w	,	V_597
DRM_DEBUG	,	F_355
per_file_stats	,	F_42
drm_crtc_vblank_count	,	F_68
i915_wedged_set	,	F_344
CONFIG_DRM_I915_FBDEV	,	F_173
FBC_MODE_TOO_LARGE	,	V_365
"GPU idle: %s\n"	,	L_322
domain_use_count	,	V_552
"%c %s\n"	,	L_430
DISP_ARB_CTL	,	V_464
GEN9_PGCTL_SLICE_ACK	,	V_815
EDP_PSR_PERF_CNT	,	F_218
POWER_DOMAIN_PORT_OTHER	,	V_534
intel_ring_get_active_head	,	F_130
i915_forcewake_fops	,	V_820
"%pK: %s%s%s%s %8zdKiB %02x %02x [ "	,	L_10
spr_wm_latency_show	,	F_333
FBC_NO_OUTPUT	,	V_362
obj_exec_link	,	V_87
"PIPE_B_PANEL_FITTER"	,	L_328
gen9_sseu_device_status	,	F_369
emitted_jiffies	,	V_151
GEN7_RC_CTL_TO_MODE	,	V_331
PIPE_CRC_SOURCE_DP_B_VLV	,	V_700
pipe_crc_objects	,	V_740
"unknown source %s\n"	,	L_439
connector	,	V_502
default_context	,	V_423
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_451
"Down"	,	L_190
"Semaphore boosts: %d%s\n"	,	L_305
psrperf	,	V_488
copy_to_user	,	F_276
"scanout buffer not tiled"	,	L_224
DRRS_NOT_SUPPORTED	,	V_639
"Media Power Well: %s\n"	,	L_191
gen8_ppgtt_info	,	F_200
"  Has Subslice Power Gating: %s\n"	,	L_463
wait_event_interruptible_lock_irq	,	F_274
"RPS enabled? %d\n"	,	L_299
i915_hw_ppgtt	,	V_96
err	,	V_830
rcu_read_lock	,	F_56
"HW Enabled &amp; Active bit: %s"	,	L_317
i915_gem_object_info	,	F_49
"TILECTL = 0x%08x\n"	,	L_282
PIPESTAT	,	F_83
drm_debugfs_create_files	,	F_384
"Dropping caches: 0x%08llx\n"	,	L_452
"  Has Slice Power Gating: %s\n"	,	L_462
"Flip queued on frame %d, (was ready on frame %d), now %d\n"	,	L_50
"PIPE_C_PANEL_FITTER"	,	L_329
FBC_MULTIPLE_PIPES	,	V_368
modifier	,	V_412
flush_delayed_work	,	F_115
GEN6_GT_PERF_STATUS	,	V_222
i915_address_space	,	V_71
mode	,	V_555
cagf	,	V_231
"RC6   voltage: %dmV\n"	,	L_211
gtt_offset	,	V_145
"Flip queued on %s at seqno %x, next seqno %x [current breadcrumb %x], completed? %d\n"	,	L_48
drm_debugfs_remove_files	,	F_386
USES_FULL_PPGTT	,	F_43
IPS_CTL	,	V_377
"TRANSCODER_EDP"	,	L_333
intel_display_power_get	,	F_297
new	,	V_762
DROP_ACTIVE	,	V_768
read	,	V_623
GEN9_PGCTL_SSB_EU311_ACK	,	V_813
rstdbyctl	,	V_293
domains	,	V_551
uintptr_t	,	T_2
"Fence %d, pin count = %d, object = "	,	L_111
vlv_pipe_crc_ctl_reg	,	F_290
uint16_t	,	T_13
struct_mutex	,	V_77
" crtc_mask: 0x%08x, active: %d, on: %s\n"	,	L_389
list_add	,	F_6
ss_max	,	V_783
DRM_MODE_CONNECTOR_eDP	,	V_834
i915_pipe_crc_open	,	F_268
i915_fbc_fc_set	,	F_153
kmap_atomic	,	F_183
FBC_CTL_FALSE_COLOR	,	V_375
"RS2 VID: %d\n"	,	L_174
"RC7\n"	,	L_204
last_retired_head	,	V_420
power_domains	,	V_544
kunmap_atomic	,	F_184
intel_connector	,	V_501
"PCU interrupt mask:\t%08x\n"	,	L_75
"%u purgeable objects, %zu bytes\n"	,	L_40
"PIPE_A_PANEL_FITTER"	,	L_327
i915_debugfs_list	,	V_826
"enabled"	,	L_235
"i915_dpcd"	,	L_474
"(default context %s) "	,	L_248
INTEL_PIPE_CRC_SOURCE_MAX	,	V_682
"Current sequence (%s): %x\n"	,	L_62
"GT Interrupt IMR %d:\t%08x\n"	,	L_72
VLV_DPFLIPSTAT	,	V_158
"Resetting error state\n"	,	L_114
any	,	V_148
mmio_base	,	V_472
I915_MADV_DONTNEED	,	V_51
rps	,	V_211
"bit6 swizzle for X-tiling = %s\n"	,	L_273
" wrpll:   0x%08x\n"	,	L_395
drm_i915_file_private	,	V_476
pri_latency	,	V_759
"unknown"	,	L_271
PIPE_A_SCRAMBLE_RESET	,	V_707
GEN6_RC_CTL_RC6p_ENABLE	,	V_346
drm_info_node	,	V_7
"  Enabled Slice Total: %u\n"	,	L_466
ring	,	V_36
hw_max	,	V_776
pm_isr	,	V_241
mbox	,	V_606
"Render RC6 residency since boot: %u\n"	,	L_192
"PCU interrupt identity:\t%08x\n"	,	L_76
rpcurup	,	V_234
C0DRB3	,	V_456
LONG_MAX	,	V_772
pin_count	,	V_39
"eLLC: %zuMB\n"	,	L_309
vlv_punit_read	,	F_128
"multiple pipes are enabled"	,	L_225
"Frequency requested %d; min hard:%d, soft:%d; max soft:%d, hard:%d\n"	,	L_302
"Master IER:\t%08x\n"	,	L_88
debug_dump	,	V_468
delayed_work_pending	,	F_131
MSR_RAPL_POWER_UNIT	,	V_510
max_words	,	V_736
list_for_each	,	F_191
HSW_CAGF_SHIFT	,	V_261
GFP_KERNEL	,	V_9
i915_error_state_read	,	F_106
enable_stall_check	,	V_143
"DRRS_State: Unknown(%d)\n"	,	L_424
GEN6_MBC_SNPCR_SHIFT	,	V_781
"Max P-state: P%d\n"	,	L_171
"Boost freq: %d\n"	,	L_166
" (%s)"	,	L_26
source_ok	,	V_492
"RPMODECTL: 0x%08x\n"	,	L_125
"RS1\n"	,	L_180
list_del_init	,	F_41
i_private	,	V_199
mutex_unlock	,	F_7
"Unknown\n"	,	L_205
intel_crtc_reset	,	F_299
intel_attached_encoder	,	F_388
task_struct	,	V_118
assert_spin_locked	,	F_271
DSPADDR	,	F_72
typeof	,	F_40
"  %-13s%8u%8u%8u\n"	,	L_406
RSX_STATUS_RC1	,	V_312
seq_file	,	V_16
POWER_DOMAIN_PLLS	,	V_537
"Up threshold: %d%%\n"	,	L_133
regs	,	V_341
"X"	,	L_7
DSPSURF	,	F_71
"\tStatus buffer %d: 0x%08X, context: %u\n"	,	L_260
"Power well/domain"	,	L_355
GEN6_RP_CUR_DOWN	,	V_256
mutex_lock	,	F_5
rp_state_cap	,	V_225
"ECOCHK: 0x%08x\n"	,	L_298
DROP_RETIRE	,	V_770
sync_seqno	,	V_607
intel_uncore_forcewake_put	,	F_125
i915_ddb_info	,	F_258
cache_list	,	V_105
display_crc_ctl_show	,	F_281
"\tVBT: DRRS_type: None"	,	L_415
sandybridge_pcode_read	,	F_144
CURSOR_Y_SHIFT	,	V_592
"Y"	,	L_8
"idle GPU freq: %d MHz\n"	,	L_154
obj_rank_by_stolen	,	F_32
i915_shared_dplls_info	,	F_256
"Chipset power: %ld\n"	,	L_238
TRANSCODER_EDP	,	V_727
"DP:\n"	,	L_411
GTIER	,	V_170
intel_pipe_crc_source	,	V_680
mm_list	,	V_116
WARN	,	F_288
i915_power_well	,	V_546
mutex_lock_interruptible	,	F_31
IER	,	V_176
name	,	V_52
" (frontbuffer: 0x%03x)"	,	L_27
for_each_intel_connector	,	F_220
"\taction = %d\n"	,	L_164
aux	,	V_835
rpcurdown	,	V_237
FBC_UNSUPPORTED_MODE	,	V_364
"%llu"	,	L_321
"\tNot bound in GGTT\n"	,	L_252
mappable_end	,	V_117
PIPE_CRC_LINE_LEN	,	V_665
FBC_CHIP_DEFAULT	,	V_370
INTEL_OUTPUT_TVOUT	,	V_689
"GT Interrupt IER %d:\t%08x\n"	,	L_74
skl_ddb_allocation	,	V_625
"SW control enabled: %s\n"	,	L_168
mappable_size	,	V_108
"min GPU freq: %d MHz\n"	,	L_153
seq_write	,	F_171
intel_crtc_info	,	F_236
pw_status	,	V_324
eu_mask	,	V_805
"\tVBT: DRRS_type: Seamless"	,	L_414
GEN6_RP_CONTROL	,	V_248
I915_FENCE_REG_NONE	,	V_54
ggtt_view	,	V_57
"ARB_MODE = 0x%08x\n"	,	L_284
GEN9_PGCTL_SSA_EU210_ACK	,	V_808
HAS_PSR	,	F_213
"Render IER:\t%08x\n"	,	L_89
uint64_t	,	T_12
"  Available EU Total: %u\n"	,	L_460
"\tHead request id: %u\n"	,	L_262
drm_device	,	V_20
"RC6+ residency since boot: %u\n"	,	L_209
hw_min	,	V_777
"Enabled: %s\n"	,	L_313
HAS_LLC	,	F_211
debugfs_list	,	V_15
fbc	,	V_358
object_count	,	V_113
"yes"	,	L_1
GTIIR	,	V_171
"  default context:\n"	,	L_288
crtc	,	V_128
IIR	,	V_177
"Graphics Interrupt identity:		%08x\n"	,	L_106
" (fence: %d)"	,	L_20
i915_fbc_fc_get	,	F_150
pipe_crc_data_count	,	F_270
I915_DEBUGFS_ENTRIES	,	V_827
PAGE_SIZE	,	V_745
GEN9_FREQ_SCALER	,	V_271
CURPOS	,	F_251
"  Plane%-8d%8u%8u%8u\n"	,	L_405
FW_BLC_SELF	,	V_382
subslice_per_slice	,	V_794
flags	,	V_438
enabled	,	V_480
GEN6_DECODE_RC6_VID	,	F_145
GEN6_RPNSWREQ	,	V_246
rpprevup	,	V_235
pm_iir	,	V_242
OPREGION_SIZE	,	V_400
num_pipes	,	V_657
spin_unlock_irq	,	F_73
GEN6_GT_GFX_RC6	,	V_355
"%hu %hu %hu %hu %hu %hu %hu %hu"	,	L_448
debugfs_root	,	V_824
fence_reg_start	,	V_185
i915_ring_seqno_info	,	F_76
"Pipe %c IMR:\t%08x\n"	,	L_79
HSW_CAGF_MASK	,	V_260
"Actual freq: %d MHz\n"	,	L_143
"\t%d requests in queue\n"	,	L_261
width	,	V_408
"RS2 (RC6)\n"	,	L_181
max_freq_softlimit	,	V_396
vtotal	,	V_564
"\n"	,	L_31
"AUDIO"	,	L_346
fault_mappable	,	V_59
GEN6_TURBO_DISABLE	,	V_247
"L-shaped memory detected\n"	,	L_286
"Graphics Interrupt mask:		%08x\n"	,	L_107
i915_ring_missed_irq_set	,	F_350
gpu_error	,	V_284
"VGA"	,	L_345
"Connector info\n"	,	L_379
"Port hotplug:\t%08x\n"	,	L_69
i915_error_state_write	,	F_97
GEN9_CAGF_SHIFT	,	V_259
"Kernel boosts: %d\n"	,	L_307
for_each_pipe	,	F_82
i915_debugfs_files	,	V_825
opened	,	V_658
GTIMR	,	V_172
"RC6++ residency since boot: %u\n"	,	L_210
IMR	,	V_178
MEMSTAT_VID_MASK	,	V_217
intel_gpu_freq	,	F_124
VLV_EDP_PSR_ACTIVE_NORFB_UP	,	V_496
MEMMODE_FMAX_SHIFT	,	V_307
reqf	,	V_232
FW_CSPWRDWNEN	,	V_389
GEN6_RP_MEDIA_MODE_MASK	,	V_329
MEMMODE_BOOST_FREQ_SHIFT	,	V_300
POWER_DOMAIN_PIPE_A	,	V_514
POWER_DOMAIN_PIPE_B	,	V_515
POWER_DOMAIN_PIPE_C	,	V_516
pm_imr	,	V_240
drm_connector	,	V_567
GEN6_RP_PREV_UP	,	V_254
intel_framebuffer	,	V_404
ppos	,	V_194
"Down threshold: %d%%\n"	,	L_137
"PM IMR:\t\t%08x\n"	,	L_94
"GAMTARBMODE = 0x%08x\n"	,	L_283
POWER_DOMAIN_VGA	,	V_535
"PORT_DDI_D_2_LANES"	,	L_340
addr	,	V_135
"DRRS_State: DRRS_LOW_RR\n"	,	L_423
user_buf	,	V_661
CHV_EU08_PG_ENABLE	,	V_795
DPINVGTT	,	V_159
INTEL_OUTPUT_DISPLAYPORT	,	V_583
width_mm	,	V_579
i915_gem_context_is_default	,	F_199
"\taudio support: %s\n"	,	L_367
PIPE_CRC_INCLUDE_BORDER_I8XX	,	V_687
"SSEU Device Info\n"	,	L_456
"Size"	,	L_403
active_crtc_cnt	,	V_648
i915_displayport_test_active_open	,	F_325
plane	,	V_130
unbound	,	V_102
"\tmodes:\n"	,	L_373
"%02lx"	,	L_446
i915_capabilities	,	F_8
"Display Engine port interrupt identity:\t%08x\n"	,	L_83
i915_gem_retire_requests	,	F_357
"---------\n"	,	L_375
bound_list	,	V_115
i915_wedged_get	,	F_343
PIPE_CRC_SOURCE_DP_B_G4X	,	V_714
"Current VID: %d\n"	,	L_117
i915_displayport_test_type_open	,	F_329
"Current RS state: "	,	L_176
g4x_undo_pipe_scramble_reset	,	F_294
cpu_fifo_underrun_disabled	,	V_600
"Min freq: %d MHz\n"	,	L_145
POWER_DOMAIN_PIPE_A_PANEL_FITTER	,	V_517
GEN6_CURIAVG_MASK	,	V_269
HAS_PCH_SPLIT	,	F_93
MEMSTAT_PSTATE_MASK	,	V_219
EIO	,	V_734
" (g"	,	L_22
object_memory	,	V_114
"Stopping rings 0x%08llx\n"	,	L_450
"Context on %s with no gem object\n"	,	L_250
intel_unpin_work	,	V_131
POWER_DOMAIN_PIPE_B_PANEL_FITTER	,	V_518
subpixel_order	,	V_581
"g"	,	L_9
i915_pipe_crc_read	,	F_273
VLV_EDP_PSR_CURR_STATE_MASK	,	V_495
i915_reset_in_progress	,	F_345
i915_sseu_status	,	F_375
"LLC: %s\n"	,	L_308
display_crc_ctl_parse_pipe	,	F_316
EDP_PSR_ENABLE	,	V_494
EBUSY	,	V_659
"Pipe %c power disabled\n"	,	L_78
intel_ringbuffer	,	V_416
PIPE_CRC_SOURCE_PIPE_ILK	,	V_724
i915_destroy_error_state	,	F_99
panel	,	V_572
"DSI:\n"	,	L_409
hw_lock	,	V_277
"SSEU Device Status\n"	,	L_465
ia_freq	,	V_394
CHV_POWER_SS1_SIG1	,	V_788
CHV_POWER_SS1_SIG2	,	V_790
get_seqno	,	V_140
"bit6 swizzle for Y-tiling = %s\n"	,	L_274
words	,	V_735
", active"	,	L_304
CURSOR_MODE	,	V_588
"\tname: %s\n"	,	L_369
"%02x%02x%02x%02x%02x%02x\n"	,	L_320
"FBC actived, but currently disabled in hardware"	,	L_217
config	,	V_593
DRM_DEBUG_KMS	,	F_305
"Display IIR:\t%08x\n"	,	L_65
intel_runtime_pm_put	,	F_79
PUNIT_REG_GPU_FREQ_STS	,	V_278
"gtt offset: %08llx, size: %08llx, type: %u)"	,	L_23
GEN8_PCU_IMR	,	V_160
"Currently: unknown\n"	,	L_231
acthd	,	V_280
dp	,	V_642
intel_dp_info	,	F_239
cur_wm_latency_show	,	F_334
"Manually setting max freq to %llu\n"	,	L_453
" (display)"	,	L_19
ivb_pipe_crc_ctl_reg	,	F_302
intel_shared_dpll	,	V_609
fp1	,	V_618
fp0	,	V_617
"Render IMR:\t%08x\n"	,	L_91
ilk_pipe_crc_ctl_reg	,	F_295
INTEL_OUTPUT_DSI	,	V_634
DRM_ERROR	,	F_390
i915_displayport_test_active_show	,	F_324
i915_drrs	,	V_632
boosts	,	V_483
fb	,	V_405
fops	,	V_822
i915_frequency_info	,	F_114
VLV_IMR	,	V_156
frame	,	V_674
cursor	,	V_435
"%s:\n"	,	L_159
reset_counter	,	V_763
"  %u [%u] active objects, %zu [%zu] bytes\n"	,	L_37
debugfs_remove	,	F_4
i915_gem_framebuffer_info	,	F_172
"Current P-state: %d\n"	,	L_118
"MAD_DIMM_C1 = 0x%08x\n"	,	L_280
MEMSTAT_PSTATE_SHIFT	,	V_220
"disabled per module param (default off)"	,	L_226
GEN9_PGCTL_SSB_EU19_ACK	,	V_811
drm_modeset_lock_all	,	F_151
eu_per_subslice	,	V_800
EDP_PSR_CTL	,	F_216
get_pid_task	,	F_206
"Active:\n"	,	L_28
CHV_EU311_PG_ENABLE	,	V_798
GEN6_RC_CTL_RC6pp_ENABLE	,	V_347
"[k]batch pool"	,	L_34
"PORT_DSI"	,	L_342
obj	,	V_26
I915_SHRINK_UNBOUND	,	V_775
intel_irqs_enabled	,	F_227
PORT_D	,	V_696
PORT_C	,	V_694
PORT_B	,	V_692
MISSING_CASE	,	F_229
"RP CUR DOWN EI: %dus\n"	,	L_134
bits_per_pixel	,	V_411
dev_priv	,	V_33
"Stall check enabled, "	,	L_51
DCC2	,	V_455
inactive	,	V_100
MEMMODECTL	,	V_295
i915_drpc_info	,	F_146
for_each_fw_domain	,	F_135
"\tStatus pointer: 0x%08X\n"	,	L_258
id	,	V_89
" dirty"	,	L_14
i915_max_freq_get	,	F_359
VLV_IIR	,	V_154
"disabled"	,	L_236
i915_forcewake_create	,	F_378
i915_error_state_to_str	,	F_108
PIPE_CRC_SOURCE_DP_D_G4X	,	V_716
i8xx_pipe_crc_ctl_reg	,	F_284
display_crc_ctl_write	,	F_320
"Display IER:\t%08x\n"	,	L_64
GEN8_MASTER_IRQ	,	V_152
IS_BROXTON	,	F_370
i915_displayport_test_data_show	,	F_326
"Min P-state: P%d\n"	,	L_172
i915_error_state_release	,	F_103
"none"	,	L_264
GEN8_GT_IIR	,	F_85
" fp0:     0x%08x\n"	,	L_393
"p"	,	L_5
i915_gem_gtt_info	,	F_59
"MMIO update completed? %d\n"	,	L_56
u16	,	T_9
GEN6_RP_MEDIA_TURBO	,	V_327
PIPE_B	,	V_708
"bug"	,	L_272
PIPE_A	,	V_706
PIPE_C	,	V_710
"%u unbound objects, %zu bytes\n"	,	L_39
"Master Interrupt Control:\t%08x\n"	,	L_63
"RC6\n"	,	L_203
POWER_DOMAIN_PORT_DDI_B_2_LANES	,	V_526
power_well_count	,	V_545
PIPE_B_SCRAMBLE_RESET	,	V_709
EFAULT	,	V_675
to_i915	,	F_20
PIPE_CRC_SOURCE_PIPE_VLV	,	V_699
intel_display_power_put	,	F_301
rpstat	,	V_230
"Core Power Down: %s\n"	,	L_206
POWER_DOMAIN_PIPE_PANEL_FITTER	,	F_298
"Graphics Interrupt mask (%s):	%08x\n"	,	L_108
hsync_end	,	V_559
semaphores	,	V_485
has_drrs	,	V_640
i915_vma	,	V_37
cur_wm_latency_write	,	F_342
drm_encoder	,	V_566
"\tfb: %d, pos: %dx%d, size: %dx%d\n"	,	L_363
for_each_encoder_on_crtc	,	F_237
"efficient (RPe) frequency: %d MHz\n"	,	L_147
u32	,	T_4
legacy_hw_ctx	,	V_65
"North Display Interrupt mask:		%08x\n"	,	L_101
ret_count	,	V_205
GEN6_RP_STATE_CAP	,	V_226
MAD_DIMM_C2	,	V_460
MAD_DIMM_C1	,	V_459
MAD_DIMM_C0	,	V_458
mm	,	V_112
level	,	V_755
VLV_IER	,	V_153
GEN6_RP_DOWN_THRESHOLD	,	V_250
WM1_LP_ILK	,	V_380
entry	,	V_628
sig2	,	V_786
spin_lock_irqsave	,	F_190
sig1	,	V_785
"  Enabled EU Per Subslice: %u\n"	,	L_470
PIPE_SCRAMBLE_RESET_MASK	,	V_719
GEN8_GT_IER	,	F_86
"not supported\n"	,	L_229
head	,	V_69
total	,	V_93
"MAD_DIMM_C2 = 0x%08x\n"	,	L_281
drm_mm_node_allocated	,	F_44
tmpbuf	,	V_744
ok	,	V_624
on	,	V_613
" (pp"	,	L_21
PIPE_CRC_CTL	,	F_309
ubuf	,	V_192
"RPDECLIMIT: 0x%08x\n"	,	L_127
spr_wm_latency_open	,	F_337
get_pin_flag	,	F_15
vlv_undo_pipe_scramble_reset	,	F_293
FW_DOMAIN_ID_RENDER	,	V_339
userbuf	,	V_200
u64	,	T_8
pd	,	V_474
"Idleness DRRS: Disabled"	,	L_419
"\tmax ACTHD = 0x%08llx\n"	,	L_162
GEN6_RP_PREV_DOWN	,	V_257
"on\n"	,	L_177
"IRQs disabled: %s\n"	,	L_323
VLV_MASTER_IER	,	V_169
GAM_ECOCHK	,	V_478
GEN6_RP_ENABLE	,	V_328
"\tHead request tail: %u\n"	,	L_263
GEN6_CAGF_MASK	,	V_262
I915_TILING_X	,	V_30
batch_pool	,	V_104
"0x%08x\n"	,	L_385
irq_refcount	,	V_479
"  Enabled Subslice Total: %u\n"	,	L_467
i915_dpcd_debug	,	V_831
"No active crtc found\n"	,	L_428
I915_WRITE	,	F_154
describe_ctx	,	F_28
"  Available Subslice Per Slice: %u\n"	,	L_459
i915_edp_psr_status	,	F_212
HAS_GMCH_DISPLAY	,	F_336
i915_ring_stop_set	,	F_348
I915_TILING_Y	,	V_31
"collecting CRCs for pipe %c, %s\n"	,	L_433
dent	,	V_11
object_idr	,	V_122
i915_chipset_val	,	F_166
node	,	V_8
efficient_freq	,	V_275
intel_pipe_crc_entry	,	V_672
stop_rings	,	V_764
i915_interrupt_info	,	F_80
rgvswctl	,	V_213
i915_semaphore_is_enabled	,	F_255
POWER_DOMAIN_PORT_DSI	,	V_532
GEN6_GT_GFX_RC6_LOCKED	,	V_354
hw_state	,	V_614
INTEL_OUTPUT_EDP	,	V_507
display_info	,	V_578
_CURACNTR	,	V_586
PIPE_CRC_SOURCE_SPRITE_IVB	,	V_732
can_mst	,	V_651
RSX_STATUS_RC1E	,	V_313
"DISP_ARB_CTL = 0x%08x\n"	,	L_285
key	,	V_6
INTEL_INFO	,	F_9
RING_MODE_GEN7	,	F_202
ss	,	V_784
atomic_read	,	F_66
"Deepest RC6 Enabled: %s\n"	,	L_199
u8	,	T_11
hweight32	,	F_254
uint32_t	,	T_10
"eDP:\n"	,	L_408
"aliasing PPGTT:\n"	,	L_295
global_list	,	V_101
buf	,	V_207
eu_reg	,	V_804
"unknown reason"	,	L_228
S_IWUSR	,	V_823
ring_id	,	V_436
"pd gtt offset: 0x%08x\n"	,	L_296
has_slice_pg	,	V_816
"\tunderrun reporting: cpu=%s pch=%s \n"	,	L_378
intel_uncore_forcewake_domain_to_str	,	F_136
hsync_start	,	V_558
PIPE_CRC_SOURCE_DP_C_VLV	,	V_701
"RPSTAT1: 0x%08x\n"	,	L_124
RING_PP_DIR_BASE	,	F_203
DP_DPCD_REV	,	V_575
drm_display_mode	,	V_554
i915_error_state_buf_init	,	F_107
n_entries	,	V_663
i9xx_pipe_crc_ctl_reg	,	F_291
"PORT_DDI_B_2_LANES"	,	L_336
vm	,	V_55
" (stolen: %08llx)"	,	L_24
"Logical Ring Contexts are disabled\n"	,	L_255
pid_task	,	F_57
"\nCRTC %d:  "	,	L_427
DRM_MODE_DPMS_ON	,	V_506
pending	,	V_136
GEN8_GT_IMR	,	F_84
i915_dp_mst_info	,	F_265
wm	,	V_629
missed_irq_rings	,	V_765
wq	,	V_671
VLV_GTLC_PW_MEDIA_STATUS_MASK	,	V_333
simple_read_from_buffer	,	F_109
"  no ppgtt for context %d\n"	,	L_287
"Hangcheck inactive\n"	,	L_158
enable_hangcheck	,	V_283
intel_encoder	,	V_499
i915_ips_status	,	F_155
error_priv	,	V_196
PIPE_CRC_SOURCE_SPRITE_ILK	,	V_723
jiffies_to_msecs	,	F_132
"no"	,	L_2
"Max freq: %d MHz\n"	,	L_146
shared_dplls	,	V_611
init_waitqueue_head	,	F_382
"not enough stolen memory"	,	L_220
"No flip due on pipe %c (plane %c)\n"	,	L_45
write_pointer	,	V_432
RING_PP_DIR_DCLV	,	F_205
comm	,	V_125
"0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_113
intel_dp_sink_crc	,	F_223
RCX_SW_EXIT	,	V_309
single_open	,	F_283
rpprevdown	,	V_238
"\tExeclist status: 0x%08X, context: %u\n"	,	L_257
"RC3 (RC6+)\n"	,	L_182
i915_ring_test_irq_set	,	F_352
"DPFLIPSTAT:\t%08x\n"	,	L_70
fence_reg	,	V_53
"No requests\n"	,	L_61
"North Display Interrupt identity:	%08x\n"	,	L_100
RSTDBYCTL	,	V_296
kfree	,	F_105
POWER_DOMAIN_AUDIO	,	V_536
i915_error_state_open	,	F_100
"HW context "	,	L_247
ironlake_drpc_info	,	F_133
"Turbo enabled: %s\n"	,	L_186
"\tDRRS Supported : No"	,	L_426
out	,	V_206
"Display Engine misc interrupt identity:\t%08x\n"	,	L_86
gen	,	V_24
spr_latency	,	V_760
has_subslice_pg	,	V_817
GEN6_CURBSYTAVG_MASK	,	V_267
initialized	,	V_66
GEN8_DE_PIPE_IIR	,	F_90
VLV_EDP_PSR_ACTIVE_SF_UPDATE	,	V_497
power	,	V_508
down_threshold	,	V_270
drrs	,	V_633
i915_gem_batch_pool_info	,	F_74
to_intel_framebuffer	,	F_174
active_list	,	V_79
"0x%X: 0x%08X, mask: 0x%08X, read: 0x%08x, status: %s\n"	,	L_397
"RC6+  voltage: %dmV\n"	,	L_212
"GFX_MODE: 0x%08x\n"	,	L_291
EINVAL	,	V_82
"Copied %d bytes from user\n"	,	L_441
"Core Power Down\n"	,	L_201
depth	,	V_410
RING_EXECLIST_STATUS	,	F_187
gfx	,	V_392
info_ent	,	V_12
rpdownei	,	V_236
I915_READ_IMR	,	F_94
VLV_GTLC_PW_STATUS	,	V_325
MEMMODE_SWMODE_EN	,	V_302
POWER_DOMAIN_PORT_DDI_A_4_LANES	,	V_525
copy_from_user	,	F_321
MEMSTAT_VID_SHIFT	,	V_218
compliance_test_data	,	V_752
mem_freq	,	V_279
data	,	V_18
"\t\tBusy_frontbuffer_bits: 0x%X"	,	L_420
i915_wa_registers	,	F_257
"PLLS"	,	L_347
GEN8_GT_ISR	,	F_126
"Render p-state ratio: %d\n"	,	L_121
pch_fifo_underrun_disabled	,	V_601
INSTPM_SELF_EN	,	V_385
I915_READ_NOTRACE	,	F_140
"Pipe %c IIR:\t%08x\n"	,	L_80
debugfs_lock	,	V_13
"  Available Subslice Total: %u\n"	,	L_458
opregion	,	V_399
"PORT_DDI_C_4_LANES"	,	L_339
pd_offset	,	V_475
i915_error_state_put	,	F_104
filep	,	V_653
cur_latency	,	V_761
INSTPM	,	V_384
workarounds	,	V_620
link	,	V_484
"total: %d\n"	,	L_58
file_stats	,	V_91
I915_MAX_PIPES	,	V_683
"&lt;unknown&gt;"	,	L_44
intel_lvds_info	,	F_242
GEN8_DE_PIPE_IMR	,	F_89
"%s [%d]: %d boosts%s\n"	,	L_303
" (%s mappable)"	,	L_25
spin_lock	,	F_53
display_crc_ctl_open	,	F_282
dma_buf	,	V_94
readl	,	F_142
dpcd_block	,	V_832
list_head	,	V_68
"HW control enabled: %s\n"	,	L_167
i915_gem_request_get_seqno	,	F_22
ifbdev	,	V_403
"\tPDP%d 0x%016llx\n"	,	L_290
intel_freq_opcode	,	F_361
"dpcd read (%zu bytes at %u) failed (%zd)\n"	,	L_472
"\nSync seqno:\n"	,	L_386
bytes_read	,	V_664
no_fbc_reason	,	V_359
POWER_DOMAIN_TRANSCODER_EDP	,	V_523
"  Has EU Power Gating: %s\n"	,	L_464
list_for_each_entry_reverse	,	F_52
CRSTANDVID	,	V_297
"\t\tconnector %d: type: %s, status: %s"	,	L_361
PINNED_LIST	,	V_126
"too many words, allowed &lt;= %d\n"	,	L_435
i915_sink_crc	,	F_219
i915_forcewake_domains	,	F_134
subslice_total	,	V_801
VLV_IIR_RW	,	V_155
