;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -400, <-27
	SUB @121, 103
	SUB 0, -300
	ADD -250, 71
	SUB <0, @2
	SUB <0, @2
	SLT 520, @12
	SUB 0, -300
	SUB @121, 103
	MOV -400, <-27
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB -100, 0
	SUB -100, 0
	SPL @-500, -716
	SPL 0, -300
	SLT 20, @12
	SLT 520, @12
	JMP @111, 103
	DAT #120, #106
	JMN -1, @-20
	JMN -1, @-20
	DAT #120, #106
	ADD 605, @60
	SPL <121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DJN -241, @-20
	DAT #-250, #71
	SUB <0, @2
	DAT #-250, #71
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	ADD 605, @60
	MOV -400, <-27
	SUB @121, 103
	ADD 210, 30
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
