INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ual-laptop/Documents/GitHub/369Lab1/project_2/project_2.srcs/sources_1/new/ALUController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ual-laptop/Documents/GitHub/369Lab1/project_2/project_2.srcs/sources_1/new/ALUController_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController_tb
