# Half Adder Design in Verilog

## ðŸ“Œ Overview
This project implements a Half Adder using Verilog HDL.  
The design performs basic binary addition of two single-bit inputs.

## Truth Table

| A | B | Sum | Carry |
|---|---|-----|-------|
| 0 | 0 |  0  |   0   |
| 0 | 1 |  1  |   0   |
| 1 | 0 |  1  |   0   |
| 1 | 1 |  0  |   1   | 

## Files Included
- `design.v` â†’ RTL code
- `tb_half_adder.v` â†’ Testbench
- `waveform.png` â†’ Simulation waveform output

## Simulation
The design was simulated using Icarus Verilog on EDA Playground.

## Waveform Output

(waveform.png)

## Tools Used
- Verilog HDL
- Icarus Verilog
- EDA Playground
