# Initial Gate and Initial projectðŸš€  

## How to Runâœ¨  
  
1. Use a Vivado
2. Run the testbench file for simulation
  
## FilesðŸ’»  
  
- `XNOR.v`: Verilog RTL for XNOR gate  
  
- `XOR.v` : Verilog RTL for XOR gate  
  
- `MUX.v` : Verilog RTL for MUX gate  
  