# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project sweep
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.read_writer_tb -voptargs=+acc -L iCE40UP
# vsim -gui work.read_writer_tb -voptargs="+acc" -L iCE40UP 
# Start time: 09:45:52 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
quit -sim
# End time: 09:46:27 on Sep 23,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 6
vsim -gui -voptargs=+acc -L iCE40UP work.row_sweep_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.row_sweep_tb 
# Start time: 09:46:42 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.row_sweep_tb(fast)
# Loading work.row_sweep(fast)
add wave -position insertpoint  \
sim:/row_sweep_tb/clk \
sim:/row_sweep_tb/reset \
sim:/row_sweep_tb/vectornum \
sim:/row_sweep_tb/errors \
sim:/row_sweep_tb/testvectors \
sim:/row_sweep_tb/stop \
sim:/row_sweep_tb/rows \
sim:/row_sweep_tb/rows_expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftnv1xjx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnv1xjx
run -all
# Error: inputs = 1
#  outputs = 0010 (0001 expected)
# Error: inputs = 1
#  outputs = 0100 (0010 expected)
# Error: inputs = 1
#  outputs = 1000 (0100 expected)
# Error: inputs = 1
#  outputs = 0001 (1000 expected)
# Error: inputs = 1
#  outputs = 0010 (0001 expected)
# Error: inputs = 1
#  outputs = 0100 (0010 expected)
# Error: inputs = 1
#  outputs = 1000 (0100 expected)
# Error: inputs = 1
#  outputs = 0001 (1000 expected)
# Error: inputs = 0
#  outputs = 0010 (0001 expected)
# Error: inputs = 0
#  outputs = 0010 (0001 expected)
# Error: inputs = 0
#  outputs = 0010 (0001 expected)
# Error: inputs = 0
#  outputs = 0010 (0001 expected)
# Error: inputs = 1
#  outputs = 0010 (0001 expected)
# Error: inputs = 0
#  outputs = 0100 (0010 expected)
# Error: inputs = 1
#  outputs = 0100 (0010 expected)
# Error: inputs = 0
#  outputs = 1000 (0100 expected)
# Error: inputs = 1
#  outputs = 1000 (0100 expected)
# Error: inputs = 0
#  outputs = 0001 (1000 expected)
# Error: inputs = 0
#  outputs = 0001 (1000 expected)
# Error: inputs = 1
#  outputs = 0001 (1000 expected)
# Error: inputs = 1
#  outputs = 0010 (0001 expected)
#         21 tests completed with         21 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep_tb.sv(45)
#    Time: 235 ns  Iteration: 1  Instance: /row_sweep_tb
# Break in Module row_sweep_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep_tb.sv line 45
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 09:54:27 on Sep 23,2025, Elapsed time: 0:07:45
# Errors: 0, Warnings: 4
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.synchronizer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.synchronizer_tb 
# Start time: 09:55:13 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
add wave -position insertpoint  \
sim:/synchronizer_tb/clk \
sim:/synchronizer_tb/reset \
sim:/synchronizer_tb/vectornum \
sim:/synchronizer_tb/errors \
sim:/synchronizer_tb/testvectors \
sim:/synchronizer_tb/cin \
sim:/synchronizer_tb/cout \
sim:/synchronizer_tb/stop \
sim:/synchronizer_tb/cout_expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftn3sq45".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn3sq45
run -all
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
#         13 tests completed with          6 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
#         13 tests completed with          6 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
#         13 tests completed with          6 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv failed with 2 errors.
# 4 compiles, 1 failed with 2 errors.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(37): (vopt-7063) Failed to find 'stop' in hierarchical name 'stop'.
#         Region: synchronizer_tb
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=4.
vsim -gui -voptargs=+acc -L iCE40UP work.synchronizer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.synchronizer_tb 
# Start time: 09:55:13 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# ** Error (suppressible): C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(37): (vopt-7063) Failed to find 'stop' in hierarchical name 'stop'.
#         Region: synchronizer_tb
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=11.
# Error loading design
# End time: 10:00:55 on Sep 23,2025, Elapsed time: 0:05:42
# Errors: 2, Warnings: 12
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.synchronizer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.synchronizer_tb 
# Start time: 10:02:29 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftcxcr9n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcxcr9n
# Warning in wave window restart: ** UI-Msg (Warning): (vish-4014) No objects found matching '/synchronizer_tb/stop'. 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
#         13 tests completed with          6 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
add wave -position insertpoint  \
sim:/synchronizer_tb/clamp
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 0
#  outputs = 0 (1 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
# Error: inputs = 1
#  outputs = 1 (0 expected)
#         13 tests completed with          6 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.synchronizer_tb(fast)
# Loading work.synchronizer(fast)
run -all
#         13 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv(44)
#    Time: 155 ns  Iteration: 1  Instance: /synchronizer_tb
# Break in Module synchronizer_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer_tb.sv line 44
quit -sim
# End time: 10:18:21 on Sep 23,2025, Elapsed time: 0:15:52
# Errors: 0, Warnings: 2
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.debounce_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.debounce_tb 
# Start time: 10:19:04 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.debounce_tb(fast)
# Loading work.debounce(fast)
add wave -position insertpoint  \
sim:/debounce_tb/clk \
sim:/debounce_tb/reset \
sim:/debounce_tb/raw_data \
sim:/debounce_tb/filtered_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlft2mjamg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2mjamg
run -all
# Break key hit
# Break in Module debounce_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce_tb.sv line 37
quit -sim
# End time: 10:35:25 on Sep 23,2025, Elapsed time: 0:16:21
# Errors: 0, Warnings: 9
# reading C:/lscc/radiant/2024.2/questasim/win64/../modelsim.ini
# Loading project lab3
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 10:38:41 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# ** Error: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(14): (vopt-2135) Too many port connections. Expected 8, found 9.
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=7.
# Error loading design
# End time: 10:38:42 on Sep 23,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 12
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 10:41:39 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(76): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
add wave -position insertpoint  \
sim:/lab3_top_tb/clk \
sim:/lab3_top_tb/reset \
sim:/lab3_top_tb/rows \
sim:/lab3_top_tb/cols \
sim:/lab3_top_tb/d0 \
sim:/lab3_top_tb/d1 \
sim:/lab3_top_tb/seg \
sim:/lab3_top_tb/gate1 \
sim:/lab3_top_tb/gate2 \
sim:/lab3_top_tb/keys
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlft8xdxb5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8xdxb5
run  -all
# ** Error: FAILED!: First key press -- got d0=0 d1=7 expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=4 expected d0=7 d1=a at time 644.
#    Time: 644 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: third key press -- got d0=1 d1=0 expected d0=4 d1=7 at time 994.
#    Time: 994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fourth key press -- got d0=0 d1=a expected d0=1 d1=4 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fifth key press -- got d0=0 d1=8 expected d0=0 d1=1 at time 1694.
#    Time: 1694 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: sixth key press -- got d0=0 d1=8 expected d0=8 d1=0 at time 2044.
#    Time: 2044 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: seventh key press -- got d0=0 d1=2 expected d0=5 d1=8 at time 2394.
#    Time: 2394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: eight key press -- got d0=0 d1=0 expected d0=2 d1=5 at time 2744.
#    Time: 2744 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: ninth key press -- got d0=0 d1=9 expected d0=b d1=2 at time 3094.
#    Time: 3094 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: tenth key press -- got d0=0 d1=9 expected d0=9 d1=b at time 3444.
#    Time: 3444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 11th key press -- got d0=0 d1=3 expected d0=6 d1=9 at time 3794.
#    Time: 3794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 12th key press -- got d0=0 d1=b expected d0=3 d1=6 at time 4144.
#    Time: 4144 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 13th key press -- got d0=0 d1=e expected d0=f d1=3 at time 4494.
#    Time: 4494 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 14th key press -- got d0=0 d1=e expected d0=e d1=f at time 4844.
#    Time: 4844 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 15th key press -- got d0=0 d1=c expected d0=d d1=e at time 5194.
#    Time: 5194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 16th key press -- got d0=0 d1=f expected d0=c d1=d at time 5544.
#    Time: 5544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 5794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
quit -sim
# End time: 10:43:22 on Sep 23,2025, Elapsed time: 0:01:43
# Errors: 16, Warnings: 6
vsim -gui -voptargs=+acc -L iCE40UP work.read_writer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.read_writer_tb 
# Start time: 10:43:37 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# ** Warning: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(76): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
add wave -position insertpoint  \
sim:/read_writer_tb/clk \
sim:/read_writer_tb/reset \
sim:/read_writer_tb/vectornum \
sim:/read_writer_tb/errors \
sim:/read_writer_tb/testvectors \
sim:/read_writer_tb/rows \
sim:/read_writer_tb/columns \
sim:/read_writer_tb/control_1 \
sim:/read_writer_tb/control_2 \
sim:/read_writer_tb/control_1exp \
sim:/read_writer_tb/control_2exp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlfteccbqm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteccbqm
run -all
#         13 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 145 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# End time: 10:47:06 on Sep 23,2025, Elapsed time: 0:03:29
# Errors: 0, Warnings: 8
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 10:47:06 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(76): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
add wave -position insertpoint  \
sim:/lab3_top_tb/clk \
sim:/lab3_top_tb/reset \
sim:/lab3_top_tb/rows \
sim:/lab3_top_tb/cols \
sim:/lab3_top_tb/d0 \
sim:/lab3_top_tb/d1 \
sim:/lab3_top_tb/seg \
sim:/lab3_top_tb/gate1 \
sim:/lab3_top_tb/gate2 \
sim:/lab3_top_tb/keys
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlft6js2qf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6js2qf
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/rows
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/filter_enabler/cout
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/filter_enabler/clamps
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/filter_enabler/cin_cleaned
add wave -position insertpoint sim:/lab3_top_tb/dut/read_write/states/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/lab3_top_tb/dut/read_write/states/*'.
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/current_state
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=7 expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=4 expected d0=7 d1=a at time 644.
#    Time: 644 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: third key press -- got d0=1 d1=0 expected d0=4 d1=7 at time 994.
#    Time: 994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fourth key press -- got d0=0 d1=a expected d0=1 d1=4 at time 1344.
#    Time: 1344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fifth key press -- got d0=0 d1=8 expected d0=0 d1=1 at time 1694.
#    Time: 1694 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: sixth key press -- got d0=0 d1=8 expected d0=8 d1=0 at time 2044.
#    Time: 2044 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: seventh key press -- got d0=0 d1=2 expected d0=5 d1=8 at time 2394.
#    Time: 2394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: eight key press -- got d0=0 d1=0 expected d0=2 d1=5 at time 2744.
#    Time: 2744 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: ninth key press -- got d0=0 d1=9 expected d0=b d1=2 at time 3094.
#    Time: 3094 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: tenth key press -- got d0=0 d1=9 expected d0=9 d1=b at time 3444.
#    Time: 3444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 11th key press -- got d0=0 d1=3 expected d0=6 d1=9 at time 3794.
#    Time: 3794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 12th key press -- got d0=0 d1=b expected d0=3 d1=6 at time 4144.
#    Time: 4144 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 13th key press -- got d0=0 d1=e expected d0=f d1=3 at time 4494.
#    Time: 4494 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 14th key press -- got d0=0 d1=e expected d0=e d1=f at time 4844.
#    Time: 4844 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 15th key press -- got d0=0 d1=c expected d0=d d1=e at time 5194.
#    Time: 5194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: 16th key press -- got d0=0 d1=f expected d0=c d1=d at time 5544.
#    Time: 5544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 5794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=7 expected d0=7 d1=a at time 644.
#    Time: 644 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 894 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/synchc0/clk
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/debounce2/clk
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=x d1=x expected d0=a d1=x at time 394.
#    Time: 394 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=7 expected d0=7 d1=a at time 644.
#    Time: 644 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 894 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=7 expected d0=a d1=x at time 794.
#    Time: 794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=4 expected d0=7 d1=a at time 1444.
#    Time: 1444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 2094 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
quit -sim
# End time: 12:46:06 on Sep 23,2025, Elapsed time: 1:59:00
# Errors: 2, Warnings: 2
# Optimization canceled
vsim -gui -voptargs=+acc -L iCE40UP work.read_writer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.read_writer_tb 
# Start time: 12:46:26 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_1.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_1.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# ** Warning: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(76): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.read_writer_tb(fast)
# Loading work.read_writer(fast)
add wave -position insertpoint  \
sim:/read_writer_tb/clk \
sim:/read_writer_tb/reset \
sim:/read_writer_tb/vectornum \
sim:/read_writer_tb/errors \
sim:/read_writer_tb/testvectors \
sim:/read_writer_tb/rows \
sim:/read_writer_tb/columns \
sim:/read_writer_tb/control_1 \
sim:/read_writer_tb/control_2 \
sim:/read_writer_tb/control_1exp \
sim:/read_writer_tb/control_2exp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlft08hjki".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft08hjki
run -all
#         13 tests completed with          0 errors
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv(50)
#    Time: 145 ns  Iteration: 1  Instance: /read_writer_tb
# Break in Module read_writer_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer_tb.sv line 50
quit -sim
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_top_tb
# End time: 12:47:31 on Sep 23,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 8
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_top_tb 
# Start time: 12:47:31 on Sep 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/work/@_opt3".
# ** Warning: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(76): (vopt-2182) 'control_1' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
add wave -position insertpoint  \
sim:/lab3_top_tb/clk \
sim:/lab3_top_tb/reset \
sim:/lab3_top_tb/rows \
sim:/lab3_top_tb/cols \
sim:/lab3_top_tb/d0 \
sim:/lab3_top_tb/d1 \
sim:/lab3_top_tb/seg \
sim:/lab3_top_tb/gate1 \
sim:/lab3_top_tb/gate2 \
sim:/lab3_top_tb/keys
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kanparker  Hostname: 5GMZ0R3  ProcessID: 19844
#           Attempting to use alternate WLF file "./wlftdqxhnd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdqxhnd
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/filter_enabler/cin \
sim:/lab3_top_tb/dut/filter_enabler/clamps \
sim:/lab3_top_tb/dut/filter_enabler/cout \
sim:/lab3_top_tb/dut/filter_enabler/stop
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=7 expected d0=a d1=x at time 794.
#    Time: 794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=4 expected d0=7 d1=a at time 1444.
#    Time: 1444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 2094 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=7 expected d0=a d1=x at time 794.
#    Time: 794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=4 expected d0=7 d1=a at time 1444.
#    Time: 1444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 2094 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 794.
#    Time: 794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=a d1=x expected d0=7 d1=a at time 1444.
#    Time: 1444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(169)
#    Time: 2094 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 169
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 794.
#    Time: 794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=a d1=x expected d0=7 d1=a at time 1444.
#    Time: 1444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: third key press -- got d0=a d1=x expected d0=4 d1=7 at time 2194.
#    Time: 2194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fourth key press -- got d0=a d1=x expected d0=1 d1=4 at time 2544.
#    Time: 2544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fifth key press -- got d0=0 d1=a expected d0=0 d1=1 at time 2894.
#    Time: 2894 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: sixth key press -- got d0=0 d1=a expected d0=8 d1=0 at time 3244.
#    Time: 3244 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: seventh key press -- got d0=0 d1=a expected d0=5 d1=8 at time 3594.
#    Time: 3594 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: eight key press -- got d0=0 d1=a expected d0=2 d1=5 at time 3944.
#    Time: 3944 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: ninth key press -- got d0=b d1=0 expected d0=b d1=2 at time 4294.
#    Time: 4294 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: tenth key press -- got d0=b d1=0 expected d0=9 d1=b at time 4644.
#    Time: 4644 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 4894 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/row_sweeper/clk \
sim:/lab3_top_tb/dut/row_sweeper/reset \
sim:/lab3_top_tb/dut/row_sweeper/stop \
sim:/lab3_top_tb/dut/row_sweeper/rows \
sim:/lab3_top_tb/dut/row_sweeper/current_state \
sim:/lab3_top_tb/dut/row_sweeper/output_state
reset -f
# Invalid parameter(s)
# RESET { SESSION }
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 794.
#    Time: 794 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=a d1=x expected d0=7 d1=a at time 1444.
#    Time: 1444 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: third key press -- got d0=a d1=x expected d0=4 d1=7 at time 2194.
#    Time: 2194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fourth key press -- got d0=a d1=x expected d0=1 d1=4 at time 2544.
#    Time: 2544 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fifth key press -- got d0=0 d1=a expected d0=0 d1=1 at time 2894.
#    Time: 2894 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: sixth key press -- got d0=0 d1=a expected d0=8 d1=0 at time 3244.
#    Time: 3244 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: seventh key press -- got d0=0 d1=a expected d0=5 d1=8 at time 3594.
#    Time: 3594 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: eight key press -- got d0=0 d1=a expected d0=2 d1=5 at time 3944.
#    Time: 3944 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: ninth key press -- got d0=b d1=0 expected d0=b d1=2 at time 4294.
#    Time: 4294 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: tenth key press -- got d0=b d1=0 expected d0=9 d1=b at time 4644.
#    Time: 4644 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 4894 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=a d1=x expected d0=7 d1=a at time 1844.
#    Time: 1844 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: third key press -- got d0=a d1=x expected d0=4 d1=7 at time 2594.
#    Time: 2594 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fourth key press -- got d0=a d1=x expected d0=1 d1=4 at time 2944.
#    Time: 2944 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fifth key press -- got d0=0 d1=a expected d0=0 d1=1 at time 3294.
#    Time: 3294 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: sixth key press -- got d0=0 d1=a expected d0=8 d1=0 at time 3644.
#    Time: 3644 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: seventh key press -- got d0=0 d1=a expected d0=5 d1=8 at time 3994.
#    Time: 3994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: eight key press -- got d0=0 d1=a expected d0=2 d1=5 at time 4344.
#    Time: 4344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: ninth key press -- got d0=b d1=0 expected d0=b d1=2 at time 4694.
#    Time: 4694 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: tenth key press -- got d0=b d1=0 expected d0=9 d1=b at time 5044.
#    Time: 5044 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 5294 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=a d1=x expected d0=7 d1=a at time 1844.
#    Time: 1844 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: third key press -- got d0=a d1=x expected d0=4 d1=7 at time 2594.
#    Time: 2594 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fourth key press -- got d0=a d1=x expected d0=1 d1=4 at time 2944.
#    Time: 2944 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fifth key press -- got d0=0 d1=a expected d0=0 d1=1 at time 3294.
#    Time: 3294 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: sixth key press -- got d0=0 d1=a expected d0=8 d1=0 at time 3644.
#    Time: 3644 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: seventh key press -- got d0=0 d1=a expected d0=5 d1=8 at time 3994.
#    Time: 3994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: eight key press -- got d0=0 d1=a expected d0=2 d1=5 at time 4344.
#    Time: 4344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: ninth key press -- got d0=b d1=0 expected d0=b d1=2 at time 4694.
#    Time: 4694 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: tenth key press -- got d0=b d1=0 expected d0=9 d1=b at time 5044.
#    Time: 5044 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 5294 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=0 d1=7 expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: Second key press -- got d0=0 d1=4 expected d0=7 d1=a at time 1844.
#    Time: 1844 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: third key press -- got d0=0 d1=4 expected d0=4 d1=7 at time 2594.
#    Time: 2594 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fourth key press -- got d0=0 d1=a expected d0=1 d1=4 at time 2944.
#    Time: 2944 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: fifth key press -- got d0=0 d1=a expected d0=0 d1=1 at time 3294.
#    Time: 3294 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: sixth key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 3644.
# ** Error: FAILED!: seventh key press -- got d0=0 d1=2 expected d0=5 d1=8 at time 3994.
#    Time: 3994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: eight key press -- got d0=0 d1=2 expected d0=2 d1=5 at time 4344.
#    Time: 4344 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: ninth key press -- got d0=0 d1=9 expected d0=b d1=2 at time 4694.
#    Time: 4694 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Error: FAILED!: tenth key press -- got d0=0 d1=9 expected d0=9 d1=b at time 5044.
#    Time: 5044 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 5294 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
run -all
# ** Error: Simulation did not complete in time.
#    Time: 50 us  Scope: lab3_top_tb File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 176
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(177)
#    Time: 50 us  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 177
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 1844.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 2594.
# ** Error: FAILED!: fourth key press -- got d0=4 d1=7 expected d0=1 d1=4 at time 2944.
#    Time: 2944 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: fifth key press -- got d0=0 d1=1 expected d0=0 d1=1 at time 3294.
# PASSED!: sixth key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 3644.
# ** Error: FAILED!: seventh key press -- got d0=8 d1=0 expected d0=5 d1=8 at time 3994.
#    Time: 3994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: eight key press -- got d0=2 d1=5 expected d0=2 d1=5 at time 4344.
# PASSED!: ninth key press -- got d0=b d1=2 expected d0=b d1=2 at time 4694.
# PASSED!: tenth key press -- got d0=9 d1=b expected d0=9 d1=b at time 5044.
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 5294 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 1844.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 2594.
# ** Error: FAILED!: fourth key press -- got d0=4 d1=7 expected d0=1 d1=4 at time 2944.
#    Time: 2944 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: fifth key press -- got d0=0 d1=1 expected d0=0 d1=1 at time 3294.
# PASSED!: sixth key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 3644.
# ** Error: FAILED!: seventh key press -- got d0=8 d1=0 expected d0=5 d1=8 at time 3994.
#    Time: 3994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: eight key press -- got d0=2 d1=5 expected d0=2 d1=5 at time 4344.
# PASSED!: ninth key press -- got d0=b d1=2 expected d0=b d1=2 at time 4694.
# PASSED!: tenth key press -- got d0=9 d1=b expected d0=9 d1=b at time 5044.
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 5294 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
add wave -position insertpoint  \
sim:/lab3_top_tb/dut/read_write/current_state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 1194.
#    Time: 1194 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 1844.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 2594.
# ** Error: FAILED!: fourth key press -- got d0=4 d1=7 expected d0=1 d1=4 at time 2944.
#    Time: 2944 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: fifth key press -- got d0=0 d1=1 expected d0=0 d1=1 at time 3294.
# PASSED!: sixth key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 3644.
# ** Error: FAILED!: seventh key press -- got d0=8 d1=0 expected d0=5 d1=8 at time 3994.
#    Time: 3994 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: eight key press -- got d0=2 d1=5 expected d0=2 d1=5 at time 4344.
# PASSED!: ninth key press -- got d0=b d1=2 expected d0=b d1=2 at time 4694.
# PASSED!: tenth key press -- got d0=9 d1=b expected d0=9 d1=b at time 5044.
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 5294 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 1594.
#    Time: 1594 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 2644.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 4194.
# PASSED!: fourth key press -- got d0=1 d1=4 expected d0=1 d1=4 at time 5744.
# PASSED!: fifth key press -- got d0=0 d1=1 expected d0=0 d1=1 at time 7294.
# PASSED!: sixth key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 8844.
# PASSED!: seventh key press -- got d0=5 d1=8 expected d0=5 d1=8 at time 10394.
# PASSED!: eight key press -- got d0=2 d1=5 expected d0=2 d1=5 at time 11544.
# PASSED!: ninth key press -- got d0=b d1=2 expected d0=b d1=2 at time 12294.
# PASSED!: tenth key press -- got d0=9 d1=b expected d0=9 d1=b at time 13044.
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 13294 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
# Compile of clk_tb.sv was successful.
# Compile of clock_divider.sv was successful.
# Compile of debounce.sv was successful.
# Compile of debounce_tb.sv was successful.
# Compile of display_driver.sv was successful.
# Compile of HSOC.sv was successful.
# Compile of lab3_top_tb.sv was successful.
# Compile of read_writer.sv was successful with warnings.
# Compile of read_writer_tb.sv was successful.
# Compile of row_sweep.sv was successful.
# Compile of row_sweep_tb.sv was successful.
# Compile of seven_seg_dsiplay.sv was successful.
# Compile of stop_clamp.sv was successful.
# Compile of stop_clamp_tb.sv was successful.
# Compile of synchronizer.sv was successful.
# Compile of synchronizer_tb.sv was successful.
# Compile of top.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_top_tb(fast)
# Loading work.top(fast)
# Loading work.clock_divider(fast)
# Loading work.row_sweep(fast)
# Loading work.synchronizer(fast)
# Loading work.debounce(fast)
# Loading work.stop_clamp(fast)
# Loading work.read_writer(fast)
# Loading work.display_driver(fast)
# Loading work.seven_seg_display(fast)
run -all
# ** Error: FAILED!: First key press -- got d0=a d1=x expected d0=a d1=x at time 1594.
#    Time: 1594 ns  Scope: lab3_top_tb.check_key File: C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv Line: 46
# PASSED!: Second key press -- got d0=7 d1=a expected d0=7 d1=a at time 2644.
# PASSED!: third key press -- got d0=4 d1=7 expected d0=4 d1=7 at time 4194.
# PASSED!: fourth key press -- got d0=1 d1=4 expected d0=1 d1=4 at time 5744.
# PASSED!: fifth key press -- got d0=0 d1=1 expected d0=0 d1=1 at time 7294.
# PASSED!: sixth key press -- got d0=8 d1=0 expected d0=8 d1=0 at time 8844.
# PASSED!: seventh key press -- got d0=5 d1=8 expected d0=5 d1=8 at time 10394.
# PASSED!: eight key press -- got d0=2 d1=5 expected d0=2 d1=5 at time 11544.
# PASSED!: ninth key press -- got d0=b d1=2 expected d0=b d1=2 at time 12294.
# PASSED!: tenth key press -- got d0=9 d1=b expected d0=9 d1=b at time 13044.
# PASSED!: 11th key press -- got d0=6 d1=9 expected d0=6 d1=9 at time 13794.
# PASSED!: 12th key press -- got d0=3 d1=6 expected d0=3 d1=6 at time 14544.
# PASSED!: 13th key press -- got d0=f d1=3 expected d0=f d1=3 at time 15294.
# PASSED!: 14th key press -- got d0=e d1=f expected d0=e d1=f at time 16044.
# PASSED!: 15th key press -- got d0=d d1=e expected d0=d d1=e at time 16794.
# PASSED!: 16th key press -- got d0=c d1=d expected d0=c d1=d at time 17544.
# ** Note: $stop    : C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv(170)
#    Time: 17794 ns  Iteration: 0  Instance: /lab3_top_tb
# Break in Module lab3_top_tb at C:/Users/kanparker/Documents/e1155_lab3/fpga/e155_lab3/source/impl_1/lab3_top_tb.sv line 170
