

================================================================
== Vitis HLS Report for 'B_PE_dummy_in'
================================================================
* Date:           Thu Sep 12 16:27:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.409 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6  |    32768|    32768|         2|          1|          1|  32768|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|       98|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln816_fu_74_p2         |         +|   0|  0|  23|          16|           1|
    |ap_condition_78            |       and|   0|  0|   2|           1|           1|
    |icmp_ln816_fu_68_p2        |      icmp|   0|  0|  24|          16|          17|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  53|          35|          22|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten91_load  |   9|          2|   16|         32|
    |fifo_B_PE_2_1_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten91_fu_50                  |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  45|         10|   35|         70|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten91_fu_50   |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in|  return value|
|fifo_B_PE_2_1_dout            |   in|   64|     ap_fifo|  fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_empty_n         |   in|    1|     ap_fifo|  fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_read            |  out|    1|     ap_fifo|  fifo_B_PE_2_1|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

