# 0 "arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts"
# 9 "arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/toshiba/tmpv7708.dtsi" 1
# 10 "arch/arm64/boot/dts/toshiba/tmpv7708.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/toshiba,tmpv770x.h" 1
# 11 "arch/arm64/boot/dts/toshiba/tmpv7708.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 12 "arch/arm64/boot/dts/toshiba/tmpv7708.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 13 "arch/arm64/boot/dts/toshiba/tmpv7708.dtsi" 2

/memreserve/ 0x81000000 0x00300000;

/ {
 compatible = "toshiba,tmpv7708";
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu4>;
    };
    core1 {
     cpu = <&cpu5>;
    };
    core2 {
     cpu = <&cpu6>;
    };
    core3 {
     cpu = <&cpu7>;
    };
   };
  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x81100000>;
   reg = <0x00>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x81100000>;
   reg = <0x01>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x81100000>;
   reg = <0x02>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x81100000>;
   reg = <0x03>;
  };

  cpu4: cpu@100 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x81100000>;
   reg = <0x100>;
  };

  cpu5: cpu@101 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x81100000>;
   reg = <0x101>;
  };

  cpu6: cpu@102 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x81100000>;
   reg = <0x102>;
  };

  cpu7: cpu@103 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x81100000>;
   reg = <0x103>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts =
   <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
   <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
   <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
   <1 10 ((((1 << (8)) - 1) << 8) | 8)>;
 };

 extclk100mhz: extclk100mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "extclk100mhz";
 };

 osc2_clk: osc2-clk {
  compatible = "fixed-clock";
  clock-frequency = <20000000>;
  #clock-cells = <0>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  interrupt-parent = <&gic>;
  ranges;

  gic: interrupt-controller@24001000 {
   compatible = "arm,gic-400";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (8)) - 1) << 8) | 8)>;
   reg = <0 0x24001000 0 0x1000>,
         <0 0x24002000 0 0x2000>,
         <0 0x24004000 0 0x2000>,
         <0 0x24006000 0 0x2000>;
  };

  pmux: pmux@24190000 {
   compatible = "toshiba,tmpv7708-pinctrl";
   reg = <0 0x24190000 0 0x10000>;
  };

  gpio: gpio@28020000 {
   compatible = "toshiba,gpio-tmpv7708";
   reg = <0 0x28020000 0 0x1000>;
   #gpio-cells = <0x2>;
   gpio-ranges = <&pmux 0 0 32>;
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupt-parent = <&gic>;
  };

  pipllct: clock-controller@24220000 {
   compatible = "toshiba,tmpv7708-pipllct";
   reg = <0 0x24220000 0 0x820>;
   #clock-cells = <1>;
   clocks = <&osc2_clk>;
  };

  pismu: syscon@24200000 {
   compatible = "toshiba,tmpv7708-pismu", "syscon";
   reg = <0 0x24200000 0 0x2140>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  uart0: serial@28200000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0 0x28200000 0 0x1000>;
   interrupts = <0 133 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&uart0_pins>;
   clocks = <&pismu 36>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  uart1: serial@28201000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0 0x28201000 0 0x1000>;
   interrupts = <0 134 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&uart1_pins>;
   clocks = <&pismu 37>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  uart2: serial@28202000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0 0x28202000 0 0x1000>;
   interrupts = <0 135 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&uart2_pins>;
   clocks = <&pismu 38>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  uart3: serial@28203000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0 0x28203000 0 0x1000>;
   interrupts = <0 136 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&uart3_pins>;
   clocks = <&pismu 38>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  i2c0: i2c@28030000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28030000 0 0x1000>;
   interrupts = <0 138 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c0_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 40>;
   status = "disabled";
  };

  i2c1: i2c@28031000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28031000 0 0x1000>;
   interrupts = <0 139 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c1_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 41>;
   status = "disabled";
  };

  i2c2: i2c@28032000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28032000 0 0x1000>;
   interrupts = <0 140 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c2_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 42>;
   status = "disabled";
  };

  i2c3: i2c@28033000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28033000 0 0x1000>;
   interrupts = <0 141 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c3_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 43>;
   status = "disabled";
  };

  i2c4: i2c@28034000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28034000 0 0x1000>;
   interrupts = <0 142 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c4_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 44>;
   status = "disabled";
  };

  i2c5: i2c@28035000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28035000 0 0x1000>;
   interrupts = <0 143 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c5_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 45>;
   status = "disabled";
  };

  i2c6: i2c@28036000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28036000 0 0x1000>;
   interrupts = <0 144 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c6_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 46>;
   status = "disabled";
  };

  i2c7: i2c@28037000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28037000 0 0x1000>;
   interrupts = <0 145 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c7_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 47>;
   status = "disabled";
  };

  i2c8: i2c@28038000 {
   compatible = "snps,designware-i2c";
   reg = <0 0x28038000 0 0x1000>;
   interrupts = <0 146 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c8_pins>;
   clock-frequency = <400000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 48>;
   status = "disabled";
  };

  spi0: spi@28140000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0 0x28140000 0 0x1000>;
   interrupts = <0 123 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi0_pins>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 30>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  spi1: spi@28141000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0 0x28141000 0 0x1000>;
   interrupts = <0 124 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi1_pins>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 30>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  spi2: spi@28142000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0 0x28142000 0 0x1000>;
   interrupts = <0 125 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi2_pins>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 31>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  spi3: spi@28143000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0 0x28143000 0 0x1000>;
   interrupts = <0 126 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi3_pins>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 32>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  spi4: spi@28144000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0 0x28144000 0 0x1000>;
   interrupts = <0 127 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi4_pins>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 33>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  spi5: spi@28145000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0 0x28145000 0 0x1000>;
   interrupts = <0 128 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi5_pins>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 34>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  spi6: spi@28146000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0 0x28146000 0 0x1000>;
   interrupts = <0 129 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi6_pins>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&pismu 35>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  piether: ethernet@28000000 {
   compatible = "toshiba,visconti-dwmac", "snps,dwmac-4.20a";
   reg = <0 0x28000000 0 0x10000>;
   interrupts = <0 156 4>;
   interrupt-names = "macirq";
   snps,txpbl = <4>;
   snps,rxpbl = <4>;
   snps,tso;
   clocks = <&pismu 28>, <&pismu 118>;
   clock-names = "stmmaceth", "phy_ref_clk";
   status = "disabled";
  };

  wdt: wdt@28330000 {
   compatible = "toshiba,visconti-wdt";
   reg = <0 0x28330000 0 0x1000>;
   clocks = <&pismu 59>;
   status = "disabled";
  };

  pwm: pwm@241c0000 {
   compatible = "toshiba,visconti-pwm";
   reg = <0 0x241c0000 0 0x1000>;
   pinctrl-names = "default";
   pinctrl-0 = <&pwm_mux>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pcie: pcie@28400000 {
   compatible = "toshiba,visconti-pcie";
   reg = <0x0 0x28400000 0x0 0x00400000>,
         <0x0 0x70000000 0x0 0x10000000>,
         <0x0 0x28050000 0x0 0x00010000>,
         <0x0 0x24200000 0x0 0x00002000>,
         <0x0 0x24162000 0x0 0x00001000>;
   reg-names = "dbi", "config", "ulreg", "smu", "mpu";
   device_type = "pci";
   bus-range = <0x00 0xff>;
   num-lanes = <2>;
   num-viewport = <8>;

   #address-cells = <3>;
   #size-cells = <2>;
   #interrupt-cells = <1>;
   ranges = <0x81000000 0 0x40000000 0 0x40000000 0 0x00010000
      0x82000000 0 0x50000000 0 0x50000000 0 0x20000000>;
   interrupts = <0 211 4>,
         <0 215 4>;
   interrupt-names = "msi", "intr";
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map =
    <0 0 0 1 &gic 0 215 4
     0 0 0 2 &gic 0 215 4
     0 0 0 3 &gic 0 215 4
     0 0 0 4 &gic 0 215 4>;
   max-link-speed = <2>;
   clocks = <&extclk100mhz>, <&pismu 25>, <&pismu 26>;
   clock-names = "ref", "core", "aux";
   status = "disabled";
  };
 };
};

# 1 "arch/arm64/boot/dts/toshiba/tmpv7708_pins.dtsi" 1


&pmux {
 spi0_pins: spi0-pins {
  function = "spi0";
  groups = "spi0_grp";
 };
 spi1_pins: spi1-pins {
  function = "spi1";
  groups = "spi1_grp";
 };
 spi2_pins: spi2-pins {
  function = "spi2";
  groups = "spi2_grp";
 };
 spi3_pins: spi3-pins {
  function = "spi3";
  groups = "spi3_grp";
 };
 spi4_pins: spi4-pins {
  function = "spi4";
  groups = "spi4_grp";
 };
 spi5_pins: spi5-pins {
  function = "spi5";
  groups = "spi5_grp";
 };
 spi6_pins: spi6-pins {
  function = "spi6";
  groups = "spi6_grp";
 };
 uart0_pins: uart0-pins {
  function = "uart0";
  groups = "uart0_grp";
 };
 uart1_pins: uart1-pins {
  function = "uart1";
  groups = "uart1_grp";
 };
 uart2_pins: uart2-pins {
  function = "uart2";
  groups = "uart2_grp";
 };
 uart3_pins: uart3-pins {
  function = "uart3";
  groups = "uart3_grp";
 };
 i2c0_pins: i2c0-pins {
  function = "i2c0";
  groups = "i2c0_grp";
  bias-pull-up;
 };
 i2c1_pins: i2c1-pins {
  function = "i2c1";
  groups = "i2c1_grp";
  bias-pull-up;
 };
 i2c2_pins: i2c2-pins {
  function = "i2c2";
  groups = "i2c2_grp";
  bias-pull-up;
 };
 i2c3_pins: i2c3-pins {
  function = "i2c3";
  groups = "i2c3_grp";
  bias-pull-up;
 };
 i2c4_pins: i2c4-pins {
  function = "i2c4";
  groups = "i2c4_grp";
  bias-pull-up;
 };
 i2c5_pins: i2c5-pins {
  function = "i2c5";
  groups = "i2c5_grp";
  bias-pull-up;
 };
 i2c6_pins: i2c6-pins {
  function = "i2c6";
  groups = "i2c6_grp";
  bias-pull-up;
 };
 i2c7_pins: i2c7-pins {
  function = "i2c7";
  groups = "i2c7_grp";
  bias-pull-up;
 };
 i2c8_pins: i2c8-pins {
  function = "i2c8";
  groups = "i2c8_grp";
  bias-pull-up;
 };

 pwm_mux: pwm_mux {
  function = "pwm";
 };

};
# 517 "arch/arm64/boot/dts/toshiba/tmpv7708.dtsi" 2
# 12 "arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts" 2

/ {
 model = "Toshiba TMPV7708 RM main board";
 compatible = "toshiba,tmpv7708-rm-mbrc", "toshiba,tmpv7708";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };


 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x30000000>;
 };
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&piether {
 status = "okay";
 phy-handle = <&phy0>;
 phy-mode = "rgmii-id";

 mdio0 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "snps,dwmac-mdio";
  phy0: ethernet-phy@1 {
   device_type = "ethernet-phy";
   reg = <0x1>;
  };
 };
};

&wdt {
 status = "okay";
};

&gpio {
 status = "okay";
};

&pwm_mux {
 groups = "pwm0_gpio16_grp", "pwm1_gpio17_grp", "pwm2_gpio18_grp", "pwm3_gpio19_grp";
};

&pwm {
 status = "okay";
};

&pcie {
 status = "okay";
};
