#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May  6 09:58:47 2025
# Process ID: 8084
# Current directory: D:/vivado/vr_code/assembly_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17444 D:\vivado\vr_code\assembly_CPU\assembly_CPU.xpr
# Log file: D:/vivado/vr_code/assembly_CPU/vivado.log
# Journal file: D:/vivado/vr_code/assembly_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/vr_code/assembly_CPU/assembly_CPU.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM.xci]
generate_target all [get_files D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM.xci]
export_ip_user_files -of_objects  [get_files D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM.xci] -no_script -reset -force -quiet
remove_files  D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM/instructionROM.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name instructionROM -dir d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {instructionROM} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/vivado/vr_code/assembly_CPU/mipstest.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips instructionROM]
generate_target {instantiation_template} [get_files d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci]
generate_target all [get_files  d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci]
catch { config_ip_cache -export [get_ips -all instructionROM] }
export_ip_user_files -of_objects [get_files d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci]
launch_runs -jobs 8 instructionROM_synth_1
export_simulation -of_objects [get_files d:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/ip/instructionROM_1/instructionROM.xci] -directory D:/vivado/vr_code/assembly_CPU/assembly_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/vr_code/assembly_CPU/assembly_CPU.ip_user_files -ipstatic_source_dir D:/vivado/vr_code/assembly_CPU/assembly_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/vr_code/assembly_CPU/assembly_CPU.cache/compile_simlib/modelsim} {questa=D:/vivado/vr_code/assembly_CPU/assembly_CPU.cache/compile_simlib/questa} {riviera=D:/vivado/vr_code/assembly_CPU/assembly_CPU.cache/compile_simlib/riviera} {activehdl=D:/vivado/vr_code/assembly_CPU/assembly_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
save_wave_config {D:/vivado/vr_code/assembly_CPU/td_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/vivado/vr_code/assembly_CPU/td_behav.wcfg
source td.tcl
close_sim
