# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:49 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 09:00:49 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:49 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 09:00:49 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:49 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 09:00:49 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:49 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 09:00:49 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/16_bit_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/16_bit_register.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/allMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/allMUX.sv 
# -- Compiling module MUX2
# -- Compiling module MUX4
# -- Compiling module MUX8
# 
# Top level modules:
# 	MUX2
# 	MUX4
# 	MUX8
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/alltopMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/alltopMUX.sv 
# -- Compiling module PCMUX
# -- Compiling module MIOMUX
# 
# Top level modules:
# 	PCMUX
# 	MIOMUX
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/BUS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/BUS.sv 
# -- Compiling module BUS
# 
# Top level modules:
# 	BUS
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/PC.sv 
# -- Compiling module PC0
# 
# Top level modules:
# 	PC0
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/MAR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/MAR.sv 
# -- Compiling module MAR0
# 
# Top level modules:
# 	MAR0
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/MDR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/MDR.sv 
# -- Compiling module MDR0
# 
# Top level modules:
# 	MDR0
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/IR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:50 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/IR.sv 
# -- Compiling module IR0
# 
# Top level modules:
# 	IR0
# End time: 09:00:50 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:51 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 09:00:51 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:51 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 09:00:51 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ece385/lab5 {C:/intelFPGA_lite/18.1/ece385/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:00:51 on Sep 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ece385/lab5" C:/intelFPGA_lite/18.1/ece385/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 09:00:51 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 09:00:51 on Sep 30,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.PC0
# Loading work.reg_16
# Loading work.BUS
# Loading work.MDR0
# Loading work.MAR0
# Loading work.IR0
# Loading work.PCMUX
# Loading work.MUX4
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ece385/lab5/allMUX.sv(18): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/testslc3/slc/pcmux/pcmux
# End time: 22:22:28 on Sep 30,2022, Elapsed time: 13:21:37
# Errors: 0, Warnings: 1
