Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/23.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/23.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  clockPractice.vho
Sim SDF file          :  clockPractice__vhdl.sdo
Sim dir               :  simulation\questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File clockPractice_run_msim_gate_vhdl.do already exists - backing up current file as clockPractice_run_msim_gate_vhdl.do.bak1
Probing transcript
Questa Intel FPGA Info: # Reading pref.tcl
Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64
Questa Intel FPGA Info: # //  Version 2023.3 win64 Jul 17 2023
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # //  Copyright 1991-2023 Mentor Graphics Corporation
Questa Intel FPGA Info: # //  All Rights Reserved.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade
Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of
Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential,
Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act,
Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information
Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act,
Questa Intel FPGA Info: # //  18 U.S.C. Section 1905.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # do clockPractice_run_msim_gate_vhdl.do
Questa Intel FPGA Info: # if {[file exists gate_work]} {
Questa Intel FPGA Info: # 	vdel -lib gate_work -all
Questa Intel FPGA Info: # }
Questa Intel FPGA Info: # vlib gate_work
Questa Intel FPGA Info: # vmap work gate_work
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
Questa Intel FPGA Info: # vmap work gate_work 
Questa Intel FPGA Info: # Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
Questa Intel FPGA Info: # Modifying modelsim.ini
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vcom -93 -work work {clockPractice.vho}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
Questa Intel FPGA Info: # Start time: 20:38:30 on Oct 03,2024
Questa Intel FPGA Info: # vcom -reportprogress 300 -93 -work work clockPractice.vho 
Questa Intel FPGA Info: # -- Loading package STANDARD
Questa Intel FPGA Info: # -- Loading package TEXTIO
Questa Intel FPGA Info: # -- Loading package std_logic_1164
Questa Intel FPGA Info: # -- Loading package VITAL_Timing
Questa Intel FPGA Info: # -- Loading package VITAL_Primitives
Questa Intel FPGA Info: # -- Loading package dffeas_pack
Questa Intel FPGA Info: # -- Loading package altera_primitives_components
Questa Intel FPGA Info: # -- Loading package altera_lnsim_components
Questa Intel FPGA Info: # -- Loading package cyclonev_atom_pack
Questa Intel FPGA Info: # -- Loading package cyclonev_components
Questa Intel FPGA Info: # -- Compiling entity clockPractice
Questa Intel FPGA Info: # -- Compiling architecture structure of clockPractice
Questa Intel FPGA Info: # End time: 20:38:31 on Oct 03,2024, Elapsed time: 0:00:01
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Info: NativeLink simulation flow was successful
