Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Wed May 10 13:42:34 2017
| Host             : ubuntu running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file patmos_top_power_routed.rpt -pb patmos_top_power_summary_routed.pb -rpx patmos_top_power_routed.rpx
| Design           : patmos_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.101 |
| Dynamic (W)              | 0.992 |
| Device Static (W)        | 0.109 |
| Total Off-Chip Power (W) | 0.633 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 80.0  |
| Junction Temperature (C) | 30.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |       46 |       --- |             --- |
| Slice Logic              |     0.014 |    25502 |       --- |             --- |
|   LUT as Logic           |     0.012 |    10142 |     63400 |           16.00 |
|   LUT as Distributed RAM |    <0.001 |     1048 |     19000 |            5.52 |
|   Register               |    <0.001 |    10609 |    126800 |            8.37 |
|   CARRY4                 |    <0.001 |      591 |     15850 |            3.73 |
|   LUT as Shift Register  |    <0.001 |      162 |     19000 |            0.85 |
|   F7/F8 Muxes            |    <0.001 |      131 |     63400 |            0.21 |
|   Others                 |     0.000 |      317 |       --- |             --- |
| Signals                  |     0.023 |    23340 |       --- |             --- |
| Block RAM                |     0.018 |     13.5 |       135 |           10.00 |
| MMCM                     |     0.222 |        2 |         6 |           33.33 |
| PLL                      |     0.090 |        1 |         6 |           16.67 |
| DSPs                     |     0.020 |       52 |       240 |           21.67 |
| I/O                      |     0.508 |      109 |       210 |           51.90 |
| PHASER                   |     0.070 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     1.101 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.140 |       0.121 |      0.018 |
| Vccaux    |       1.800 |     0.268 |       0.249 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.587 |       0.583 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                        | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_in                                                                                                                                                      | clk_in                                                                                                                                                                                                                        |            10.0 |
| clk_out_1_clk_manager                                                                                                                                       | clk_manager_inst_0/inst/clk_out_1_clk_manager                                                                                                                                                                                 |             5.0 |
| clk_out_1_clk_manager_1                                                                                                                                     | clk_manager_inst_0/inst/clk_out_1_clk_manager                                                                                                                                                                                 |             5.0 |
| clk_out_2_clk_manager                                                                                                                                       | clk_manager_inst_0/inst/clk_out_2_clk_manager                                                                                                                                                                                 |           100.0 |
| clk_out_2_clk_manager_1                                                                                                                                     | clk_manager_inst_0/inst/clk_out_2_clk_manager                                                                                                                                                                                 |           100.0 |
| clk_pll_i                                                                                                                                                   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            20.0 |
| clk_pll_i_1                                                                                                                                                 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            20.0 |
| clkfbout_clk_manager                                                                                                                                        | clk_manager_inst_0/inst/clkfbout_clk_manager                                                                                                                                                                                  |            10.0 |
| clkfbout_clk_manager_1                                                                                                                                      | clk_manager_inst_0/inst/clkfbout_clk_manager                                                                                                                                                                                  |            10.0 |
| freq_refclk                                                                                                                                                 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             2.5 |
| freq_refclk_1                                                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             2.5 |
| iserdes_clkdiv                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            20.0 |
| iserdes_clkdiv_1                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            20.0 |
| iserdes_clkdiv_2                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            20.0 |
| iserdes_clkdiv_3                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            20.0 |
| mem_refclk                                                                                                                                                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             5.0 |
| mem_refclk_1                                                                                                                                                | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             5.0 |
| oserdes_clk                                                                                                                                                 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             5.0 |
| oserdes_clk_1                                                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             5.0 |
| oserdes_clk_2                                                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             5.0 |
| oserdes_clk_3                                                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             5.0 |
| oserdes_clk_4                                                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             5.0 |
| oserdes_clk_5                                                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             5.0 |
| oserdes_clk_6                                                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             5.0 |
| oserdes_clk_7                                                                                                                                               | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             5.0 |
| oserdes_clkdiv                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_1                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            20.0 |
| oserdes_clkdiv_2                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_3                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            20.0 |
| oserdes_clkdiv_4                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_5                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            20.0 |
| oserdes_clkdiv_6                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_7                                                                                                                                            | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            20.0 |
| pll_clk3_out                                                                                                                                                | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            20.0 |
| pll_clk3_out_1                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            20.0 |
| pll_clkfbout                                                                                                                                                | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| pll_clkfbout_1                                                                                                                                              | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            80.0 |
| sync_pulse_1                                                                                                                                                | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            80.0 |
| sys_clk_pin                                                                                                                                                 | clk_in                                                                                                                                                                                                                        |            10.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             5.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             5.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             5.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             5.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| patmos_top                                                                                          |     0.992 |
|   clk_manager_inst_0                                                                                |     0.107 |
|     inst                                                                                            |     0.107 |
|   ddr2_ctrl_inst_0                                                                                  |     0.799 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|     ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|     ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|     ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|     u_ddr2_ctrl_mig                                                                                 |     0.799 |
|       temp_mon_enabled.u_tempmon                                                                    |     0.006 |
|       u_ddr2_clk_ibuf                                                                               |     0.000 |
|       u_ddr2_infrastructure                                                                         |     0.206 |
|       u_iodelay_ctrl                                                                                |    <0.001 |
|       u_memc_ui_top_std                                                                             |     0.586 |
|         mem_intfc0                                                                                  |     0.585 |
|           ddr_phy_top0                                                                              |     0.583 |
|             u_ddr_calib_top                                                                         |     0.005 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |     0.002 |
|               ddr_phy_tempmon_0                                                                     |    <0.001 |
|               dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |    <0.001 |
|               mb_wrlvl_off.u_phy_wrlvl_off_delay                                                    |    <0.001 |
|               u_ddr_phy_init                                                                        |     0.001 |
|               u_ddr_phy_wrcal                                                                       |    <0.001 |
|             u_ddr_mc_phy_wrapper                                                                    |     0.579 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.013 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.013 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.025 |
|                 IBUFDS                                                                              |     0.017 |
|                 OBUFTDS                                                                             |     0.008 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.025 |
|                 IBUFDS                                                                              |     0.017 |
|                 OBUFTDS                                                                             |     0.008 |
|               u_ddr_mc_phy                                                                          |     0.158 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.158 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.042 |
|                     ddr_byte_group_io                                                               |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.010 |
|                     ddr_byte_group_io                                                               |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.042 |
|                     ddr_byte_group_io                                                               |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.034 |
|                     ddr_byte_group_io                                                               |    <0.001 |
|                     ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.024 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       mem_reg_0_15_12_17                                                            |    <0.001 |
|                       mem_reg_0_15_18_23                                                            |    <0.001 |
|                       mem_reg_0_15_24_29                                                            |    <0.001 |
|                       mem_reg_0_15_30_35                                                            |    <0.001 |
|                       mem_reg_0_15_36_41                                                            |    <0.001 |
|                       mem_reg_0_15_42_47                                                            |    <0.001 |
|                       mem_reg_0_15_48_53                                                            |    <0.001 |
|                       mem_reg_0_15_54_59                                                            |    <0.001 |
|                       mem_reg_0_15_60_65                                                            |    <0.001 |
|                       mem_reg_0_15_66_71                                                            |    <0.001 |
|                       mem_reg_0_15_6_11                                                             |    <0.001 |
|                       mem_reg_0_15_72_77                                                            |    <0.001 |
|           mc0                                                                                       |     0.002 |
|             bank_mach0                                                                              |     0.001 |
|               arb_mux0                                                                              |    <0.001 |
|                 arb_row_col0                                                                        |    <0.001 |
|                   col_arb0                                                                          |    <0.001 |
|                   config_arb0                                                                       |    <0.001 |
|                   pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                   row_arb0                                                                          |    <0.001 |
|                 arb_select0                                                                         |    <0.001 |
|               bank_cntrl[0].bank0                                                                   |    <0.001 |
|                 bank_compare0                                                                       |    <0.001 |
|                 bank_queue0                                                                         |    <0.001 |
|                 bank_state0                                                                         |    <0.001 |
|               bank_cntrl[1].bank0                                                                   |    <0.001 |
|                 bank_compare0                                                                       |    <0.001 |
|                 bank_queue0                                                                         |    <0.001 |
|                 bank_state0                                                                         |    <0.001 |
|               bank_cntrl[2].bank0                                                                   |    <0.001 |
|                 bank_compare0                                                                       |    <0.001 |
|                 bank_queue0                                                                         |    <0.001 |
|                 bank_state0                                                                         |    <0.001 |
|               bank_cntrl[3].bank0                                                                   |    <0.001 |
|                 bank_compare0                                                                       |    <0.001 |
|                 bank_queue0                                                                         |    <0.001 |
|                 bank_state0                                                                         |    <0.001 |
|               bank_common0                                                                          |    <0.001 |
|             col_mach0                                                                               |    <0.001 |
|               read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|             rank_mach0                                                                              |    <0.001 |
|               rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|               rank_common0                                                                          |    <0.001 |
|                 maintenance_request.maint_arb0                                                      |    <0.001 |
|         u_ui_top                                                                                    |     0.001 |
|           ui_cmd0                                                                                   |    <0.001 |
|           ui_rd_data0                                                                               |    <0.001 |
|           ui_wr_data0                                                                               |    <0.001 |
|             pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|             pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|             write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|             write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|   matrixmul_inst_0                                                                                  |     0.030 |
|     b_copy_0_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_10_U                                                                                     |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_11_U                                                                                     |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_12_U                                                                                     |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_13_U                                                                                     |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_14_U                                                                                     |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_15_U                                                                                     |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_1_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_2_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_3_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_4_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_5_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_6_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_7_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_8_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     b_copy_9_U                                                                                      |    <0.001 |
|       matmul_hw_b_copy_0_ram_U                                                                      |    <0.001 |
|         ram_reg_0_15_0_0                                                                            |    <0.001 |
|         ram_reg_0_15_10_10                                                                          |    <0.001 |
|         ram_reg_0_15_11_11                                                                          |    <0.001 |
|         ram_reg_0_15_12_12                                                                          |    <0.001 |
|         ram_reg_0_15_13_13                                                                          |    <0.001 |
|         ram_reg_0_15_14_14                                                                          |    <0.001 |
|         ram_reg_0_15_15_15                                                                          |    <0.001 |
|         ram_reg_0_15_16_16                                                                          |    <0.001 |
|         ram_reg_0_15_17_17                                                                          |    <0.001 |
|         ram_reg_0_15_18_18                                                                          |    <0.001 |
|         ram_reg_0_15_19_19                                                                          |    <0.001 |
|         ram_reg_0_15_1_1                                                                            |    <0.001 |
|         ram_reg_0_15_20_20                                                                          |    <0.001 |
|         ram_reg_0_15_21_21                                                                          |    <0.001 |
|         ram_reg_0_15_22_22                                                                          |    <0.001 |
|         ram_reg_0_15_23_23                                                                          |    <0.001 |
|         ram_reg_0_15_24_24                                                                          |    <0.001 |
|         ram_reg_0_15_25_25                                                                          |    <0.001 |
|         ram_reg_0_15_26_26                                                                          |    <0.001 |
|         ram_reg_0_15_27_27                                                                          |    <0.001 |
|         ram_reg_0_15_28_28                                                                          |    <0.001 |
|         ram_reg_0_15_29_29                                                                          |    <0.001 |
|         ram_reg_0_15_2_2                                                                            |    <0.001 |
|         ram_reg_0_15_30_30                                                                          |    <0.001 |
|         ram_reg_0_15_31_31                                                                          |    <0.001 |
|         ram_reg_0_15_3_3                                                                            |    <0.001 |
|         ram_reg_0_15_4_4                                                                            |    <0.001 |
|         ram_reg_0_15_5_5                                                                            |    <0.001 |
|         ram_reg_0_15_6_6                                                                            |    <0.001 |
|         ram_reg_0_15_7_7                                                                            |    <0.001 |
|         ram_reg_0_15_8_8                                                                            |    <0.001 |
|         ram_reg_0_15_9_9                                                                            |    <0.001 |
|     matmul_hw_mul_32sbkb_U1                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U10                                                                        |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U11                                                                        |     0.002 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.002 |
|     matmul_hw_mul_32sbkb_U12                                                                        |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U13                                                                        |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U14                                                                        |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U15                                                                        |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U16                                                                        |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U2                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U3                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U4                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U5                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U6                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U7                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U8                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|     matmul_hw_mul_32sbkb_U9                                                                         |     0.001 |
|       matmul_hw_mul_32sbkb_MulnS_0_U                                                                |     0.001 |
|   n_bank_inst_0                                                                                     |     0.009 |
|     bram_gen[0].bram_array                                                                          |     0.003 |
|     bram_gen[1].bram_array                                                                          |     0.005 |
|     bram_gen[2].bram_array                                                                          |     0.001 |
|   nexys4ddr_io_inst_0                                                                               |    <0.001 |
|   ocp_burst_to_ddr2_ctrl_inst_0                                                                     |    <0.001 |
|   patmos_inst_0                                                                                     |     0.043 |
|     core                                                                                            |     0.043 |
|       dcache                                                                                        |     0.010 |
|         bp                                                                                          |    <0.001 |
|         dm                                                                                          |     0.006 |
|           MemBlock                                                                                  |    <0.001 |
|           MemBlock_1                                                                                |    <0.001 |
|           MemBlock_2                                                                                |    <0.001 |
|           MemBlock_3                                                                                |    <0.001 |
|           tagMem                                                                                    |     0.001 |
|         sc                                                                                          |     0.003 |
|           MemBlock                                                                                  |    <0.001 |
|           MemBlock_1                                                                                |    <0.001 |
|           MemBlock_2                                                                                |    <0.001 |
|           MemBlock_3                                                                                |    <0.001 |
|         wc                                                                                          |    <0.001 |
|       decode                                                                                        |     0.002 |
|         rf                                                                                          |    <0.001 |
|           rf_reg_r1_0_31_0_5                                                                        |    <0.001 |
|           rf_reg_r1_0_31_12_17                                                                      |    <0.001 |
|           rf_reg_r1_0_31_18_23                                                                      |    <0.001 |
|           rf_reg_r1_0_31_24_29                                                                      |    <0.001 |
|           rf_reg_r1_0_31_30_31                                                                      |    <0.001 |
|           rf_reg_r1_0_31_6_11                                                                       |    <0.001 |
|           rf_reg_r2_0_31_0_5                                                                        |    <0.001 |
|           rf_reg_r2_0_31_12_17                                                                      |    <0.001 |
|           rf_reg_r2_0_31_18_23                                                                      |    <0.001 |
|           rf_reg_r2_0_31_24_29                                                                      |    <0.001 |
|           rf_reg_r2_0_31_30_31                                                                      |    <0.001 |
|           rf_reg_r2_0_31_6_11                                                                       |    <0.001 |
|       exc                                                                                           |     0.001 |
|         vecDup_reg_0_31_0_5                                                                         |    <0.001 |
|         vecDup_reg_0_31_12_17                                                                       |    <0.001 |
|         vecDup_reg_0_31_18_23                                                                       |    <0.001 |
|         vecDup_reg_0_31_24_29                                                                       |    <0.001 |
|         vecDup_reg_0_31_30_31                                                                       |    <0.001 |
|         vecDup_reg_0_31_6_11                                                                        |    <0.001 |
|         vec_reg_0_31_0_0                                                                            |    <0.001 |
|         vec_reg_0_31_10_10                                                                          |    <0.001 |
|         vec_reg_0_31_11_11                                                                          |    <0.001 |
|         vec_reg_0_31_12_12                                                                          |    <0.001 |
|         vec_reg_0_31_13_13                                                                          |    <0.001 |
|         vec_reg_0_31_14_14                                                                          |    <0.001 |
|         vec_reg_0_31_15_15                                                                          |    <0.001 |
|         vec_reg_0_31_16_16                                                                          |    <0.001 |
|         vec_reg_0_31_17_17                                                                          |    <0.001 |
|         vec_reg_0_31_18_18                                                                          |    <0.001 |
|         vec_reg_0_31_19_19                                                                          |    <0.001 |
|         vec_reg_0_31_1_1                                                                            |    <0.001 |
|         vec_reg_0_31_20_20                                                                          |    <0.001 |
|         vec_reg_0_31_21_21                                                                          |    <0.001 |
|         vec_reg_0_31_22_22                                                                          |    <0.001 |
|         vec_reg_0_31_23_23                                                                          |    <0.001 |
|         vec_reg_0_31_24_24                                                                          |    <0.001 |
|         vec_reg_0_31_25_25                                                                          |    <0.001 |
|         vec_reg_0_31_26_26                                                                          |    <0.001 |
|         vec_reg_0_31_27_27                                                                          |    <0.001 |
|         vec_reg_0_31_28_28                                                                          |    <0.001 |
|         vec_reg_0_31_29_29                                                                          |    <0.001 |
|         vec_reg_0_31_2_2                                                                            |    <0.001 |
|         vec_reg_0_31_30_30                                                                          |    <0.001 |
|         vec_reg_0_31_31_31                                                                          |    <0.001 |
|         vec_reg_0_31_3_3                                                                            |    <0.001 |
|         vec_reg_0_31_4_4                                                                            |    <0.001 |
|         vec_reg_0_31_5_5                                                                            |    <0.001 |
|         vec_reg_0_31_6_6                                                                            |    <0.001 |
|         vec_reg_0_31_7_7                                                                            |    <0.001 |
|         vec_reg_0_31_8_8                                                                            |    <0.001 |
|         vec_reg_0_31_9_9                                                                            |    <0.001 |
|       execute                                                                                       |     0.012 |
|       fetch                                                                                         |     0.004 |
|         MemBlock                                                                                    |     0.001 |
|         MemBlock_1                                                                                  |     0.001 |
|       icache                                                                                        |     0.007 |
|         ctrl                                                                                        |    <0.001 |
|         mem                                                                                         |     0.002 |
|           mcacheEven                                                                                |     0.001 |
|           mcacheOdd                                                                                 |    <0.001 |
|         repl                                                                                        |     0.004 |
|       iocomp                                                                                        |     0.006 |
|         BRamCtrl                                                                                    |    <0.001 |
|         CpuInfo                                                                                     |    <0.001 |
|         HwACtrl                                                                                     |    <0.001 |
|         Timer                                                                                       |    <0.001 |
|         Uart                                                                                        |    <0.001 |
|           rxQueue                                                                                   |    <0.001 |
|             ram_reg_0_15_0_5                                                                        |    <0.001 |
|             ram_reg_0_15_6_7                                                                        |    <0.001 |
|           txQueue                                                                                   |    <0.001 |
|             ram_reg_0_15_0_5                                                                        |    <0.001 |
|             ram_reg_0_15_6_7                                                                        |    <0.001 |
|         spm                                                                                         |     0.005 |
|           MemBlock                                                                                  |     0.001 |
|           MemBlock_1                                                                                |     0.001 |
|           MemBlock_2                                                                                |     0.001 |
|           MemBlock_3                                                                                |     0.001 |
|       memory                                                                                        |     0.001 |
+-----------------------------------------------------------------------------------------------------+-----------+


