--
--	Conversion of SingleBoardDesign-046.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Apr 10 07:53:29 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_101 : bit;
SIGNAL cydff_2 : bit;
SIGNAL cydff_2R : bit;
SIGNAL Net_96 : bit;
SIGNAL cydff_2S : bit;
SIGNAL Net_95 : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL Net_1809_0 : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_1809_1 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_1809_2 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_1809_3 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_3061 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_3062 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_3063 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_3064 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL Net_1760 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_enable : bit;
SIGNAL Infrared_Analog_Mux_Decoder_is_active : bit;
ATTRIBUTE soft of Infrared_Analog_Mux_Decoder_is_active:SIGNAL IS '1';
SIGNAL cmp_vv_vv_MODGEN_1 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_old_id_3 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_old_id_2 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_old_id_1 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_old_id_0 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_0 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_1 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_2 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_3 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_4 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_5 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_6 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_7 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_8 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_9 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_10 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_11 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_12 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_13 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_14 : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_15 : bit;
TERMINAL Net_1757 : bit;
TERMINAL Net_1756 : bit;
TERMINAL Net_1755 : bit;
TERMINAL Net_1754 : bit;
TERMINAL Net_1753 : bit;
TERMINAL Net_1752 : bit;
TERMINAL Net_1751 : bit;
TERMINAL Net_1750 : bit;
TERMINAL Net_1749 : bit;
TERMINAL Net_1748 : bit;
TERMINAL Net_1747 : bit;
TERMINAL Net_1746 : bit;
TERMINAL Net_1745 : bit;
TERMINAL Net_1744 : bit;
TERMINAL Net_1743 : bit;
TERMINAL Net_1742 : bit;
TERMINAL Net_1772 : bit;
SIGNAL \Infrared_ADC:Net_3125\ : bit;
SIGNAL \Infrared_ADC:Net_3126\ : bit;
SIGNAL \Infrared_ADC:Net_1845\ : bit;
SIGNAL \Infrared_ADC:Net_3112\ : bit;
TERMINAL \Infrared_ADC:Net_3123\ : bit;
TERMINAL \Infrared_ADC:Net_3121\ : bit;
TERMINAL \Infrared_ADC:Net_3117\ : bit;
TERMINAL \Infrared_ADC:Net_124\ : bit;
TERMINAL \Infrared_ADC:muxout_minus\ : bit;
TERMINAL \Infrared_ADC:Net_2020\ : bit;
TERMINAL \Infrared_ADC:muxout_plus\ : bit;
TERMINAL \Infrared_ADC:Net_3118\ : bit;
TERMINAL \Infrared_ADC:Net_3119\ : bit;
TERMINAL \Infrared_ADC:Net_3122\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_0\ : bit;
TERMINAL \Infrared_ADC:Net_1450_0\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_0\ : bit;
TERMINAL \Infrared_ADC:Net_1851\ : bit;
TERMINAL \Infrared_ADC:Net_3016\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_1\ : bit;
TERMINAL \Infrared_ADC:Net_3147\ : bit;
TERMINAL \Infrared_ADC:Net_3146\ : bit;
TERMINAL \Infrared_ADC:Net_3145\ : bit;
TERMINAL \Infrared_ADC:Net_3144\ : bit;
TERMINAL \Infrared_ADC:Net_3143\ : bit;
TERMINAL \Infrared_ADC:Net_3142\ : bit;
TERMINAL \Infrared_ADC:Net_3141\ : bit;
TERMINAL \Infrared_ADC:Net_3140\ : bit;
TERMINAL \Infrared_ADC:Net_3139\ : bit;
TERMINAL \Infrared_ADC:Net_3138\ : bit;
TERMINAL \Infrared_ADC:Net_3137\ : bit;
TERMINAL \Infrared_ADC:Net_3136\ : bit;
TERMINAL \Infrared_ADC:Net_3135\ : bit;
TERMINAL \Infrared_ADC:Net_3134\ : bit;
TERMINAL \Infrared_ADC:Net_3133\ : bit;
TERMINAL \Infrared_ADC:Net_3132\ : bit;
TERMINAL \Infrared_ADC:Net_3046\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_1\ : bit;
TERMINAL \Infrared_ADC:Net_3165\ : bit;
SIGNAL \Infrared_ADC:Net_3107\ : bit;
SIGNAL \Infrared_ADC:Net_3106\ : bit;
SIGNAL \Infrared_ADC:Net_3105\ : bit;
SIGNAL \Infrared_ADC:Net_3104\ : bit;
SIGNAL \Infrared_ADC:Net_3103\ : bit;
TERMINAL \Infrared_ADC:Net_3113\ : bit;
TERMINAL \Infrared_ADC:Net_43\ : bit;
TERMINAL \Infrared_ADC:Net_3227\ : bit;
TERMINAL \Infrared_ADC:Net_2375_0\ : bit;
TERMINAL \Infrared_ADC:Net_3181\ : bit;
TERMINAL \Infrared_ADC:Net_3180\ : bit;
TERMINAL \Infrared_ADC:Net_3179\ : bit;
TERMINAL \Infrared_ADC:Net_3178\ : bit;
TERMINAL \Infrared_ADC:Net_3177\ : bit;
TERMINAL \Infrared_ADC:Net_3176\ : bit;
TERMINAL \Infrared_ADC:Net_3175\ : bit;
TERMINAL \Infrared_ADC:Net_3174\ : bit;
TERMINAL \Infrared_ADC:Net_3173\ : bit;
TERMINAL \Infrared_ADC:Net_3172\ : bit;
TERMINAL \Infrared_ADC:Net_3171\ : bit;
TERMINAL \Infrared_ADC:Net_3170\ : bit;
TERMINAL \Infrared_ADC:Net_3169\ : bit;
TERMINAL \Infrared_ADC:Net_3168\ : bit;
TERMINAL \Infrared_ADC:Net_3167\ : bit;
TERMINAL \Infrared_ADC:Net_3166\ : bit;
TERMINAL \Infrared_ADC:Net_8\ : bit;
SIGNAL \Infrared_ADC:Net_17\ : bit;
SIGNAL Net_3069 : bit;
SIGNAL \Infrared_ADC:Net_3108\ : bit;
SIGNAL \Infrared_ADC:Net_3109_3\ : bit;
SIGNAL \Infrared_ADC:Net_3109_2\ : bit;
SIGNAL \Infrared_ADC:Net_3109_1\ : bit;
SIGNAL \Infrared_ADC:Net_3109_0\ : bit;
SIGNAL \Infrared_ADC:Net_3110\ : bit;
SIGNAL \Infrared_ADC:Net_3111_11\ : bit;
SIGNAL \Infrared_ADC:Net_3111_10\ : bit;
SIGNAL \Infrared_ADC:Net_3111_9\ : bit;
SIGNAL \Infrared_ADC:Net_3111_8\ : bit;
SIGNAL \Infrared_ADC:Net_3111_7\ : bit;
SIGNAL \Infrared_ADC:Net_3111_6\ : bit;
SIGNAL \Infrared_ADC:Net_3111_5\ : bit;
SIGNAL \Infrared_ADC:Net_3111_4\ : bit;
SIGNAL \Infrared_ADC:Net_3111_3\ : bit;
SIGNAL \Infrared_ADC:Net_3111_2\ : bit;
SIGNAL \Infrared_ADC:Net_3111_1\ : bit;
SIGNAL \Infrared_ADC:Net_3111_0\ : bit;
SIGNAL Net_3070 : bit;
SIGNAL \Infrared_ADC:Net_3207_1\ : bit;
SIGNAL \Infrared_ADC:Net_3207_0\ : bit;
SIGNAL \Infrared_ADC:Net_3235\ : bit;
TERMINAL \Infrared_ADC:Net_2580\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_2\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_3\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_4\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_5\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_6\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_7\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_8\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_9\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_10\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_11\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_12\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_13\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_14\ : bit;
TERMINAL \Infrared_ADC:mux_bus_plus_15\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_2\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_3\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_4\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_5\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_6\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_7\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_8\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_9\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_10\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_11\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_12\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_13\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_14\ : bit;
TERMINAL \Infrared_ADC:mux_bus_minus_15\ : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_15_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_15_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_15_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_15_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_15_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_14_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_14_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_14_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_14_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_13_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_13_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_13_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_13_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_12_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_12_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_12_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_12_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_11_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_11_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_11_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_11_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_10_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_10_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_10_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_10_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_9_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_9_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_9_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_9_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_8_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_8_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_8_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_8_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_7_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_7_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_6_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_6_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_5_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_5_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_4_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_3_net_0 : bit;
SIGNAL Net_94 : bit;
SIGNAL tmpOE__bufoe_1_net_0 : bit;
SIGNAL Net_3053 : bit;
SIGNAL tmpOE__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpFB_0__Right_HB25_PWM_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_HB25_PWM_Pin_net_0 : bit;
SIGNAL \Right_HB25_PWM:Net_81\ : bit;
SIGNAL \Right_HB25_PWM:Net_75\ : bit;
SIGNAL \Right_HB25_PWM:Net_69\ : bit;
SIGNAL \Right_HB25_PWM:Net_66\ : bit;
SIGNAL \Right_HB25_PWM:Net_82\ : bit;
SIGNAL \Right_HB25_PWM:Net_72\ : bit;
SIGNAL Net_3050 : bit;
SIGNAL Net_3049 : bit;
SIGNAL Net_3051 : bit;
SIGNAL Net_3052 : bit;
SIGNAL Net_3048 : bit;
SIGNAL Net_74 : bit;
TERMINAL Net_39 : bit;
TERMINAL Net_38 : bit;
TERMINAL Net_36 : bit;
TERMINAL Net_3039 : bit;
TERMINAL Net_3042 : bit;
TERMINAL Net_3040 : bit;
TERMINAL Net_3041 : bit;
TERMINAL Net_32 : bit;
SIGNAL tmpOE__Right_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpFB_0__Right_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpIO_0__Right_HB25_Enable_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Right_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_2_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_1_net_0 : bit;
SIGNAL tmpOE__Infrared_Distance_Pin_0_net_0 : bit;
SIGNAL tmpFB_0__Infrared_Distance_Pin_0_net_0 : bit;
SIGNAL tmpIO_0__Infrared_Distance_Pin_0_net_0 : bit;
TERMINAL tmpSIOVREF__Infrared_Distance_Pin_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Infrared_Distance_Pin_0_net_0 : bit;
SIGNAL tmpOE__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpFB_0__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL Net_1323 : bit;
TERMINAL tmpSIOVREF__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_HB25_PWM_Pin_net_0 : bit;
SIGNAL Net_1361 : bit;
TERMINAL Net_144 : bit;
TERMINAL Net_146 : bit;
TERMINAL Net_1303 : bit;
TERMINAL Net_3035 : bit;
TERMINAL Net_3038 : bit;
TERMINAL Net_3036 : bit;
TERMINAL Net_3037 : bit;
TERMINAL Net_139 : bit;
SIGNAL cydff_1 : bit;
SIGNAL cydff_1R : bit;
SIGNAL Net_1370 : bit;
SIGNAL cydff_1S : bit;
SIGNAL Net_164 : bit;
SIGNAL tmpOE__Left_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpFB_0__Left_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpIO_0__Left_HB25_Enable_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Left_HB25_Enable_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_HB25_Enable_Pin_net_0 : bit;
SIGNAL Net_1373 : bit;
SIGNAL tmpOE__bufoe_2_net_0 : bit;
SIGNAL \Left_HB25_PWM:Net_81\ : bit;
SIGNAL \Left_HB25_PWM:Net_75\ : bit;
SIGNAL \Left_HB25_PWM:Net_69\ : bit;
SIGNAL \Left_HB25_PWM:Net_66\ : bit;
SIGNAL \Left_HB25_PWM:Net_82\ : bit;
SIGNAL \Left_HB25_PWM:Net_72\ : bit;
SIGNAL Net_3032 : bit;
SIGNAL Net_3031 : bit;
SIGNAL Net_3033 : bit;
SIGNAL Net_3034 : bit;
SIGNAL Net_3030 : bit;
SIGNAL tmpOE__HCSR04_Echo_2_net_0 : bit;
SIGNAL Net_131 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_2_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_2_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_1_net_0 : bit;
SIGNAL Net_130 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_1_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_1_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_0_net_0 : bit;
SIGNAL Net_129 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_0_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_0_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_15_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_15_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_15_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_15_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_14_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_14_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_14_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_14_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_13_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_13_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_13_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_13_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_12_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_12_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_12_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_12_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_11_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_11_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_11_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_11_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_10_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_10_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_10_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_10_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_9_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_9_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_9_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_9_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_8_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_8_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_8_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_8_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_7_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_7_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_7_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_7_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_6_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_6_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_6_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_6_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_5_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_5_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_5_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_5_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_4_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_4_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_4_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_4_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_3_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_3_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_3_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_3_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_2_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_2_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_2_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_2_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_1_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_1_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_1_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_1_net_0 : bit;
SIGNAL tmpOE__HCSR04_Trigger_0_net_0 : bit;
SIGNAL tmpFB_0__HCSR04_Trigger_0_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Trigger_0_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Trigger_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Trigger_0_net_0 : bit;
SIGNAL \HCSR04_Control:clk\ : bit;
SIGNAL \HCSR04_Control:rst\ : bit;
SIGNAL Net_149_0 : bit;
SIGNAL \HCSR04_Control:control_out_0\ : bit;
SIGNAL Net_149_1 : bit;
SIGNAL \HCSR04_Control:control_out_1\ : bit;
SIGNAL Net_149_2 : bit;
SIGNAL \HCSR04_Control:control_out_2\ : bit;
SIGNAL Net_149_3 : bit;
SIGNAL \HCSR04_Control:control_out_3\ : bit;
SIGNAL Net_3080 : bit;
SIGNAL \HCSR04_Control:control_out_4\ : bit;
SIGNAL Net_3081 : bit;
SIGNAL \HCSR04_Control:control_out_5\ : bit;
SIGNAL Net_3082 : bit;
SIGNAL \HCSR04_Control:control_out_6\ : bit;
SIGNAL Net_3083 : bit;
SIGNAL \HCSR04_Control:control_out_7\ : bit;
SIGNAL \HCSR04_Control:control_7\ : bit;
SIGNAL \HCSR04_Control:control_6\ : bit;
SIGNAL \HCSR04_Control:control_5\ : bit;
SIGNAL \HCSR04_Control:control_4\ : bit;
SIGNAL \HCSR04_Control:control_3\ : bit;
SIGNAL \HCSR04_Control:control_2\ : bit;
SIGNAL \HCSR04_Control:control_1\ : bit;
SIGNAL \HCSR04_Control:control_0\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_132 : bit;
SIGNAL Net_133 : bit;
SIGNAL Net_134 : bit;
SIGNAL Net_135 : bit;
SIGNAL Net_136 : bit;
SIGNAL Net_137 : bit;
SIGNAL Net_138 : bit;
SIGNAL Net_140 : bit;
SIGNAL Net_141 : bit;
SIGNAL Net_142 : bit;
SIGNAL Net_143 : bit;
SIGNAL Net_145 : bit;
SIGNAL Net_147 : bit;
SIGNAL Net_109 : bit;
SIGNAL Net_116 : bit;
SIGNAL Net_118 : bit;
SIGNAL \HCSR04_Timer:Net_81\ : bit;
SIGNAL \HCSR04_Timer:Net_75\ : bit;
SIGNAL \HCSR04_Timer:Net_69\ : bit;
SIGNAL \HCSR04_Timer:Net_66\ : bit;
SIGNAL \HCSR04_Timer:Net_82\ : bit;
SIGNAL \HCSR04_Timer:Net_72\ : bit;
SIGNAL Net_3075 : bit;
SIGNAL Net_3074 : bit;
SIGNAL Net_3076 : bit;
SIGNAL Net_3077 : bit;
SIGNAL Net_3078 : bit;
SIGNAL Net_3294 : bit;
SIGNAL tmpOE__HCSR04_Echo_15_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_15_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_15_net_0 : bit;
SIGNAL \EZI2C_1:Net_847\ : bit;
SIGNAL \EZI2C_1:Net_459\ : bit;
SIGNAL \EZI2C_1:Net_652\ : bit;
SIGNAL \EZI2C_1:Net_452\ : bit;
SIGNAL \EZI2C_1:Net_1194\ : bit;
SIGNAL \EZI2C_1:Net_1195\ : bit;
SIGNAL \EZI2C_1:Net_1196\ : bit;
SIGNAL \EZI2C_1:Net_654\ : bit;
SIGNAL \EZI2C_1:Net_1257\ : bit;
SIGNAL \EZI2C_1:uncfg_rx_irq\ : bit;
SIGNAL \EZI2C_1:Net_1170\ : bit;
SIGNAL \EZI2C_1:Net_990\ : bit;
SIGNAL \EZI2C_1:Net_909\ : bit;
SIGNAL \EZI2C_1:Net_663\ : bit;
SIGNAL \EZI2C_1:tmpOE__sda_net_0\ : bit;
SIGNAL \EZI2C_1:tmpFB_0__sda_net_0\ : bit;
SIGNAL \EZI2C_1:Net_581\ : bit;
TERMINAL \EZI2C_1:tmpSIOVREF__sda_net_0\ : bit;
SIGNAL \EZI2C_1:tmpINTERRUPT_0__sda_net_0\ : bit;
SIGNAL \EZI2C_1:tmpOE__scl_net_0\ : bit;
SIGNAL \EZI2C_1:tmpFB_0__scl_net_0\ : bit;
SIGNAL \EZI2C_1:Net_580\ : bit;
TERMINAL \EZI2C_1:tmpSIOVREF__scl_net_0\ : bit;
SIGNAL \EZI2C_1:tmpINTERRUPT_0__scl_net_0\ : bit;
SIGNAL \EZI2C_1:Net_1099\ : bit;
SIGNAL \EZI2C_1:Net_1258\ : bit;
SIGNAL Net_3300 : bit;
SIGNAL \EZI2C_1:Net_1175\ : bit;
SIGNAL \EZI2C_1:Net_747\ : bit;
SIGNAL \EZI2C_1:Net_1062\ : bit;
SIGNAL \EZI2C_1:Net_1053\ : bit;
SIGNAL \EZI2C_1:Net_1061\ : bit;
SIGNAL \EZI2C_1:ss_3\ : bit;
SIGNAL \EZI2C_1:ss_2\ : bit;
SIGNAL \EZI2C_1:ss_1\ : bit;
SIGNAL \EZI2C_1:ss_0\ : bit;
SIGNAL \EZI2C_1:Net_1059\ : bit;
SIGNAL \EZI2C_1:Net_1055\ : bit;
SIGNAL Net_3303 : bit;
SIGNAL Net_3302 : bit;
SIGNAL \EZI2C_1:Net_547\ : bit;
SIGNAL \EZI2C_1:Net_1091\ : bit;
SIGNAL \EZI2C_1:Net_891\ : bit;
SIGNAL \EZI2C_1:Net_1089\ : bit;
SIGNAL \EZI2C_1:Net_1001\ : bit;
SIGNAL \EZI2C_1:Net_1087\ : bit;
SIGNAL \EZI2C_1:Net_899\ : bit;
SIGNAL \EZI2C_1:Net_915\ : bit;
SIGNAL \EZI2C_1:Net_1028\ : bit;
SIGNAL Net_3168 : bit;
SIGNAL \Right_Phase_Counter:Net_89\ : bit;
SIGNAL Net_3156 : bit;
SIGNAL \Right_Phase_Counter:Net_95\ : bit;
SIGNAL Net_75 : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:reload\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:reset\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL Net_3292 : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_3293 : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_3157 : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:reload_tc\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc26\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc29\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc7\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc15\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc8\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc9\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:nc38\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc41\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc25\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc28\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc14\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc4\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc6\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:nc37\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc40\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc24\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc27\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc13\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc5\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:nc36\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc39\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:nc45\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Right_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_ins_3\ : bit;
SIGNAL Net_3155 : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_ins_2\ : bit;
SIGNAL Net_3153 : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_ins_1\ : bit;
SIGNAL Net_3193 : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_ins_0\ : bit;
SIGNAL Net_3194 : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_3\ : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_2\ : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_1\ : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_0\ : bit;
SIGNAL Net_3281 : bit;
SIGNAL Net_2621 : bit;
SIGNAL tmpOE__HCSR04_Echo_14_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_14_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_14_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_13_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_13_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_13_net_0 : bit;
SIGNAL \Left_Phase_Counter:Net_89\ : bit;
SIGNAL Net_112 : bit;
SIGNAL \Left_Phase_Counter:Net_95\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:reload\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:reset\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL Net_3279 : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_3280 : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_64 : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:reload_tc\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc26\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc29\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc7\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc15\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc8\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc9\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:nc38\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc41\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc25\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc28\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc14\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc4\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc6\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:nc37\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc40\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc24\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc27\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc13\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc5\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:nc36\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc39\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:nc45\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Left_Phase_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_ins_3\ : bit;
SIGNAL Net_69 : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_ins_2\ : bit;
SIGNAL Net_70 : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_ins_1\ : bit;
SIGNAL Net_3174 : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_ins_0\ : bit;
SIGNAL Net_3173 : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_3\ : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_2\ : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_1\ : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_0\ : bit;
SIGNAL tmpOE__Right_Encoder_B_net_0 : bit;
SIGNAL tmpIO_0__Right_Encoder_B_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Encoder_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Encoder_B_net_0 : bit;
SIGNAL tmpOE__Right_Encoder_A_net_0 : bit;
SIGNAL tmpIO_0__Right_Encoder_A_net_0 : bit;
TERMINAL tmpSIOVREF__Right_Encoder_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_Encoder_A_net_0 : bit;
SIGNAL tmpOE__Left_Encoder_B_net_0 : bit;
SIGNAL tmpIO_0__Left_Encoder_B_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Encoder_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Encoder_B_net_0 : bit;
SIGNAL tmpOE__Left_Encoder_A_net_0 : bit;
SIGNAL tmpIO_0__Left_Encoder_A_net_0 : bit;
TERMINAL tmpSIOVREF__Left_Encoder_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_Encoder_A_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_12_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_12_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_12_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_11_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_11_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_11_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_10_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_10_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_10_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_9_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_9_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_9_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_8_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_8_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_8_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_7_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_7_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_7_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_6_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_6_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_6_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_5_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_5_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_5_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_4_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_4_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_4_net_0 : bit;
SIGNAL tmpOE__HCSR04_Echo_3_net_0 : bit;
SIGNAL tmpIO_0__HCSR04_Echo_3_net_0 : bit;
TERMINAL tmpSIOVREF__HCSR04_Echo_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HCSR04_Echo_3_net_0 : bit;
SIGNAL \MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL MODIN1_3 : bit;
SIGNAL \MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL MODIN1_2 : bit;
SIGNAL \MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL MODIN2_3 : bit;
SIGNAL \MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL MODIN2_2 : bit;
SIGNAL \MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_1:neq\:SIGNAL IS 2;
SIGNAL cydff_2D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_old_id_3D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_old_id_2D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_old_id_1D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_old_id_0D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_0D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_1D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_2D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_3D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_4D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_5D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_6D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_7D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_8D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_9D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_10D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_11D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_12D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_13D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_14D : bit;
SIGNAL Infrared_Analog_Mux_Decoder_one_hot_15D : bit;
SIGNAL cydff_1D : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Right_Phase_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_3\\D\ : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_2\\D\ : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_1\\D\ : bit;
SIGNAL \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_0\\D\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Left_Phase_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_3\\D\ : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_2\\D\ : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_1\\D\ : bit;
SIGNAL \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_0\\D\ : bit;
BEGIN

Net_101 <=  ('0') ;

Infrared_Analog_Mux_Decoder_enable <=  ('1') ;

Infrared_Analog_Mux_Decoder_is_active <= ((not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_0 and not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_0 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_0 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_0 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_0 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_1 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and Net_1809_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (Net_1809_0 and Net_1809_1 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));

Infrared_Analog_Mux_Decoder_one_hot_0D <= ((not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Infrared_Analog_Mux_Decoder_is_active));

Infrared_Analog_Mux_Decoder_one_hot_1D <= ((not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_0));

Infrared_Analog_Mux_Decoder_one_hot_2D <= ((not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_1));

Infrared_Analog_Mux_Decoder_one_hot_3D <= ((not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));

Infrared_Analog_Mux_Decoder_one_hot_4D <= ((not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_2));

Infrared_Analog_Mux_Decoder_one_hot_5D <= ((not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0));

Infrared_Analog_Mux_Decoder_one_hot_6D <= ((not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_0 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1));

Infrared_Analog_Mux_Decoder_one_hot_7D <= ((not Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));

Infrared_Analog_Mux_Decoder_one_hot_8D <= ((not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_3));

Infrared_Analog_Mux_Decoder_one_hot_9D <= ((not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_0));

Infrared_Analog_Mux_Decoder_one_hot_10D <= ((not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1));

Infrared_Analog_Mux_Decoder_one_hot_11D <= ((not Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));

Infrared_Analog_Mux_Decoder_one_hot_12D <= ((not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2));

Infrared_Analog_Mux_Decoder_one_hot_13D <= ((not Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0));

Infrared_Analog_Mux_Decoder_one_hot_14D <= ((not Infrared_Analog_Mux_Decoder_old_id_0 and Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1));

Infrared_Analog_Mux_Decoder_one_hot_15D <= ((Infrared_Analog_Mux_Decoder_is_active and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));

Net_109 <= ((Net_149_0 and Net_149_1 and Net_149_2 and Net_149_3 and Net_147)
	OR (not Net_149_0 and Net_149_1 and Net_149_2 and Net_149_3 and Net_145)
	OR (not Net_149_1 and Net_149_0 and Net_149_2 and Net_149_3 and Net_143)
	OR (not Net_149_0 and not Net_149_1 and Net_149_2 and Net_149_3 and Net_142)
	OR (not Net_149_2 and Net_149_0 and Net_149_1 and Net_149_3 and Net_141)
	OR (not Net_149_0 and not Net_149_2 and Net_149_1 and Net_149_3 and Net_140)
	OR (not Net_149_1 and not Net_149_2 and Net_149_0 and Net_149_3 and Net_138)
	OR (not Net_149_0 and not Net_149_1 and not Net_149_2 and Net_149_3 and Net_137)
	OR (not Net_149_3 and Net_149_0 and Net_149_1 and Net_149_2 and Net_136)
	OR (not Net_149_0 and not Net_149_3 and Net_149_1 and Net_149_2 and Net_135)
	OR (not Net_149_1 and not Net_149_3 and Net_149_0 and Net_149_2 and Net_134)
	OR (not Net_149_0 and not Net_149_1 and not Net_149_3 and Net_149_2 and Net_133)
	OR (not Net_149_2 and not Net_149_3 and Net_149_0 and Net_149_1 and Net_132)
	OR (not Net_149_0 and not Net_149_1 and not Net_149_2 and not Net_149_3 and Net_129)
	OR (not Net_149_1 and not Net_149_2 and not Net_149_3 and Net_130 and Net_149_0)
	OR (not Net_149_0 and not Net_149_2 and not Net_149_3 and Net_131 and Net_149_1));

\Right_Phase_Counter:CounterUDB:status_0\ <= ((not \Right_Phase_Counter:CounterUDB:prevCompare\ and \Right_Phase_Counter:CounterUDB:cmp_out_i\));

\Right_Phase_Counter:CounterUDB:status_2\ <= ((not \Right_Phase_Counter:CounterUDB:overflow_reg_i\ and \Right_Phase_Counter:CounterUDB:overflow\));

\Right_Phase_Counter:CounterUDB:status_3\ <= ((not \Right_Phase_Counter:CounterUDB:underflow_reg_i\ and \Right_Phase_Counter:CounterUDB:status_1\));

\Right_Phase_Counter:CounterUDB:tc_i\ <= (\Right_Phase_Counter:CounterUDB:status_1\
	OR \Right_Phase_Counter:CounterUDB:overflow\);

\Right_Phase_Counter:CounterUDB:count_enable\ <= ((not \Right_Phase_Counter:CounterUDB:count_stored_i\ and Net_3157));

\Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_3\\D\ <= ((not Net_3153 and not Net_3193 and not Net_3194 and Net_3155)
	OR (not Net_3155 and not Net_3193 and not Net_3194 and Net_3153)
	OR (not Net_3155 and not Net_3153 and not Net_3194 and Net_3193)
	OR (not Net_3194 and Net_3155 and Net_3153 and Net_3193)
	OR (not Net_3155 and not Net_3153 and not Net_3193 and Net_3194)
	OR (not Net_3193 and Net_3155 and Net_3153 and Net_3194)
	OR (not Net_3153 and Net_3155 and Net_3193 and Net_3194)
	OR (not Net_3155 and Net_3153 and Net_3193 and Net_3194));

\Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_2\\D\ <= ((not Net_3155 and not Net_3193 and not Net_3194 and Net_3153)
	OR (not Net_3155 and not Net_3153 and not Net_3194 and Net_3193)
	OR (not Net_3193 and Net_3155 and Net_3153 and Net_3194)
	OR (not Net_3153 and Net_3155 and Net_3193 and Net_3194));

\Left_Phase_Counter:CounterUDB:status_0\ <= ((not \Left_Phase_Counter:CounterUDB:prevCompare\ and \Left_Phase_Counter:CounterUDB:cmp_out_i\));

\Left_Phase_Counter:CounterUDB:status_2\ <= ((not \Left_Phase_Counter:CounterUDB:overflow_reg_i\ and \Left_Phase_Counter:CounterUDB:overflow\));

\Left_Phase_Counter:CounterUDB:status_3\ <= ((not \Left_Phase_Counter:CounterUDB:underflow_reg_i\ and \Left_Phase_Counter:CounterUDB:status_1\));

\Left_Phase_Counter:CounterUDB:tc_i\ <= (\Left_Phase_Counter:CounterUDB:status_1\
	OR \Left_Phase_Counter:CounterUDB:overflow\);

\Left_Phase_Counter:CounterUDB:count_enable\ <= ((not \Left_Phase_Counter:CounterUDB:count_stored_i\ and Net_64));

\Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_3\\D\ <= ((not Net_70 and not Net_3174 and not Net_3173 and Net_69)
	OR (not Net_69 and not Net_3174 and not Net_3173 and Net_70)
	OR (not Net_69 and not Net_70 and not Net_3173 and Net_3174)
	OR (not Net_3173 and Net_69 and Net_70 and Net_3174)
	OR (not Net_69 and not Net_70 and not Net_3174 and Net_3173)
	OR (not Net_3174 and Net_69 and Net_70 and Net_3173)
	OR (not Net_70 and Net_69 and Net_3174 and Net_3173)
	OR (not Net_69 and Net_70 and Net_3174 and Net_3173));

\Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_2\\D\ <= ((not Net_69 and not Net_3174 and not Net_3173 and Net_70)
	OR (not Net_69 and not Net_70 and not Net_3173 and Net_3174)
	OR (not Net_3174 and Net_69 and Net_70 and Net_3173)
	OR (not Net_70 and Net_69 and Net_3174 and Net_3173));

\MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_1 and not Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2));

\MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_0)
	OR (not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_0 and Net_1809_2)
	OR (not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_0 and Net_1809_1)
	OR (not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_0 and Net_1809_1 and Net_1809_2)
	OR (not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_1)
	OR (not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_1 and Net_1809_2)
	OR (not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_2));

\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_101,
		clock=>Net_101,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			Net_1809_3, Net_1809_2, Net_1809_1, Net_1809_0));
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9ad7335e-d235-4332-bed3-8c642e435a4c",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1760,
		dig_domain_out=>open);
Infrared_Analog_Mux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>16,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1757, Net_1756, Net_1755, Net_1754,
			Net_1753, Net_1752, Net_1751, Net_1750,
			Net_1749, Net_1748, Net_1747, Net_1746,
			Net_1745, Net_1744, Net_1743, Net_1742),
		hw_ctrl_en=>(Infrared_Analog_Mux_Decoder_one_hot_15, Infrared_Analog_Mux_Decoder_one_hot_14, Infrared_Analog_Mux_Decoder_one_hot_13, Infrared_Analog_Mux_Decoder_one_hot_12,
			Infrared_Analog_Mux_Decoder_one_hot_11, Infrared_Analog_Mux_Decoder_one_hot_10, Infrared_Analog_Mux_Decoder_one_hot_9, Infrared_Analog_Mux_Decoder_one_hot_8,
			Infrared_Analog_Mux_Decoder_one_hot_7, Infrared_Analog_Mux_Decoder_one_hot_6, Infrared_Analog_Mux_Decoder_one_hot_5, Infrared_Analog_Mux_Decoder_one_hot_4,
			Infrared_Analog_Mux_Decoder_one_hot_3, Infrared_Analog_Mux_Decoder_one_hot_2, Infrared_Analog_Mux_Decoder_one_hot_1, Infrared_Analog_Mux_Decoder_one_hot_0),
		vout=>Net_1772);
\Infrared_ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\Infrared_ADC:Net_3112\);
\Infrared_ADC:cy_analog_noconnect_44\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3123\);
\Infrared_ADC:cy_analog_noconnect_40\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3121\);
\Infrared_ADC:cy_analog_noconnect_39\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3117\);
\Infrared_ADC:cy_analog_virtualmux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_124\,
		signal2=>\Infrared_ADC:muxout_minus\);
\Infrared_ADC:cy_analog_virtualmux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_2020\,
		signal2=>\Infrared_ADC:muxout_plus\);
\Infrared_ADC:cy_analog_noconnect_38\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3118\);
\Infrared_ADC:cy_analog_noconnect_41\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3119\);
\Infrared_ADC:cy_analog_noconnect_43\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3122\);
\Infrared_ADC:adc_plus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:muxout_plus\,
		signal2=>\Infrared_ADC:mux_bus_plus_0\);
\Infrared_ADC:Connect_1:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\Infrared_ADC:mux_bus_plus_0\),
		signal2=>(\Infrared_ADC:Net_1450_0\));
\Infrared_ADC:adc_minus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:muxout_minus\,
		signal2=>\Infrared_ADC:mux_bus_minus_0\);
\Infrared_ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_1851\);
\Infrared_ADC:cy_analog_virtualmux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_3016\,
		signal2=>\Infrared_ADC:mux_bus_plus_1\);
\Infrared_ADC:cy_analog_noconnect_21\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3147\);
\Infrared_ADC:cy_analog_noconnect_20\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3146\);
\Infrared_ADC:cy_analog_noconnect_19\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3145\);
\Infrared_ADC:cy_analog_noconnect_18\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3144\);
\Infrared_ADC:cy_analog_noconnect_17\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3143\);
\Infrared_ADC:cy_analog_noconnect_16\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3142\);
\Infrared_ADC:cy_analog_noconnect_15\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3141\);
\Infrared_ADC:cy_analog_noconnect_14\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3140\);
\Infrared_ADC:cy_analog_noconnect_13\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3139\);
\Infrared_ADC:cy_analog_noconnect_12\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3138\);
\Infrared_ADC:cy_analog_noconnect_11\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3137\);
\Infrared_ADC:cy_analog_noconnect_10\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3136\);
\Infrared_ADC:cy_analog_noconnect_9\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3135\);
\Infrared_ADC:cy_analog_noconnect_8\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3134\);
\Infrared_ADC:cy_analog_noconnect_7\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3133\);
\Infrared_ADC:cy_analog_noconnect_6\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3132\);
\Infrared_ADC:cy_analog_virtualmux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_3046\,
		signal2=>\Infrared_ADC:mux_bus_minus_1\);
\Infrared_ADC:cy_analog_noconnect_37\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3165\);
\Infrared_ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3113\);
\Infrared_ADC:ext_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_43\,
		signal2=>\Infrared_ADC:Net_3227\);
\Infrared_ADC:Connect_2:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\Infrared_ADC:mux_bus_minus_0\),
		signal2=>(\Infrared_ADC:Net_2375_0\));
\Infrared_ADC:cy_analog_noconnect_35\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3181\);
\Infrared_ADC:cy_analog_noconnect_34\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3180\);
\Infrared_ADC:cy_analog_noconnect_33\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3179\);
\Infrared_ADC:cy_analog_noconnect_32\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3178\);
\Infrared_ADC:cy_analog_noconnect_31\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3177\);
\Infrared_ADC:cy_analog_noconnect_30\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3176\);
\Infrared_ADC:cy_analog_noconnect_29\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3175\);
\Infrared_ADC:cy_analog_noconnect_28\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3174\);
\Infrared_ADC:cy_analog_noconnect_27\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3173\);
\Infrared_ADC:cy_analog_noconnect_26\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3172\);
\Infrared_ADC:cy_analog_noconnect_25\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3171\);
\Infrared_ADC:cy_analog_noconnect_24\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3170\);
\Infrared_ADC:cy_analog_noconnect_23\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3169\);
\Infrared_ADC:cy_analog_noconnect_22\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3168\);
\Infrared_ADC:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3167\);
\Infrared_ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3166\);
\Infrared_ADC:int_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_8\,
		signal2=>\Infrared_ADC:Net_3113\);
\Infrared_ADC:cy_psoc4_sar\:cy_psoc4_sar_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\Infrared_ADC:Net_2020\,
		vminus=>\Infrared_ADC:Net_124\,
		vref=>\Infrared_ADC:Net_8\,
		ext_vref=>\Infrared_ADC:Net_43\,
		clock=>\Infrared_ADC:Net_1845\,
		sample_done=>Net_3069,
		chan_id_valid=>\Infrared_ADC:Net_3108\,
		chan_id=>(\Infrared_ADC:Net_3109_3\, \Infrared_ADC:Net_3109_2\, \Infrared_ADC:Net_3109_1\, \Infrared_ADC:Net_3109_0\),
		data_valid=>\Infrared_ADC:Net_3110\,
		data=>(\Infrared_ADC:Net_3111_11\, \Infrared_ADC:Net_3111_10\, \Infrared_ADC:Net_3111_9\, \Infrared_ADC:Net_3111_8\,
			\Infrared_ADC:Net_3111_7\, \Infrared_ADC:Net_3111_6\, \Infrared_ADC:Net_3111_5\, \Infrared_ADC:Net_3111_4\,
			\Infrared_ADC:Net_3111_3\, \Infrared_ADC:Net_3111_2\, \Infrared_ADC:Net_3111_1\, \Infrared_ADC:Net_3111_0\),
		eos_intr=>Net_3070,
		irq=>\Infrared_ADC:Net_3112\,
		sw_negvref=>Net_101,
		cfg_st_sel=>(Net_101, Net_101),
		cfg_average=>Net_101,
		cfg_resolution=>Net_101,
		cfg_differential=>Net_101,
		trigger=>Net_101,
		data_hilo_sel=>Net_101);
\Infrared_ADC:ext_vneg_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_2580\,
		signal2=>\Infrared_ADC:Net_1851\);
\Infrared_ADC:cy_analog_virtualmux_vplus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_0\,
		signal2=>Net_1772);
\Infrared_ADC:cy_analog_virtualmux_vplus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_1\,
		signal2=>\Infrared_ADC:Net_3132\);
\Infrared_ADC:cy_analog_virtualmux_vplus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_2\,
		signal2=>\Infrared_ADC:Net_3133\);
\Infrared_ADC:cy_analog_virtualmux_vplus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_3\,
		signal2=>\Infrared_ADC:Net_3134\);
\Infrared_ADC:cy_analog_virtualmux_vplus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_4\,
		signal2=>\Infrared_ADC:Net_3135\);
\Infrared_ADC:cy_analog_virtualmux_vplus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_5\,
		signal2=>\Infrared_ADC:Net_3136\);
\Infrared_ADC:cy_analog_virtualmux_vplus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_6\,
		signal2=>\Infrared_ADC:Net_3137\);
\Infrared_ADC:cy_analog_virtualmux_vplus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_7\,
		signal2=>\Infrared_ADC:Net_3138\);
\Infrared_ADC:cy_analog_virtualmux_vplus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_8\,
		signal2=>\Infrared_ADC:Net_3139\);
\Infrared_ADC:cy_analog_virtualmux_vplus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_9\,
		signal2=>\Infrared_ADC:Net_3140\);
\Infrared_ADC:cy_analog_virtualmux_vplus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_10\,
		signal2=>\Infrared_ADC:Net_3141\);
\Infrared_ADC:cy_analog_virtualmux_vplus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_11\,
		signal2=>\Infrared_ADC:Net_3142\);
\Infrared_ADC:cy_analog_virtualmux_vplus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_12\,
		signal2=>\Infrared_ADC:Net_3143\);
\Infrared_ADC:cy_analog_virtualmux_vplus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_13\,
		signal2=>\Infrared_ADC:Net_3144\);
\Infrared_ADC:cy_analog_virtualmux_vplus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_14\,
		signal2=>\Infrared_ADC:Net_3145\);
\Infrared_ADC:cy_analog_virtualmux_vplus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_plus_15\,
		signal2=>\Infrared_ADC:Net_3146\);
\Infrared_ADC:cy_analog_virtualmux_vplus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_3016\,
		signal2=>\Infrared_ADC:Net_3147\);
\Infrared_ADC:cy_analog_virtualmux_vminus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_0\,
		signal2=>\Infrared_ADC:Net_3166\);
\Infrared_ADC:cy_analog_virtualmux_vminus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_1\,
		signal2=>\Infrared_ADC:Net_3167\);
\Infrared_ADC:cy_analog_virtualmux_vminus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_2\,
		signal2=>\Infrared_ADC:Net_3168\);
\Infrared_ADC:cy_analog_virtualmux_vminus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_3\,
		signal2=>\Infrared_ADC:Net_3169\);
\Infrared_ADC:cy_analog_virtualmux_vminus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_4\,
		signal2=>\Infrared_ADC:Net_3170\);
\Infrared_ADC:cy_analog_virtualmux_vminus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_5\,
		signal2=>\Infrared_ADC:Net_3171\);
\Infrared_ADC:cy_analog_virtualmux_vminus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_6\,
		signal2=>\Infrared_ADC:Net_3172\);
\Infrared_ADC:cy_analog_virtualmux_vminus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_7\,
		signal2=>\Infrared_ADC:Net_3173\);
\Infrared_ADC:cy_analog_virtualmux_vminus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_8\,
		signal2=>\Infrared_ADC:Net_3174\);
\Infrared_ADC:cy_analog_virtualmux_vminus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_9\,
		signal2=>\Infrared_ADC:Net_3175\);
\Infrared_ADC:cy_analog_virtualmux_vminus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_10\,
		signal2=>\Infrared_ADC:Net_3176\);
\Infrared_ADC:cy_analog_virtualmux_vminus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_11\,
		signal2=>\Infrared_ADC:Net_3177\);
\Infrared_ADC:cy_analog_virtualmux_vminus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_12\,
		signal2=>\Infrared_ADC:Net_3178\);
\Infrared_ADC:cy_analog_virtualmux_vminus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_13\,
		signal2=>\Infrared_ADC:Net_3179\);
\Infrared_ADC:cy_analog_virtualmux_vminus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_14\,
		signal2=>\Infrared_ADC:Net_3180\);
\Infrared_ADC:cy_analog_virtualmux_vminus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:mux_bus_minus_15\,
		signal2=>\Infrared_ADC:Net_3181\);
\Infrared_ADC:cy_analog_virtualmux_vminus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Infrared_ADC:Net_3046\,
		signal2=>\Infrared_ADC:Net_3165\);
\Infrared_ADC:intClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"690aee78-f86a-466f-93d4-e4a593d5a1a7/5c71752a-e182-47ca-942c-9cb20adbdf2f",
		source_clock_id=>"",
		divisor=>0,
		period=>"55555555.5555556",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\Infrared_ADC:Net_1845\,
		dig_domain_out=>open);
\Infrared_ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Infrared_ADC:Net_3227\);
Infrared_Distance_Pin_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49b4ebd1-4161-4cf2-8101-afc28f2af800",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_15_net_0),
		analog=>Net_1757,
		io=>(tmpIO_0__Infrared_Distance_Pin_15_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_15_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_15_net_0);
Infrared_Distance_Pin_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb52c882-d12a-4398-8b1f-18a914538dcf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_14_net_0),
		analog=>Net_1756,
		io=>(tmpIO_0__Infrared_Distance_Pin_14_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_14_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_14_net_0);
Infrared_Distance_Pin_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5f773a7c-2a96-4bca-997b-912de693c5ac",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_13_net_0),
		analog=>Net_1755,
		io=>(tmpIO_0__Infrared_Distance_Pin_13_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_13_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_13_net_0);
Infrared_Distance_Pin_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b3953ee-e83e-43ac-b34e-b68627017d46",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_12_net_0),
		analog=>Net_1754,
		io=>(tmpIO_0__Infrared_Distance_Pin_12_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_12_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_12_net_0);
Infrared_Distance_Pin_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b1879e0-e6ff-494b-b579-ba477e0288fd",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_11_net_0),
		analog=>Net_1753,
		io=>(tmpIO_0__Infrared_Distance_Pin_11_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_11_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_11_net_0);
Infrared_Distance_Pin_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"222c0c57-2c6b-415a-8696-7712431c24cf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_10_net_0),
		analog=>Net_1752,
		io=>(tmpIO_0__Infrared_Distance_Pin_10_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_10_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_10_net_0);
Infrared_Distance_Pin_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"54be6713-b37d-4e72-a5fc-1ac204172900",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_9_net_0),
		analog=>Net_1751,
		io=>(tmpIO_0__Infrared_Distance_Pin_9_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_9_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_9_net_0);
Infrared_Distance_Pin_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"da1a33b6-c4e9-4472-94dc-b911462f9dd2",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_8_net_0),
		analog=>Net_1750,
		io=>(tmpIO_0__Infrared_Distance_Pin_8_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_8_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_8_net_0);
Infrared_Distance_Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"13bea699-82ed-442e-bed0-200561c0f6ba",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_7_net_0),
		analog=>Net_1749,
		io=>(tmpIO_0__Infrared_Distance_Pin_7_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_7_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_7_net_0);
Infrared_Distance_Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"23db3d15-a592-450c-acd2-0d4d51d7f790",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_6_net_0),
		analog=>Net_1748,
		io=>(tmpIO_0__Infrared_Distance_Pin_6_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_6_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_6_net_0);
Infrared_Distance_Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"173d5376-552a-4dcf-97a9-dfdb45299309",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_5_net_0),
		analog=>Net_1747,
		io=>(tmpIO_0__Infrared_Distance_Pin_5_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_5_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_5_net_0);
Infrared_Distance_Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d690e55-ab9a-4200-b80f-fbe51c1400c9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_4_net_0),
		analog=>Net_1746,
		io=>(tmpIO_0__Infrared_Distance_Pin_4_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_4_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_4_net_0);
Infrared_Distance_Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1f1afd05-6fac-4748-acf2-986f004e1862",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_3_net_0),
		analog=>Net_1745,
		io=>(tmpIO_0__Infrared_Distance_Pin_3_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_3_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_3_net_0);
bufoe_1:cy_bufoe
	PORT MAP(x=>Net_94,
		oe=>cydff_2,
		y=>Net_3053,
		yfb=>Net_96);
Right_HB25_PWM_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3436c2a4-0b8f-4a7c-b1b7-a4b0bab468fd",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Right_HB25_PWM_Pin_net_0),
		analog=>(open),
		io=>Net_3053,
		siovref=>(tmpSIOVREF__Right_HB25_PWM_Pin_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Right_HB25_PWM_Pin_net_0);
\Right_HB25_PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_74,
		capture=>Net_101,
		count=>Infrared_Analog_Mux_Decoder_enable,
		reload=>Net_101,
		stop=>Net_101,
		start=>Net_101,
		underflow=>Net_3050,
		overflow=>Net_3049,
		compare_match=>Net_3051,
		line_out=>Net_94,
		line_out_compl=>Net_3052,
		interrupt=>Net_3048);
M_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Motor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_39, Net_38));
Bat_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Battery_v1_0",
		port_names=>"Neg, Pos",
		width=>2)
	PORT MAP(connect=>(Net_39, Net_36));
K_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_36, Net_3039, Net_3042, Net_3040,
			Net_38, Net_3041, Net_32, Net_39));
Right_HB25_Enable_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d4ae4403-1444-4bb7-ada4-ff1dcbe75461",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Right_HB25_Enable_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_HB25_Enable_Pin_net_0),
		siovref=>(tmpSIOVREF__Right_HB25_Enable_Pin_net_0),
		annotation=>Net_32,
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Right_HB25_Enable_Pin_net_0);
Infrared_Distance_Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"934dcc45-cb1c-4c40-bed5-efd7af0a8e50",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_2_net_0),
		analog=>Net_1744,
		io=>(tmpIO_0__Infrared_Distance_Pin_2_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_2_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_2_net_0);
Infrared_Distance_Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c211515-fee0-4a25-927f-f9a5460f4cfb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_1_net_0),
		analog=>Net_1743,
		io=>(tmpIO_0__Infrared_Distance_Pin_1_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_1_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_1_net_0);
Infrared_Distance_Pin_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1501f9a2-dc4d-4586-bcb3-7854d16b1d5f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Infrared_Distance_Pin_0_net_0),
		analog=>Net_1742,
		io=>(tmpIO_0__Infrared_Distance_Pin_0_net_0),
		siovref=>(tmpSIOVREF__Infrared_Distance_Pin_0_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Infrared_Distance_Pin_0_net_0);
Left_HB25_PWM_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Left_HB25_PWM_Pin_net_0),
		analog=>(open),
		io=>Net_1323,
		siovref=>(tmpSIOVREF__Left_HB25_PWM_Pin_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Left_HB25_PWM_Pin_net_0);
M_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Motor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_144, Net_146));
Bat_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Battery_v1_0",
		port_names=>"Neg, Pos",
		width=>2)
	PORT MAP(connect=>(Net_144, Net_1303));
K_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_1303, Net_3035, Net_3038, Net_3036,
			Net_146, Net_3037, Net_139, Net_144));
Left_HB25_Enable_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff754019-470f-4b14-83ea-6a3b9aa8205f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__Left_HB25_Enable_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_HB25_Enable_Pin_net_0),
		siovref=>(tmpSIOVREF__Left_HB25_Enable_Pin_net_0),
		annotation=>Net_139,
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Left_HB25_Enable_Pin_net_0);
bufoe_2:cy_bufoe
	PORT MAP(x=>Net_1373,
		oe=>cydff_1,
		y=>Net_1323,
		yfb=>Net_1370);
\Left_HB25_PWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_74,
		capture=>Net_101,
		count=>Infrared_Analog_Mux_Decoder_enable,
		reload=>Net_101,
		stop=>Net_101,
		start=>Net_101,
		underflow=>Net_3032,
		overflow=>Net_3031,
		compare_match=>Net_3033,
		line_out=>Net_1373,
		line_out_compl=>Net_3034,
		interrupt=>Net_3030);
PWM_1MHz:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8350eb28-6f99-420f-96df-b347b4efae34",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_74,
		dig_domain_out=>open);
HCSR04_Echo_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d50bee5-fb53-4aff-a8c5-378c083486ec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_131,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_2_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_2_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_2_net_0);
HCSR04_Echo_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2a3b7994-795d-4226-a5fb-7a3cbe2c559d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_130,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_1_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_1_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_1_net_0);
HCSR04_Echo_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_129,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_0_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_0_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_0_net_0);
HCSR04_Trigger_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"40e6fa1a-092e-4d4c-be10-59fb16f63e88",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_15_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_15_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_15_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_15_net_0);
HCSR04_Trigger_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"94cce30b-d4bc-4238-9b33-2c48290c5db5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_14_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_14_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_14_net_0);
HCSR04_Trigger_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9fa9e13e-7ebe-42e8-a2f0-650cb79b0713",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_13_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_13_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_13_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_13_net_0);
HCSR04_Trigger_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4e7a8d50-7ab1-43e6-b23f-24e0f29d69ad",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_12_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_12_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_12_net_0);
HCSR04_Trigger_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9eb7a655-17d2-46e6-a4ab-cc79a2e40e9e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_11_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_11_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_11_net_0);
HCSR04_Trigger_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"daa2c146-0b75-4a22-a3bd-aa78434a661b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_10_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_10_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_10_net_0);
HCSR04_Trigger_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bb75164b-dc38-4729-a58f-23fb80113bea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_9_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_9_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_9_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_9_net_0);
HCSR04_Trigger_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b380cf5-8763-418b-912e-10104e4dfd30",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_8_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_8_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_8_net_0);
HCSR04_Trigger_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44645f7d-4c27-48b2-91ca-a5b4c30d274d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_7_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_7_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_7_net_0);
HCSR04_Trigger_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"65c09472-d7df-4f49-85dd-ae61b31982f5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_6_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_6_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_6_net_0);
HCSR04_Trigger_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"29b3b7c2-9f68-431c-af2e-c69f05a459aa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_5_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_5_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_5_net_0);
HCSR04_Trigger_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db3a8c58-82fa-4455-98df-752cfac34e61",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_4_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_4_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_4_net_0);
HCSR04_Trigger_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6109b8d6-c2df-4997-8d5f-89496904ba01",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_3_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_3_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_3_net_0);
HCSR04_Trigger_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35bf841d-b7b3-45f6-9e2f-92fde03527c4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_2_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_2_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_2_net_0);
HCSR04_Trigger_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7466e8c0-0a5a-413b-89a1-bdd101c31f2a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_1_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_1_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_1_net_0);
HCSR04_Trigger_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f83fcbd2-b119-424c-b24b-bf74e0d1406c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(tmpFB_0__HCSR04_Trigger_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Trigger_0_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Trigger_0_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Trigger_0_net_0);
\HCSR04_Control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_101,
		clock=>Net_101,
		control=>(\HCSR04_Control:control_7\, \HCSR04_Control:control_6\, \HCSR04_Control:control_5\, \HCSR04_Control:control_4\,
			Net_149_3, Net_149_2, Net_149_1, Net_149_0));
HCSR04_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2f00711d-d0e1-4d3d-b38b-453fe7c981c2",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_116,
		dig_domain_out=>open);
HCSR04_Timeout_Intr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_118);
\HCSR04_Timer:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_116,
		capture=>Net_109,
		count=>Infrared_Analog_Mux_Decoder_enable,
		reload=>Net_109,
		stop=>Net_109,
		start=>Net_109,
		underflow=>Net_3075,
		overflow=>Net_3074,
		compare_match=>Net_3076,
		line_out=>Net_3077,
		line_out_compl=>Net_3078,
		interrupt=>Net_118);
HCSR04_Echo_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca3f3a0a-9e81-4cba-9e6b-1ef5252f87e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_147,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_15_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_15_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_15_net_0);
\EZI2C_1:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7c22e3c5-da93-4267-9ea2-622856a53add/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"645161290.322581",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\EZI2C_1:Net_847\,
		dig_domain_out=>open);
\EZI2C_1:sda\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c22e3c5-da93-4267-9ea2-622856a53add/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(\EZI2C_1:tmpFB_0__sda_net_0\),
		analog=>(open),
		io=>\EZI2C_1:Net_581\,
		siovref=>(\EZI2C_1:tmpSIOVREF__sda_net_0\),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>\EZI2C_1:tmpINTERRUPT_0__sda_net_0\);
\EZI2C_1:scl\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c22e3c5-da93-4267-9ea2-622856a53add/22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>(\EZI2C_1:tmpFB_0__scl_net_0\),
		analog=>(open),
		io=>\EZI2C_1:Net_580\,
		siovref=>(\EZI2C_1:tmpSIOVREF__scl_net_0\),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>\EZI2C_1:tmpINTERRUPT_0__scl_net_0\);
\EZI2C_1:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3300);
\EZI2C_1:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>0)
	PORT MAP(clock=>\EZI2C_1:Net_847\,
		interrupt=>Net_3300,
		rx=>Net_101,
		tx=>\EZI2C_1:Net_1062\,
		cts=>Net_101,
		rts=>\EZI2C_1:Net_1053\,
		mosi_m=>\EZI2C_1:Net_1061\,
		miso_m=>Net_101,
		select_m=>(\EZI2C_1:ss_3\, \EZI2C_1:ss_2\, \EZI2C_1:ss_1\, \EZI2C_1:ss_0\),
		sclk_m=>\EZI2C_1:Net_1059\,
		mosi_s=>Net_101,
		miso_s=>\EZI2C_1:Net_1055\,
		select_s=>Net_101,
		sclk_s=>Net_101,
		scl=>\EZI2C_1:Net_580\,
		sda=>\EZI2C_1:Net_581\,
		tx_req=>Net_3303,
		rx_req=>Net_3302);
Right_PhaseCounter_Intr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_3168);
\Right_Phase_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_75,
		enable=>Infrared_Analog_Mux_Decoder_enable,
		clock_out=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\);
\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_101,
		clock=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Right_Phase_Counter:CounterUDB:status_6\, \Right_Phase_Counter:CounterUDB:status_5\, Net_101, \Right_Phase_Counter:CounterUDB:status_3\,
			\Right_Phase_Counter:CounterUDB:status_2\, \Right_Phase_Counter:CounterUDB:status_1\, \Right_Phase_Counter:CounterUDB:status_0\),
		interrupt=>Net_3168);
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_101,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3156, \Right_Phase_Counter:CounterUDB:count_enable\, Net_101),
		route_si=>Net_101,
		route_ci=>Net_101,
		f0_load=>Net_101,
		f1_load=>Net_101,
		d0_load=>Net_101,
		d1_load=>Net_101,
		ce0=>\Right_Phase_Counter:CounterUDB:nc26\,
		cl0=>\Right_Phase_Counter:CounterUDB:nc29\,
		z0=>\Right_Phase_Counter:CounterUDB:nc7\,
		ff0=>\Right_Phase_Counter:CounterUDB:nc15\,
		ce1=>\Right_Phase_Counter:CounterUDB:nc8\,
		cl1=>\Right_Phase_Counter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_Phase_Counter:CounterUDB:nc38\,
		f0_blk_stat=>\Right_Phase_Counter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_101,
		co=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:carry0\,
		sir=>Net_101,
		sor=>open,
		sil=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(Net_101, Net_101),
		ceo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(Net_101, Net_101),
		clo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(Net_101, Net_101),
		zo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(Net_101, Net_101),
		fo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(Net_101, Net_101),
		capo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>Net_101,
		cfbo=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(Net_101, Net_101, Net_101, Net_101,
			Net_101, Net_101, Net_101, Net_101),
		po=>open);
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_101,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3156, \Right_Phase_Counter:CounterUDB:count_enable\, Net_101),
		route_si=>Net_101,
		route_ci=>Net_101,
		f0_load=>Net_101,
		f1_load=>Net_101,
		d0_load=>Net_101,
		d1_load=>Net_101,
		ce0=>\Right_Phase_Counter:CounterUDB:nc25\,
		cl0=>\Right_Phase_Counter:CounterUDB:nc28\,
		z0=>\Right_Phase_Counter:CounterUDB:nc2\,
		ff0=>\Right_Phase_Counter:CounterUDB:nc14\,
		ce1=>\Right_Phase_Counter:CounterUDB:nc4\,
		cl1=>\Right_Phase_Counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_Phase_Counter:CounterUDB:nc37\,
		f0_blk_stat=>\Right_Phase_Counter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:carry0\,
		co=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(Net_101, Net_101, Net_101, Net_101,
			Net_101, Net_101, Net_101, Net_101),
		po=>open);
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_101,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3156, \Right_Phase_Counter:CounterUDB:count_enable\, Net_101),
		route_si=>Net_101,
		route_ci=>Net_101,
		f0_load=>Net_101,
		f1_load=>Net_101,
		d0_load=>Net_101,
		d1_load=>Net_101,
		ce0=>\Right_Phase_Counter:CounterUDB:nc24\,
		cl0=>\Right_Phase_Counter:CounterUDB:nc27\,
		z0=>\Right_Phase_Counter:CounterUDB:nc1\,
		ff0=>\Right_Phase_Counter:CounterUDB:nc13\,
		ce1=>\Right_Phase_Counter:CounterUDB:nc3\,
		cl1=>\Right_Phase_Counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_Phase_Counter:CounterUDB:nc36\,
		f0_blk_stat=>\Right_Phase_Counter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:carry1\,
		co=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(Net_101, Net_101, Net_101, Net_101,
			Net_101, Net_101, Net_101, Net_101),
		po=>open);
\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_101,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_3156, \Right_Phase_Counter:CounterUDB:count_enable\, Net_101),
		route_si=>Net_101,
		route_ci=>Net_101,
		f0_load=>Net_101,
		f1_load=>Net_101,
		d0_load=>Net_101,
		d1_load=>Net_101,
		ce0=>\Right_Phase_Counter:CounterUDB:per_equal\,
		cl0=>\Right_Phase_Counter:CounterUDB:nc45\,
		z0=>\Right_Phase_Counter:CounterUDB:status_1\,
		ff0=>\Right_Phase_Counter:CounterUDB:overflow\,
		ce1=>\Right_Phase_Counter:CounterUDB:cmp_equal\,
		cl1=>\Right_Phase_Counter:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Right_Phase_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Right_Phase_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>Net_101,
		sol=>open,
		msbi=>Net_101,
		msbo=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Right_Phase_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Right_Phase_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Right_Phase_Counter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(Net_101, Net_101, Net_101, Net_101,
			Net_101, Net_101, Net_101, Net_101),
		po=>open);
Quadrature_Decode_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3eaeb377-a99d-46f3-99f5-d7d192cf9960",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_75,
		dig_domain_out=>open);
Left_PhaseCounter_Intr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2621);
HCSR04_Echo_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ea2ebf1-9726-4905-b44a-e3cd21d5032c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_145,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_14_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_14_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_14_net_0);
HCSR04_Echo_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"46f47035-54cf-48dd-beff-bdf65c97a387",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_143,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_13_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_13_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_13_net_0);
\Left_Phase_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_75,
		enable=>Infrared_Analog_Mux_Decoder_enable,
		clock_out=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\);
\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_101,
		clock=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Left_Phase_Counter:CounterUDB:status_6\, \Left_Phase_Counter:CounterUDB:status_5\, Net_101, \Left_Phase_Counter:CounterUDB:status_3\,
			\Left_Phase_Counter:CounterUDB:status_2\, \Left_Phase_Counter:CounterUDB:status_1\, \Left_Phase_Counter:CounterUDB:status_0\),
		interrupt=>Net_2621);
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_101,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_112, \Left_Phase_Counter:CounterUDB:count_enable\, Net_101),
		route_si=>Net_101,
		route_ci=>Net_101,
		f0_load=>Net_101,
		f1_load=>Net_101,
		d0_load=>Net_101,
		d1_load=>Net_101,
		ce0=>\Left_Phase_Counter:CounterUDB:nc26\,
		cl0=>\Left_Phase_Counter:CounterUDB:nc29\,
		z0=>\Left_Phase_Counter:CounterUDB:nc7\,
		ff0=>\Left_Phase_Counter:CounterUDB:nc15\,
		ce1=>\Left_Phase_Counter:CounterUDB:nc8\,
		cl1=>\Left_Phase_Counter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_Phase_Counter:CounterUDB:nc38\,
		f0_blk_stat=>\Left_Phase_Counter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_101,
		co=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:carry0\,
		sir=>Net_101,
		sor=>open,
		sil=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(Net_101, Net_101),
		ceo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(Net_101, Net_101),
		clo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(Net_101, Net_101),
		zo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(Net_101, Net_101),
		fo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(Net_101, Net_101),
		capo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>Net_101,
		cfbo=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(Net_101, Net_101, Net_101, Net_101,
			Net_101, Net_101, Net_101, Net_101),
		po=>open);
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_101,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_112, \Left_Phase_Counter:CounterUDB:count_enable\, Net_101),
		route_si=>Net_101,
		route_ci=>Net_101,
		f0_load=>Net_101,
		f1_load=>Net_101,
		d0_load=>Net_101,
		d1_load=>Net_101,
		ce0=>\Left_Phase_Counter:CounterUDB:nc25\,
		cl0=>\Left_Phase_Counter:CounterUDB:nc28\,
		z0=>\Left_Phase_Counter:CounterUDB:nc2\,
		ff0=>\Left_Phase_Counter:CounterUDB:nc14\,
		ce1=>\Left_Phase_Counter:CounterUDB:nc4\,
		cl1=>\Left_Phase_Counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_Phase_Counter:CounterUDB:nc37\,
		f0_blk_stat=>\Left_Phase_Counter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:carry0\,
		co=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(Net_101, Net_101, Net_101, Net_101,
			Net_101, Net_101, Net_101, Net_101),
		po=>open);
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_101,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_112, \Left_Phase_Counter:CounterUDB:count_enable\, Net_101),
		route_si=>Net_101,
		route_ci=>Net_101,
		f0_load=>Net_101,
		f1_load=>Net_101,
		d0_load=>Net_101,
		d1_load=>Net_101,
		ce0=>\Left_Phase_Counter:CounterUDB:nc24\,
		cl0=>\Left_Phase_Counter:CounterUDB:nc27\,
		z0=>\Left_Phase_Counter:CounterUDB:nc1\,
		ff0=>\Left_Phase_Counter:CounterUDB:nc13\,
		ce1=>\Left_Phase_Counter:CounterUDB:nc3\,
		cl1=>\Left_Phase_Counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_Phase_Counter:CounterUDB:nc36\,
		f0_blk_stat=>\Left_Phase_Counter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:carry1\,
		co=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(Net_101, Net_101, Net_101, Net_101,
			Net_101, Net_101, Net_101, Net_101),
		po=>open);
\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_101,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_112, \Left_Phase_Counter:CounterUDB:count_enable\, Net_101),
		route_si=>Net_101,
		route_ci=>Net_101,
		f0_load=>Net_101,
		f1_load=>Net_101,
		d0_load=>Net_101,
		d1_load=>Net_101,
		ce0=>\Left_Phase_Counter:CounterUDB:per_equal\,
		cl0=>\Left_Phase_Counter:CounterUDB:nc45\,
		z0=>\Left_Phase_Counter:CounterUDB:status_1\,
		ff0=>\Left_Phase_Counter:CounterUDB:overflow\,
		ce1=>\Left_Phase_Counter:CounterUDB:cmp_equal\,
		cl1=>\Left_Phase_Counter:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Left_Phase_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Left_Phase_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>Net_101,
		sol=>open,
		msbi=>Net_101,
		msbo=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Left_Phase_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Left_Phase_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Left_Phase_Counter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(Net_101, Net_101, Net_101, Net_101,
			Net_101, Net_101, Net_101, Net_101),
		po=>open);
Right_Encoder_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aae7b1cb-e9ba-4242-8455-a3a5469d74ab",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_3193,
		analog=>(open),
		io=>(tmpIO_0__Right_Encoder_B_net_0),
		siovref=>(tmpSIOVREF__Right_Encoder_B_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Right_Encoder_B_net_0);
Right_Encoder_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7264b98-5bb1-4c79-bbb6-61eb3a4b7046",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_3194,
		analog=>(open),
		io=>(tmpIO_0__Right_Encoder_A_net_0),
		siovref=>(tmpSIOVREF__Right_Encoder_A_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Right_Encoder_A_net_0);
Left_Encoder_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1faed9a-c732-4623-bbe1-09cb493919ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_3174,
		analog=>(open),
		io=>(tmpIO_0__Left_Encoder_B_net_0),
		siovref=>(tmpSIOVREF__Left_Encoder_B_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Left_Encoder_B_net_0);
Left_Encoder_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"afd8974a-1c95-4489-8b1e-cedbb3db1258",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_3173,
		analog=>(open),
		io=>(tmpIO_0__Left_Encoder_A_net_0),
		siovref=>(tmpSIOVREF__Left_Encoder_A_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__Left_Encoder_A_net_0);
HCSR04_Echo_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"463e1766-e36b-4b00-886b-e05706aeed9b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_142,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_12_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_12_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_12_net_0);
HCSR04_Echo_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d09decf1-4308-4711-88fc-1efd006bcf74",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_141,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_11_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_11_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_11_net_0);
HCSR04_Echo_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6527c387-bff4-46c4-94e8-a8a1d09ba100",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_140,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_10_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_10_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_10_net_0);
HCSR04_Echo_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ed8a63f-b714-466e-8478-008b4751564a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_138,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_9_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_9_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_9_net_0);
HCSR04_Echo_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1846302f-954e-47f2-b149-777c370bd83d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_137,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_8_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_8_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_8_net_0);
HCSR04_Echo_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a06fbc30-f5cf-4330-af3b-7470cdaac4ec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_136,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_7_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_7_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_7_net_0);
HCSR04_Echo_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"777d4b8e-ac42-470d-bd85-0be32ff8670c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_135,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_6_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_6_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_6_net_0);
HCSR04_Echo_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6a17cc3-55c8-4513-859c-a3cfda6e1b01",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_134,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_5_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_5_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_5_net_0);
HCSR04_Echo_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2ef10df9-a843-4170-aa0d-9501a21c2155",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_133,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_4_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_4_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_4_net_0);
HCSR04_Echo_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9f3f8a95-eee9-47de-a24f-b1dbf7dffb58",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Infrared_Analog_Mux_Decoder_enable),
		y=>(Net_101),
		fb=>Net_132,
		analog=>(open),
		io=>(tmpIO_0__HCSR04_Echo_3_net_0),
		siovref=>(tmpSIOVREF__HCSR04_Echo_3_net_0),
		annotation=>(open),
		in_clock=>Net_101,
		in_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		in_reset=>Net_101,
		out_clock=>Net_101,
		out_clock_en=>Infrared_Analog_Mux_Decoder_enable,
		out_reset=>Net_101,
		interrupt=>tmpINTERRUPT_0__HCSR04_Echo_3_net_0);
\MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_1:g1:a0:gx:u0:lti_0\);
\MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_1:g1:a0:gx:u0:gti_0\);
cydff_2:cy_dsrff
	PORT MAP(d=>Net_101,
		s=>Net_96,
		r=>Net_101,
		clk=>Net_101,
		q=>cydff_2);
Infrared_Analog_Mux_Decoder_old_id_3:cy_dff
	PORT MAP(d=>Net_1809_3,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_old_id_3);
Infrared_Analog_Mux_Decoder_old_id_2:cy_dff
	PORT MAP(d=>Net_1809_2,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_old_id_2);
Infrared_Analog_Mux_Decoder_old_id_1:cy_dff
	PORT MAP(d=>Net_1809_1,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_old_id_1);
Infrared_Analog_Mux_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Net_1809_0,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_old_id_0);
Infrared_Analog_Mux_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_0D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_0);
Infrared_Analog_Mux_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_1D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_1);
Infrared_Analog_Mux_Decoder_one_hot_2:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_2D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_2);
Infrared_Analog_Mux_Decoder_one_hot_3:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_3D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_3);
Infrared_Analog_Mux_Decoder_one_hot_4:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_4D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_4);
Infrared_Analog_Mux_Decoder_one_hot_5:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_5D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_5);
Infrared_Analog_Mux_Decoder_one_hot_6:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_6D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_6);
Infrared_Analog_Mux_Decoder_one_hot_7:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_7D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_7);
Infrared_Analog_Mux_Decoder_one_hot_8:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_8D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_8);
Infrared_Analog_Mux_Decoder_one_hot_9:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_9D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_9);
Infrared_Analog_Mux_Decoder_one_hot_10:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_10D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_10);
Infrared_Analog_Mux_Decoder_one_hot_11:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_11D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_11);
Infrared_Analog_Mux_Decoder_one_hot_12:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_12D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_12);
Infrared_Analog_Mux_Decoder_one_hot_13:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_13D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_13);
Infrared_Analog_Mux_Decoder_one_hot_14:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_14D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_14);
Infrared_Analog_Mux_Decoder_one_hot_15:cy_dff
	PORT MAP(d=>Infrared_Analog_Mux_Decoder_one_hot_15D,
		clk=>Net_1760,
		q=>Infrared_Analog_Mux_Decoder_one_hot_15);
cydff_1:cy_dsrff
	PORT MAP(d=>Net_101,
		s=>Net_1370,
		r=>Net_101,
		clk=>Net_101,
		q=>cydff_1);
\Right_Phase_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_101,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Phase_Counter:CounterUDB:prevCapture\);
\Right_Phase_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Right_Phase_Counter:CounterUDB:overflow\,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Phase_Counter:CounterUDB:overflow_reg_i\);
\Right_Phase_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Right_Phase_Counter:CounterUDB:status_1\,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Phase_Counter:CounterUDB:underflow_reg_i\);
\Right_Phase_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Right_Phase_Counter:CounterUDB:tc_i\,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Phase_Counter:CounterUDB:tc_reg_i\);
\Right_Phase_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Right_Phase_Counter:CounterUDB:cmp_out_i\,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Phase_Counter:CounterUDB:prevCompare\);
\Right_Phase_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Right_Phase_Counter:CounterUDB:cmp_out_i\,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Phase_Counter:CounterUDB:cmp_out_reg_i\);
\Right_Phase_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_3157,
		clk=>\Right_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Right_Phase_Counter:CounterUDB:count_stored_i\);
\Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_3\:cy_dff
	PORT MAP(d=>\Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_3\\D\,
		clk=>Net_75,
		q=>Net_3157);
\Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_2\:cy_dff
	PORT MAP(d=>\Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_2\\D\,
		clk=>Net_75,
		q=>Net_3156);
\Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_1\:cy_dff
	PORT MAP(d=>Net_3193,
		clk=>Net_75,
		q=>Net_3155);
\Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_0\:cy_dff
	PORT MAP(d=>Net_3194,
		clk=>Net_75,
		q=>Net_3153);
\Left_Phase_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_101,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Phase_Counter:CounterUDB:prevCapture\);
\Left_Phase_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Left_Phase_Counter:CounterUDB:overflow\,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Phase_Counter:CounterUDB:overflow_reg_i\);
\Left_Phase_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Left_Phase_Counter:CounterUDB:status_1\,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Phase_Counter:CounterUDB:underflow_reg_i\);
\Left_Phase_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Left_Phase_Counter:CounterUDB:tc_i\,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Phase_Counter:CounterUDB:tc_reg_i\);
\Left_Phase_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Left_Phase_Counter:CounterUDB:cmp_out_i\,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Phase_Counter:CounterUDB:prevCompare\);
\Left_Phase_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Left_Phase_Counter:CounterUDB:cmp_out_i\,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Phase_Counter:CounterUDB:cmp_out_reg_i\);
\Left_Phase_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_64,
		clk=>\Left_Phase_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Left_Phase_Counter:CounterUDB:count_stored_i\);
\Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_3\:cy_dff
	PORT MAP(d=>\Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_3\\D\,
		clk=>Net_75,
		q=>Net_64);
\Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_2\:cy_dff
	PORT MAP(d=>\Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_2\\D\,
		clk=>Net_75,
		q=>Net_112);
\Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_1\:cy_dff
	PORT MAP(d=>Net_3174,
		clk=>Net_75,
		q=>Net_69);
\Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_0\:cy_dff
	PORT MAP(d=>Net_3173,
		clk=>Net_75,
		q=>Net_70);

END R_T_L;
