#OPTIONS:"|-layerid|0|-orig_srs|/home/aven/repos/riscv-fpga/my_custom_cape/synthesis/synwork/my_custom_cape_comp.srs|-top|my_custom_cape|-prodtype|synplify_pro|-infer_seqShift|-primux|-dspmac|-pqdpadd|-fixsmult|-sdff_counter|-divnmod|-nram|-actel|-I|/home/aven/repos/riscv-fpga/my_custom_cape/synthesis/|-I|/home/aven/microchip/SynplifyPro/lib|-sysv|-devicelib|/home/aven/microchip/SynplifyPro/lib/generic/acg5.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-lib|work|-lib|COREAPB3_LIB|-lib|COREAPB3_LIB|-lib|COREAPB3_LIB|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/home/aven/microchip/SynplifyPro/linux_a_64/c_ver":1691490548
#CUR:"/home/aven/microchip/SynplifyPro/lib/generic/acg5.v":1691490541
#CUR:"/home/aven/microchip/SynplifyPro/lib/vlog/hypermods.v":1691490543
#CUR:"/home/aven/microchip/SynplifyPro/lib/vlog/umr_capim.v":1691490543
#CUR:"/home/aven/microchip/SynplifyPro/lib/vlog/scemi_objects.v":1691490543
#CUR:"/home/aven/microchip/SynplifyPro/lib/vlog/scemi_pipes.svh":1691490543
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/polarfire_syn_comps.v":1706749247
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/apb_arbiter.v":1706747506
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v":1706747513
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v":1706747513
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v":1706747513
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/FIC3_INITIATOR/FIC3_INITIATOR.v":1706747511
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/IHC_APB/IHC_APB.v":1706747513
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcia.v":1706747506
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_mem.v":1706747506
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_irqs.v":1706747506
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_ctrl.v":1706747506
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc.v":1706747506
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v":1706747513
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v":1706747506
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_SOC_MSS/PF_SOC_MSS.v":1706747506
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v":1706747514
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/P8_IOPADS.v":1706747515
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_11_18_IOPADS.v":1706747515
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_21_31_IOPADS.v":1706747515
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_41_42_IOPADS.v":1706747515
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/apb_ctrl_status.v":1706747515
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/my_logic.v":1706748751
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/CAPE.v":1706748990
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/CORERESET/CORERESET_0/core/corereset_pf.v":1706747507
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/CORERESET/CORERESET.v":1706747507
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v":1706747508
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/FPGA_CCC_C0/FPGA_CCC_C0.v":1706747508
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v":1706747507
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/INIT_MONITOR/INIT_MONITOR.v":1706747507
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v":1706747511
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v":1706747511
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v":1706747512
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_CCC_ADC/PF_CCC_ADC.v":1706747512
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v":1706747512
#CUR:"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/my_custom_cape/my_custom_cape.v":1706747518
#numinternalfiles:5
#defaultlanguage:verilog
0			"/home/aven/repos/riscv-fpga/my_custom_cape/component/polarfire_syn_comps.v" verilog
1			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/apb_arbiter.v" verilog
2			"/home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v" verilog
3			"/home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v" verilog
4			"/home/aven/repos/riscv-fpga/my_custom_cape/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v" verilog
5			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/FIC3_INITIATOR/FIC3_INITIATOR.v" verilog
6			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/IHC_APB/IHC_APB.v" verilog
7			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcia.v" verilog
8			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_mem.v" verilog
9			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_irqs.v" verilog
10			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc_ctrl.v" verilog
11			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/miv_ihcc.v" verilog
12			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v" verilog
13			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v" verilog
14			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_SOC_MSS/PF_SOC_MSS.v" verilog
15			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v" verilog
16			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/P8_IOPADS.v" verilog
17			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_11_18_IOPADS.v" verilog
18			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_21_31_IOPADS.v" verilog
19			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/P9_41_42_IOPADS.v" verilog
20			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/apb_ctrl_status.v" verilog
21			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/my_logic.v" verilog
22			"/home/aven/repos/riscv-fpga/my_custom_cape/hdl/CAPE.v" verilog
23			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/CORERESET/CORERESET_0/core/corereset_pf.v" verilog
24			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/CORERESET/CORERESET.v" verilog
25			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v" verilog
26			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/FPGA_CCC_C0/FPGA_CCC_C0.v" verilog
27			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v" verilog
28			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/INIT_MONITOR/INIT_MONITOR.v" verilog
29			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v" verilog
30			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v" verilog
31			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v" verilog
32			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/PF_CCC_ADC/PF_CCC_ADC.v" verilog
33			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v" verilog
34			"/home/aven/repos/riscv-fpga/my_custom_cape/component/work/my_custom_cape/my_custom_cape.v" verilog
#Dependency Lists(Uses List)
0 -1
1 -1
2 -1
3 -1
4 2 3
5 4
6 4
7 -1
8 -1
9 -1
10 9 8
11 10
12 1 11 7 6
13 -1
14 13
15 1 5 12 14
16 -1
17 -1
18 -1
19 -1
20 -1
21 -1
22 20 16 17 18 19 21
23 -1
24 23
25 0
26 25
27 0
28 27
29 0
30 29
31 0
32 31
33 24 26 28 30 32
34 15 22 33
#Dependency Lists(Users Of)
0 25 27 29 31
1 12 15
2 4
3 4
4 5 6
5 15
6 12
7 12
8 10
9 10
10 11
11 12
12 15
13 14
14 15
15 34
16 22
17 22
18 22
19 22
20 22
21 22
22 34
23 24
24 33
25 26
26 33
27 28
28 33
29 30
30 33
31 32
32 33
33 34
34 -1
#Design Unit to File Association
module work APBM 0
module work APBS 0
module work BANKCTRLM 0
module work BANKCTRL_GPIO 0
module work BANKCTRL_HSIO 0
module work BANKEN 0
module work CRN_COMMON 0
module work CRN_INT 0
module work CRYPTO 0
module work CRYPTO_SOC 0
module work DEBUG 0
module work DLL 0
module work DRI 0
module work ENFORCE 0
module work GLITCHDETECT 0
module work GPSS_COMMON 0
module work HS_IO_CLK 0
module work ICB_BANKCLK 0
module work ICB_CLKDIVDELAY 0
module work ICB_CLKDIV 0
module work ICB_CLKINT 0
module work ICB_CLKSTOP_EN 0
module work ICB_CLKSTOP 0
module work ICB_INT 0
module work ICB_MUXING 0
module work ICB_NGMUX 0
module work INIT 0
module work IOD 0
module work LANECTRL 0
module work LANERST 0
module work OSC_RC160MHZ 0
module work OSC_RC200MHZ 0
module work OSC_RC2MHZ 0
module work PCIE_COMMON 0
module work PCIE 0
module work PF_SPI 0
module work PLL 0
module work QUADRST_PCIE 0
module work QUADRST 0
module work SCB 0
module work SYSCTRL_RESET_STATUS 0
module work SYSRESET 0
module work SYS_SERVICES 0
module work TAMPER 0
module work TVS 0
module work TX_PLL 0
module work UPROM 0
module work USPI 0
module work VOLTAGEDETECT 0
module work VREFBANKDYN 0
module work VREFCTRL 0
module work XCVR_64B6XB 0
module work XCVR_8B10B 0
module work XCVR_APB_LINK 0
module work XCVR_APB_LINK_V 0
module work XCVR_APB_LINK_V2 0
module work XCVR_DUAL_PCS 0
module work XCVR_PIPE_AXI0 0
module work XCVR_PIPE_AXI1 0
module work XCVR_PIPE 0
module work XCVR_PMA 0
module work XCVR_REF_CLK_N 0
module work XCVR_REF_CLK_P 0
module work XCVR_REF_CLK 0
module work XCVR_TEST 0
module work XCVR_VV 0
module work XCVR 0
module work CORELNKTMR_V 0
module work PFSOC_SCSM 0
module work CLKBUF_DIFF 0
module work CLKBUF_DIFF_ODT 0
module work APB_ARBITER 1
module work FIC3_INITIATOR 5
module work IHC_APB 6
module work MIV_IHCIA 7
module work miv_ihcc_mem 8
module work miv_ihcc_irqs 9
module work miv_ihcc_ctrl 10
module work MIV_IHCC 11
module work IHC_SUBSYSTEM 12
module work MSS 13
module work PF_SOC_MSS 14
module work BVF_RISCV_SUBSYSTEM 15
module work P8_IOPADS 16
module work P9_11_18_IOPADS 17
module work P9_21_31_IOPADS 18
module work P9_41_42_IOPADS 19
module work apb_ctrl_status 20
module work blinky 21
module work CAPE 22
module work CORERESET_CORERESET_0_CORERESET_PF 23
module work CORERESET 24
module work FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC 25
module work FPGA_CCC_C0 26
module work INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR 27
module work INIT_MONITOR 28
module work OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC 29
module work OSCILLATOR_160MHz 30
module work PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC 31
module work PF_CCC_ADC 32
module work CLOCKS_AND_RESETS 33
module work my_custom_cape 34
module COREAPB3_LIB COREAPB3_MUXPTOB3 2
module COREAPB3_LIB coreapb3_iaddr_reg 3
module COREAPB3_LIB CoreAPB3 4
