// Seed: 3251205453
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    output wand id_3
    , id_14,
    output tri id_4,
    output tri0 id_5,
    input tri id_6,
    input wor id_7,
    input tri id_8,
    output tri0 id_9,
    input tri id_10,
    input wire void id_11,
    output tri id_12
);
  wire id_15, id_16 = ~1 - 1, id_17;
  tri0 id_18 = 1;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9
);
  module_0(
      id_2, id_2, id_5, id_1, id_1, id_1, id_7, id_5, id_8, id_1, id_8, id_3, id_2
  );
endmodule
