#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 27 15:00:06 2020
# Process ID: 192
# Current directory: F:/xilinx_ll/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3968 F:\xilinx_ll\Camera_Demo\Camera_Demo.xpr
# Log file: F:/xilinx_ll/Camera_Demo/vivado.log
# Journal file: F:/xilinx_ll/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/xilinx_ll/Camera_Demo/Camera_Demo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] impl_1 strategy "Vivado Implementation Defaults," step write_bitstream, attribute : Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/xilinx_ll/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_SDK_2018.3/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'RAM_Line' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'RAM_Line' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AXIS_Data_RAM' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'AXIS_Data_RAM' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_1' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Runs 36-536] Adding Tcl hook script file E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl to utils_1 fileset.
INFO: [Runs 36-535] Tcl hook script file E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl does not exist.
INFO: [Project 1-230] Project 'Camera_Demo.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 672.688 ; gain = 103.715
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {AXIS_Data_RAM RAM_Line clk_wiz_0 clk_wiz_1}] -log ip_upgrade.log
Upgrading 'AXIS_Data_RAM'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [IP_Flow 19-3422] Upgraded AXIS_Data_RAM (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'AXIS_Data_RAM'...
Upgrading 'RAM_Line'
INFO: [IP_Flow 19-3422] Upgraded RAM_Line (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_Line'...
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
Upgrading 'clk_wiz_1'
INFO: [Project 1-386] Moving file 'F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' from fileset 'clk_wiz_1' to fileset 'sources_1'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '400.000' has been ignored for IP 'clk_wiz_1'
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_1 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'clk_wiz_1' has identified issues that may require user intervention. Please review the upgrade log 'f:/xilinx_ll/Camera_Demo/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/xilinx_ll/Camera_Demo/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 868.945 ; gain = 192.934
export_ip_user_files -of_objects [get_ips {AXIS_Data_RAM RAM_Line clk_wiz_0 clk_wiz_1}] -no_script -sync -force -quiet
convert_ips [get_files  {F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}]
INFO: [filemgmt 56-106] Converting IP 'AXIS_Data_RAM' into core container format.
INFO: [filemgmt 56-101] Creating core container 'F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM.xcix' for IP 'AXIS_Data_RAM'
INFO: [filemgmt 56-106] Converting IP 'RAM_Line' into core container format.
INFO: [filemgmt 56-101] Creating core container 'F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line.xcix' for IP 'RAM_Line'
INFO: [filemgmt 56-106] Converting IP 'clk_wiz_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0.xcix' for IP 'clk_wiz_0'
INFO: [filemgmt 56-106] Converting IP 'clk_wiz_1' into core container format.
INFO: [filemgmt 56-101] Creating core container 'F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1.xcix' for IP 'clk_wiz_1'
export_ip_user_files -of_objects  [get_files  {F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}] -sync -lib_map_path [list {modelsim=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files  {F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 930.723 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all AXIS_Data_RAM] }
catch { config_ip_cache -export [get_ips -all RAM_Line] }
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs -jobs 4 {AXIS_Data_RAM_synth_1 RAM_Line_synth_1 clk_wiz_0_synth_1 clk_wiz_1_synth_1}
[Mon Jul 27 15:05:29 2020] Launched AXIS_Data_RAM_synth_1, RAM_Line_synth_1, clk_wiz_0_synth_1, clk_wiz_1_synth_1...
Run output will be captured here:
AXIS_Data_RAM_synth_1: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/AXIS_Data_RAM_synth_1/runme.log
RAM_Line_synth_1: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/RAM_Line_synth_1/runme.log
clk_wiz_0_synth_1: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
clk_wiz_1_synth_1: F:/xilinx_ll/Camera_Demo/Camera_Demo.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.xci] -directory F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.xci] -directory F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files F:/xilinx_ll/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir F:/xilinx_ll/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=F:/xilinx_ll/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 27 15:07:25 2020...
