EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr USLedger 17000 11000
encoding utf-8
Sheet 2 9
Title "Stepper Controller"
Date ""
Rev "0.1"
Comp "Southwest Radio Research"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 9550 1900 1700 5600
U 5EDD727A
F0 "FPGA_IO" 50
F1 "FPGA_IO.sch" 50
F2 "CCLK" I L 9550 2000 50 
F3 "PET_P" I L 9550 2200 50 
F4 "REFCLK_P" I L 9550 2500 50 
F5 "REFCLK_N" I L 9550 2600 50 
F6 "PET_N" I L 9550 2300 50 
F7 "PER_P" O L 9550 2800 50 
F8 "PER_N" O L 9550 2900 50 
F9 "MGTAVCC" I L 9550 7350 50 
F10 "MGTAVTT" I L 9550 7250 50 
F11 "X_AXIS_SDI" O L 9550 3100 50 
F12 "X_AXIS_~CS" O L 9550 3200 50 
F13 "X_AXIS_CK" O L 9550 3300 50 
F14 "X_AXIS_SDO" I L 9550 3400 50 
F15 "X_AXIS_~FLAG" I L 9550 3500 50 
F16 "X_AXIS_~BUSY~_SYNC" I L 9550 3600 50 
F17 "X_AXIS_~STBY_RESET" O L 9550 3700 50 
F18 "X_AXIS_STCK" O L 9550 3800 50 
F19 "Y_AXIS_SDI" O L 9550 4000 50 
F20 "Y_AXIS_~CS" O L 9550 4100 50 
F21 "Y_AXIS_CK" O L 9550 4200 50 
F22 "Y_AXIS_SDO" I L 9550 4300 50 
F23 "Y_AXIS_~FLAG" I L 9550 4400 50 
F24 "Y_AXIS_~BUSY~_SYNC" I L 9550 4500 50 
F25 "Y_AXIS_~STBY_RESET" O L 9550 4600 50 
F26 "Y_AXIS_STCK" O L 9550 4700 50 
F27 "Z_AXIS_SDI" O L 9550 4900 50 
F28 "Z_AXIS_~CS" O L 9550 5000 50 
F29 "Z_AXIS_CK" O L 9550 5100 50 
F30 "Z_AXIS_SDO" I L 9550 5200 50 
F31 "Z_AXIS_~FLAG" I L 9550 5300 50 
F32 "Z_AXIS_~BUSY~_SYNC" I L 9550 5400 50 
F33 "Z_AXIS_~STBY_RESET" O L 9550 5500 50 
F34 "Z_AXIS_STCK" O L 9550 5600 50 
F35 "SMCLK" I L 9550 5750 50 
F36 "SMDAT" B L 9550 5850 50 
F37 "~PERST" I L 9550 5950 50 
F38 "TMP_SCL" O R 11250 2800 50 
F39 "TMP_SDA" B R 11250 2900 50 
F40 "TMP_~ALERT" I R 11250 3000 50 
F41 "POWER_MON_SCL" O R 11250 3250 50 
F42 "POWER_MON_SDA" B R 11250 3350 50 
F43 "POWER_MON_~ALERT" I R 11250 3550 50 
F44 "+12V_AUX2_SENSE0" I R 11250 3700 50 
F45 "+12V_AUX2_SENSE1" I R 11250 3800 50 
F46 "DC_DC_X_AXIS_SYNC" O L 9550 6150 50 
F47 "DC_DC_Y_AXIS_SYNC" O L 9550 6250 50 
F48 "DC_DC_Z_AXIS_SYNC" O L 9550 6350 50 
F49 "DC_DC_X_AXIS_ENABLE" O L 9550 6550 50 
F50 "DC_DC_Y_AXIS_ENABLE" O L 9550 6650 50 
F51 "DC_DC_Z_AXIS_ENABLE" O L 9550 6750 50 
F52 "POWER_SCL" O R 11250 2400 50 
F53 "POWER_SDA" B R 11250 2500 50 
F54 "POWER_~ALERT" I R 11250 2600 50 
F55 "X_ENDSTOP_0" I R 11250 4000 50 
F56 "X_ENDSTOP_1" I R 11250 4100 50 
F57 "Y_ENDSTOP_0" I R 11250 4200 50 
F58 "Y_ENDSTOP_1" I R 11250 4300 50 
F59 "Z_ENDSTOP_0" I R 11250 4400 50 
F60 "Z_ENDSTOP_1" I R 11250 4500 50 
F61 "SW" I R 11250 4600 50 
F62 "FP_GPIO_0" B R 11250 4800 50 
F63 "FP_GPIO_1" B R 11250 4900 50 
F64 "FP_GPIO_2" B R 11250 5000 50 
F65 "FP_GPIO_3" B R 11250 5100 50 
F66 "FP_GPIO_4" B R 11250 5200 50 
F67 "FP_GPIO_5" B R 11250 5300 50 
F68 "FP_GPIO_6" B R 11250 5400 50 
F69 "FP_GPIO_7" B R 11250 5500 50 
$EndSheet
$Sheet
S 4950 1900 1700 3500
U 5EDD722F
F0 "FPGA_Power_Ground_Config" 50
F1 "FPGA_Power_Ground_Config.sch" 50
F2 "VCCINT" I L 4950 2000 50 
F3 "VCCAUX" I L 4950 2100 50 
F4 "VCCBRAM" I L 4950 2200 50 
F5 "CCLK" O R 6650 2000 50 
$EndSheet
Wire Wire Line
	6650 2000 9550 2000
Text HLabel 9450 2200 0    50   Input ~ 0
PET_P
Text HLabel 9450 2300 0    50   Input ~ 0
PET_N
Text HLabel 9450 2500 0    50   Input ~ 0
REFCLK_P
Text HLabel 9450 2600 0    50   Input ~ 0
REFCLK_N
Wire Wire Line
	9450 2200 9550 2200
Wire Wire Line
	9450 2300 9550 2300
Wire Wire Line
	9450 2500 9550 2500
Wire Wire Line
	9450 2600 9550 2600
Text HLabel 9450 2800 0    50   Output ~ 0
PER_P
Text HLabel 9450 2900 0    50   Output ~ 0
PER_N
Wire Wire Line
	9450 2800 9550 2800
Wire Wire Line
	9450 2900 9550 2900
Text HLabel 9450 3100 0    50   Output ~ 0
X_AXIS_SDI
Text HLabel 9450 3200 0    50   Output ~ 0
X_AXIS_~CS
Text HLabel 9450 3300 0    50   Output ~ 0
X_AXIS_CK
Text HLabel 9450 3400 0    50   Input ~ 0
X_AXIS_SDO
Text HLabel 9450 3500 0    50   Input ~ 0
X_AXIS_~FLAG
Text HLabel 9450 3600 0    50   Input ~ 0
X_AXIS_~BUSY~_SYNC
Text HLabel 9450 3700 0    50   Output ~ 0
X_AXIS_~STBY_RESET
Text HLabel 9450 3800 0    50   Output ~ 0
X_AXIS_STCK
Text HLabel 9450 4000 0    50   Output ~ 0
Y_AXIS_SDI
Text HLabel 9450 4100 0    50   Output ~ 0
Y_AXIS_~CS
Text HLabel 9450 4200 0    50   Output ~ 0
Y_AXIS_CK
Text HLabel 9450 4300 0    50   Input ~ 0
Y_AXIS_SDO
Text HLabel 9450 4400 0    50   Input ~ 0
Y_AXIS_~FLAG
Text HLabel 9450 4500 0    50   Input ~ 0
Y_AXIS_~BUSY~_SYNC
Text HLabel 9450 4600 0    50   Output ~ 0
Y_AXIS_~STBY_RESET
Text HLabel 9450 4700 0    50   Output ~ 0
Y_AXIS_STCK
Wire Wire Line
	9450 4700 9550 4700
Wire Wire Line
	9450 4600 9550 4600
Wire Wire Line
	9450 4500 9550 4500
Wire Wire Line
	9450 4400 9550 4400
Wire Wire Line
	9450 4300 9550 4300
Wire Wire Line
	9450 4200 9550 4200
Wire Wire Line
	9450 4100 9550 4100
Wire Wire Line
	9450 4000 9550 4000
Wire Wire Line
	9450 3800 9550 3800
Wire Wire Line
	9450 3700 9550 3700
Wire Wire Line
	9450 3600 9550 3600
Wire Wire Line
	9450 3500 9550 3500
Wire Wire Line
	9450 3400 9550 3400
Wire Wire Line
	9450 3300 9550 3300
Wire Wire Line
	9450 3200 9550 3200
Wire Wire Line
	9450 3100 9550 3100
Text HLabel 4850 2000 0    50   Input ~ 0
VCCINT
Text HLabel 4850 2100 0    50   Input ~ 0
VCCAUX
Text HLabel 4850 2200 0    50   Input ~ 0
VCC_BRAM
Wire Wire Line
	4850 2000 4950 2000
Wire Wire Line
	4850 2100 4950 2100
Wire Wire Line
	4850 2200 4950 2200
Text HLabel 9450 5750 0    50   Input ~ 0
SMCLK
Text HLabel 9450 5850 0    50   BiDi ~ 0
SMDAT
Text HLabel 9450 5950 0    50   Input ~ 0
~PERST
Wire Wire Line
	9550 5750 9450 5750
Wire Wire Line
	9450 5850 9550 5850
Wire Wire Line
	9550 5950 9450 5950
Text HLabel 11350 2800 2    50   Output ~ 0
TMP_SCL
Text HLabel 11350 2900 2    50   BiDi ~ 0
TMP_SDA
Wire Wire Line
	11250 2800 11350 2800
Wire Wire Line
	11250 2900 11350 2900
Text HLabel 11350 3000 2    50   Input ~ 0
TMP_~ALERT
Wire Wire Line
	11250 3000 11350 3000
Text HLabel 11350 3250 2    50   Output ~ 0
POWER_MON_SCL
Text HLabel 11350 3350 2    50   BiDi ~ 0
POWER_MON_SDA
Text HLabel 11350 3550 2    50   Input ~ 0
POWER_MON_~ALERT
Wire Wire Line
	11250 3250 11350 3250
Wire Wire Line
	11250 3350 11350 3350
Wire Wire Line
	11250 3550 11350 3550
Text HLabel 11350 3700 2    50   Input ~ 0
+12V_AUX2_SENSE0
Text HLabel 11350 3800 2    50   Input ~ 0
+12V_AUX2_SENSE1
Wire Wire Line
	11250 3700 11350 3700
Wire Wire Line
	11350 3800 11250 3800
Text HLabel 9450 6150 0    50   Output ~ 0
DC_DC_X_AXIS_SYNC
Text HLabel 9450 6250 0    50   Output ~ 0
DC_DC_Y_AXIS_SYNC
Text HLabel 9450 6550 0    50   Output ~ 0
DC_DC_X_AXIS_ENABLE
Text HLabel 9450 6650 0    50   Output ~ 0
DC_DC_Y_AXIS_ENABLE
Wire Wire Line
	9450 6150 9550 6150
Wire Wire Line
	9450 6250 9550 6250
Wire Wire Line
	9450 6550 9550 6550
Wire Wire Line
	9450 6650 9550 6650
Text HLabel 11350 2400 2    50   Output ~ 0
POWER_SCL
Text HLabel 11350 2500 2    50   BiDi ~ 0
POWER_SDA
Text HLabel 11350 2600 2    50   Input ~ 0
POWER_~ALERT
Wire Wire Line
	11350 2600 11250 2600
Wire Wire Line
	11350 2500 11250 2500
Wire Wire Line
	11350 2400 11250 2400
Text HLabel 11350 4000 2    50   Input ~ 0
X_ENDSTOP_0
Text HLabel 11350 4100 2    50   Input ~ 0
X_ENDSTOP_1
Text HLabel 11350 4200 2    50   Input ~ 0
Y_ENDSTOP_0
Text HLabel 11350 4300 2    50   Input ~ 0
Y_ENDSTOP_1
Wire Wire Line
	11250 4000 11350 4000
Wire Wire Line
	11250 4100 11350 4100
Wire Wire Line
	11250 4200 11350 4200
Wire Wire Line
	11250 4300 11350 4300
Text HLabel 11350 4600 2    50   Input ~ 0
SW
Wire Wire Line
	11350 4600 11250 4600
Text HLabel 11350 4800 2    50   BiDi ~ 0
FP_GPIO_0
Text HLabel 11350 4900 2    50   BiDi ~ 0
FP_GPIO_1
Text HLabel 11350 5000 2    50   BiDi ~ 0
FP_GPIO_2
Text HLabel 11350 5100 2    50   BiDi ~ 0
FP_GPIO_3
Text HLabel 11350 5200 2    50   BiDi ~ 0
FP_GPIO_4
Text HLabel 11350 5300 2    50   BiDi ~ 0
FP_GPIO_5
Text HLabel 11350 5400 2    50   BiDi ~ 0
FP_GPIO_6
Text HLabel 11350 5500 2    50   BiDi ~ 0
FP_GPIO_7
Wire Wire Line
	11350 5500 11250 5500
Wire Wire Line
	11250 5400 11350 5400
Wire Wire Line
	11350 5300 11250 5300
Wire Wire Line
	11250 5200 11350 5200
Wire Wire Line
	11350 5100 11250 5100
Wire Wire Line
	11250 5000 11350 5000
Wire Wire Line
	11350 4900 11250 4900
Wire Wire Line
	11250 4800 11350 4800
$EndSCHEMATC
