I 000045 55 3088          1653671772086 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653671772100 2022.05.27 20:16:12)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(0)(1)(3)(2))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 3088          1653671801886 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653671801886 2022.05.27 20:16:41)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(2)(3)(1)(0))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653672205480 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653672205480 2022.05.27 20:23:25)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672205448)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653672349926 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653672349926 2022.05.27 20:25:49)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672205448)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 5041          1653672608411 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 27 ))
  (_version v33)
  (_time 1653672608412 2022.05.27 20:30:08)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672608361)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1212 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1214 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1216 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1218 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1220 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1222 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1224 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1226 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1228 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 24 (_entity (_out ))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(17))(_sensitivity(10)(12)(13)(11)(16)(14)(15)(6)(5)(7)(8)(9)(2)(3)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1078          1653672854915 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653672854915 2022.05.27 20:34:14)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 907           1653673022888 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653673022888 2022.05.27 20:37:02)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1718          1653673613356 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653673613356 2022.05.27 20:46:53)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1718          1653673796156 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653673796156 2022.05.27 20:49:56)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal y ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal var1 ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal varokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1718          1653673857041 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653673857041 2022.05.27 20:50:57)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1819          1653674339914 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653674339914 2022.05.27 20:58:59)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 19 (_process 1 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((y)(semnall)))(_target(2))(_sensitivity(3)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1819          1653674344303 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653674344303 2022.05.27 20:59:04)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 19 (_process 1 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((y)(semnall)))(_target(2))(_sensitivity(3)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1819          1653674351605 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653674351604 2022.05.27 20:59:11)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 19 (_process 1 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((y)(semnall)))(_target(2))(_sensitivity(3)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1277          1653674634880 arh1
(_unit VHDL (divf 0 7 (arh1 0 12 ))
  (_version v33)
  (_time 1653674634880 2022.05.27 21:03:54)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 16 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1698          1653674870591 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653674870591 2022.05.27 21:07:50)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674870530)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 9126          1653675330793 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653675330793 2022.05.27 21:15:30)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 49 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1310 0 26 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1312 0 27 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1316 0 29 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1318 0 30 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1320 0 31 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1322 0 32 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1324 0 33 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1326 0 34 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1328 0 35 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1330 0 36 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 38 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 39 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 40 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 58 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(semnal1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIF 0 59 (_component decoderbcd7 )
    (_port
      ((bcd)(semnal2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16LA1 0 60 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(semnal3))
      ((Outt)(semnal2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 61 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(semnal3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal semnal1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnal2 ~std_logic_vector{3~downto~0}~1344 0 54 (_architecture (_uni ))))
    (_signal (_internal semnal3 ~std_logic_vector{3~downto~0}~1344 0 55 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((anod)(semnal3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 9126          1653675341045 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653675341045 2022.05.27 21:15:41)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 49 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1310 0 26 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1312 0 27 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1316 0 29 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1318 0 30 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1320 0 31 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1322 0 32 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1324 0 33 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1326 0 34 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1328 0 35 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1330 0 36 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 38 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 39 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 40 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 58 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(semnal1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIF 0 59 (_component decoderbcd7 )
    (_port
      ((bcd)(semnal2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16LA1 0 60 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(semnal3))
      ((Outt)(semnal2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 61 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(semnal3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal semnal1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnal2 ~std_logic_vector{3~downto~0}~1344 0 54 (_architecture (_uni ))))
    (_signal (_internal semnal3 ~std_logic_vector{3~downto~0}~1344 0 55 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((anod)(semnal3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 9126          1653675442238 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653675442238 2022.05.27 21:17:22)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 49 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1310 0 26 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1312 0 27 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1316 0 29 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1318 0 30 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1320 0 31 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1322 0 32 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1324 0 33 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1326 0 34 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1328 0 35 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1330 0 36 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 38 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 39 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 40 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 58 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(semnal1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIF 0 59 (_component decoderbcd7 )
    (_port
      ((bcd)(semnal2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16LA1 0 60 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(semnal3))
      ((Outt)(semnal2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 61 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(semnal3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal semnal1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnal2 ~std_logic_vector{3~downto~0}~1344 0 54 (_architecture (_uni ))))
    (_signal (_internal semnal3 ~std_logic_vector{3~downto~0}~1344 0 55 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((anod)(semnal3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1861          1653675927447 arh1
(_unit VHDL (num_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653675927447 2022.05.27 21:25:27)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675914924)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 15 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 16 (_process 0 (_string \"0000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1861          1653676082413 arh1
(_unit VHDL (num_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653676082413 2022.05.27 21:28:02)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675914924)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 15 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 16 (_process 0 (_string \"0000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653676513456 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653676513456 2022.05.27 21:35:13)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653676513342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal calcul ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2035          1653678023790 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653678023790 2022.05.27 22:00:23)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678017963)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1481          1653678586096 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653678586096 2022.05.27 22:09:46)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678424828)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1483          1653678648121 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653678648122 2022.05.27 22:10:48)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678424828)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal varclk ~extieee.std_logic_1164.std_logic 0 16 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1481          1653678724695 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653678724695 2022.05.27 22:12:04)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678424828)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 21132         1653680416443 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653680416443 2022.05.27 22:40:16)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Pr1 0 147 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(oke))
      ((Reset)(Reset))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Pr2 0 148 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 150 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 161 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 127 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1372 0 130 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1372 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_process
      (line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 1819          1653910474714 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653910474714 2022.05.30 14:34:34)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 19 (_process 1 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((y)(semnall)))(_target(2))(_sensitivity(3)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 5041          1653910475746 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 27 ))
  (_version v33)
  (_time 1653910475745 2022.05.30 14:34:35)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672608361)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1212 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1214 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1216 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1218 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1220 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1222 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1224 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1226 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1228 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 24 (_entity (_out ))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(17))(_sensitivity(11)(16)(15)(14)(13)(10)(12)(9)(8)(7)(5)(6)(1)(0)(3)(4)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1698          1653910475950 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653910475950 2022.05.30 14:34:35)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674870530)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1277          1653910476273 arh1
(_unit VHDL (divf 0 7 (arh1 0 12 ))
  (_version v33)
  (_time 1653910476273 2022.05.30 14:34:36)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 16 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 9126          1653910476541 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653910476540 2022.05.30 14:34:36)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 49 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1310 0 26 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1312 0 27 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1316 0 29 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1318 0 30 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1320 0 31 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1322 0 32 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1324 0 33 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1326 0 34 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1328 0 35 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1330 0 36 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 38 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 39 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 40 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 58 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(semnal1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIF 0 59 (_component decoderbcd7 )
    (_port
      ((bcd)(semnal2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16LA1 0 60 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(semnal3))
      ((Outt)(semnal2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 61 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(semnal3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal semnal1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnal2 ~std_logic_vector{3~downto~0}~1344 0 54 (_architecture (_uni ))))
    (_signal (_internal semnal3 ~std_logic_vector{3~downto~0}~1344 0 55 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((anod)(semnal3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2035          1653910476776 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653910476775 2022.05.30 14:34:36)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678017963)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1078          1653910476973 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653910476972 2022.05.30 14:34:36)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653910477124 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653910477124 2022.05.30 14:34:37)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672205448)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653910477434 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653910477434 2022.05.30 14:34:37)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653676513342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal calcul ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 907           1653910477616 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653910477616 2022.05.30 14:34:37)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1861          1653910477811 arh1
(_unit VHDL (num_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653910477810 2022.05.30 14:34:37)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675914924)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 15 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 16 (_process 0 (_string \"0000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1718          1653910477991 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653910477991 2022.05.30 14:34:37)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1481          1653910478348 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653910478348 2022.05.30 14:34:38)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678424828)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 3088          1653910478536 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653910478536 2022.05.30 14:34:38)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(2)(3)(0)(1))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 21132         1653910478765 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653910478765 2022.05.30 14:34:38)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Pr1 0 147 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(oke))
      ((Reset)(Reset))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Pr2 0 148 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 150 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 161 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 127 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1372 0 130 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1372 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_process
      (line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 21155         1653911598415 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653911598415 2022.05.30 14:53:18)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 147 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(oke))
      ((Reset)(Reset))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 148 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 150 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 161 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 127 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1372 0 130 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1372 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_process
      (line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 21155         1653912993403 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653912993403 2022.05.30 15:16:33)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 147 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 148 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 150 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 161 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 127 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1372 0 130 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1372 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_process
      (line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 3088          1653912996168 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653912996168 2022.05.30 15:16:36)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(0)(1)(2)(3))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653912996382 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653912996381 2022.05.30 15:16:36)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672205448)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 5041          1653912996587 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 27 ))
  (_version v33)
  (_time 1653912996587 2022.05.30 15:16:36)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672608361)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1212 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1214 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1216 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1218 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1220 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1222 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1224 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1226 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1228 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 24 (_entity (_out ))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(17))(_sensitivity(12)(10)(11)(13)(15)(16)(14)(3)(5)(2)(4)(1)(0)(8)(9)(7)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1078          1653912996823 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653912996823 2022.05.30 15:16:36)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 907           1653912996977 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653912996977 2022.05.30 15:16:36)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1718          1653912997238 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653912997238 2022.05.30 15:16:37)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1819          1653912997477 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653912997477 2022.05.30 15:16:37)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 19 (_process 1 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((y)(semnall)))(_target(2))(_sensitivity(3)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1277          1653912997667 arh1
(_unit VHDL (divf 0 7 (arh1 0 12 ))
  (_version v33)
  (_time 1653912997667 2022.05.30 15:16:37)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 16 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1698          1653912997845 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653912997845 2022.05.30 15:16:37)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674870530)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 9126          1653912998127 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653912998126 2022.05.30 15:16:38)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 49 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1310 0 26 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1312 0 27 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1316 0 29 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1318 0 30 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1320 0 31 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1322 0 32 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1324 0 33 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1326 0 34 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1328 0 35 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1330 0 36 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 38 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 39 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 40 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 58 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(semnal1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIF 0 59 (_component decoderbcd7 )
    (_port
      ((bcd)(semnal2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16LA1 0 60 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(semnal3))
      ((Outt)(semnal2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 61 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(semnal3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal semnal1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnal2 ~std_logic_vector{3~downto~0}~1344 0 54 (_architecture (_uni ))))
    (_signal (_internal semnal3 ~std_logic_vector{3~downto~0}~1344 0 55 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((anod)(semnal3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1861          1653912998417 arh1
(_unit VHDL (num_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653912998417 2022.05.30 15:16:38)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675914924)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 15 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 16 (_process 0 (_string \"0000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653912998662 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653912998662 2022.05.30 15:16:38)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653676513342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal calcul ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(4))(_sensitivity(2)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2035          1653912998862 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653912998862 2022.05.30 15:16:38)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678017963)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1481          1653912999028 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653912999027 2022.05.30 15:16:39)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678424828)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 21155         1653912999256 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653912999255 2022.05.30 15:16:39)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 147 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 148 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 150 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 161 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 127 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1372 0 130 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1372 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_process
      (line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 21155         1653913356251 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653913356251 2022.05.30 15:22:36)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 147 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 148 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 150 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 161 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 127 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1372 0 130 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1372 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_process
      (line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 21155         1653914082679 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653914082679 2022.05.30 15:34:42)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 124 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 147 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 148 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 150 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 161 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 127 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1372 0 128 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1372 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1372 0 130 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1372 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1372 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_process
      (line__146(_architecture 0 0 146 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 1922          1653914091176 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653914091177 2022.05.30 15:34:51)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653676513342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal calcul ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(0)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2091          1653916665072 arh1
(_unit VHDL (num_1 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653916665072 2022.05.30 16:17:45)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653916664818)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 16 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4)(5))(_sensitivity(2)(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 21416         1653916746212 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653916746213 2022.05.30 16:19:06)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 148 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 149 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 153 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 154 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 159 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 160 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 162 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 165 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 128 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 137 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__147(_architecture 0 0 147 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__155(_architecture 1 0 155 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__156(_architecture 2 0 156 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__161(_architecture 3 0 161 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 1718          1653917143568 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653917143568 2022.05.30 16:25:43)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 21416         1653917151520 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653917151520 2022.05.30 16:25:51)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (NUM_2
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 148 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 149 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(c))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 153 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 154 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 159 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 160 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr6 0 162 (_component NUM_2 )
    (_port
      ((clk)(clk2))
      ((out_num)(out_num))
      ((Reset)(Reset))
      ((sens)(SENS_up))
      ((clk_num2)(clk_num2))
      ((Y)(c))
      ((out_num2)(out_num2))
    )
    (_use (_entity . num_2)
    )
  )
  (_instantiation Pr7_U 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 165 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 128 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal c ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 137 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__147(_architecture 0 0 147 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__155(_architecture 1 0 155 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__156(_architecture 2 0 156 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__161(_architecture 3 0 161 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 2180          1653917351974 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653917351974 2022.05.30 16:29:11)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 17 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 18 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(4))(_sensitivity(1)(2)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2180          1653917412360 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653917412360 2022.05.30 16:30:12)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 17 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 18 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(4)(5))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 20585         1653917500808 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653917500809 2022.05.30 16:31:40)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 152 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 154 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 155 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 159 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 160 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 161 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr7_U 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 165 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 166 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__156(_architecture 1 0 156 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__157(_architecture 2 0 157 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__162(_architecture 3 0 162 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20585         1653917658786 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653917658787 2022.05.30 16:34:18)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 152 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 154 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 155 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 159 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 160 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 161 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr7_U 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 165 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 166 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__156(_architecture 1 0 156 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__157(_architecture 2 0 157 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__162(_architecture 3 0 162 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20585         1653917748652 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653917748652 2022.05.30 16:35:48)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 152 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 154 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 155 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 159 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 160 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 161 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr7_U 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 165 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 166 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__156(_architecture 1 0 156 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__157(_architecture 2 0 157 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__162(_architecture 3 0 162 (_assignment (_simple)(_target(9))(_sensitivity(26)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20585         1653917903422 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653917903422 2022.05.30 16:38:23)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 152 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 154 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 155 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 159 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 160 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 161 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr7_U 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 165 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 166 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__156(_architecture 1 0 156 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__157(_architecture 2 0 157 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__162(_architecture 3 0 162 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20585         1653917998706 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653917998706 2022.05.30 16:39:58)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653679297526)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_ud))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation timp 0 152 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Pr4 0 154 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Pr5 0 155 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation pv1v 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pv2v 0 159 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation pvmux 0 160 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation pvand 0 161 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Pr7_U 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr8_Z 0 165 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Pr9 0 166 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__156(_architecture 1 0 156 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__157(_architecture 2 0 157 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__162(_architecture 3 0 162 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20618         1653929827585 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653929827585 2022.05.30 19:57:07)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653929790364)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal G_P_DP ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((G_P_DP)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20634         1653930277465 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653930277465 2022.05.30 20:04:37)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_outp))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_outp ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20638         1653941435939 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653941435960 2022.05.30 23:10:35)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_U))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(OUT_MUX_Z))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(OUT_MUX_Z))
      ((r2)(OUT_MUX_U))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_Z ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal OUT_MUX_U ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20641         1653941516579 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653941516579 2022.05.30 23:11:56)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(out_num))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(out_num))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(out_num2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal out_num ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal out_num2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20617         1653941563226 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653941563226 2022.05.30 23:12:43)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(SENS_up))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(SENS_up))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal SENS_up ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(SENS_up)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20601         1653941590810 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653941590810 2022.05.30 23:13:10)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(IE_UD_OUT))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(IE_UD_OUT))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal IE_UD_OUT ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20610         1653941653335 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653941653335 2022.05.30 23:14:13)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(viteza_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(viteza_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal viteza_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20595         1653941681406 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653941681406 2022.05.30 23:14:41)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal usi_close ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20494         1653941711409 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653941711409 2022.05.30 23:15:11)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c1))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(c3))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(c1))
      ((b)(c3))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal c1 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal c3 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20569         1653942069121 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653942069121 2022.05.30 23:21:09)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 150 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 151 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 152 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 153 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 154 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_sec 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(y1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_sec2 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(y3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 159 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 160 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 165 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal y1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_process
      (line__149(_architecture 0 0 149 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__155(_architecture 1 0 155 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(18)))))
      (line__156(_architecture 2 0 156 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__161(_architecture 3 0 161 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20589         1653942149730 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653942149730 2022.05.30 23:22:29)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 150 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 151 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 152 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 153 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 154 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_vit 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_vit2 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 159 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 160 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 165 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal okprim ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_process
      (line__149(_architecture 0 0 149 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__155(_architecture 1 0 155 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(18)))))
      (line__156(_architecture 2 0 156 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__161(_architecture 3 0 161 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20491         1653942157787 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653942157788 2022.05.30 23:22:37)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 150 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 151 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 152 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 153 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 154 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_vit 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_vit2 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 159 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 160 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 165 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_process
      (line__149(_architecture 0 0 149 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__155(_architecture 1 0 155 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(18)))))
      (line__156(_architecture 2 0 156 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__161(_architecture 3 0 161 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20491         1653942176859 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653942176859 2022.05.30 23:22:56)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(ies))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(ies))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_vit 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_vit2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ies ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 132 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ((i 2))))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(18)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(17)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20530         1653942839716 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653942839717 2022.05.30 23:33:59)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_vit 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_vit2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 137 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 138 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20530         1653942892402 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653942892402 2022.05.30 23:34:52)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_vit 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_vit2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20536         1653943221106 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653943221106 2022.05.30 23:40:21)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20546         1653943509090 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653943509090 2022.05.30 23:45:09)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20559         1653943553614 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653943553614 2022.05.30 23:45:53)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 163 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 164 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20559         1653943674944 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653943674944 2022.05.30 23:47:54)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 166 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20559         1653943678098 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653943678098 2022.05.30 23:47:58)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 166 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20559         1653944052216 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653944052241 2022.05.30 23:54:12)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 156 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 157 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 158 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 159 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 162 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 164 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 166 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__154(_architecture 1 0 154 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__155(_architecture 2 0 155 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__160(_architecture 3 0 160 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 3088          1653981117994 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653981117994 2022.05.31 10:11:57)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(3)(2)(1)(0))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653981118765 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653981118765 2022.05.31 10:11:58)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672205448)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 5041          1653981118947 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 27 ))
  (_version v33)
  (_time 1653981118947 2022.05.31 10:11:58)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672608361)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1212 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1214 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1216 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1218 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1220 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1222 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1224 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1226 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1228 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 24 (_entity (_out ))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(17))(_sensitivity(4)(5)(2)(3)(15)(13)(16)(14)(10)(12)(11)(9)(8)(6)(7)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1078          1653981119132 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653981119131 2022.05.31 10:11:59)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 907           1653981119287 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653981119287 2022.05.31 10:11:59)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1718          1653981119612 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653981119612 2022.05.31 10:11:59)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1819          1653981119964 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653981119964 2022.05.31 10:11:59)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 19 (_process 1 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((y)(semnall)))(_target(2))(_sensitivity(3)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1277          1653981120186 arh1
(_unit VHDL (divf 0 7 (arh1 0 12 ))
  (_version v33)
  (_time 1653981120186 2022.05.31 10:12:00)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 16 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1698          1653981120476 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653981120475 2022.05.31 10:12:00)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674870530)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 9126          1653981120702 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653981120701 2022.05.31 10:12:00)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 49 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1310 0 26 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1312 0 27 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1316 0 29 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1318 0 30 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1320 0 31 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1322 0 32 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1324 0 33 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1326 0 34 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1328 0 35 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1330 0 36 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 38 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 39 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 40 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 58 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(semnal1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIF 0 59 (_component decoderbcd7 )
    (_port
      ((bcd)(semnal2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16LA1 0 60 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(semnal3))
      ((Outt)(semnal2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 61 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(semnal3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal semnal1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnal2 ~std_logic_vector{3~downto~0}~1344 0 54 (_architecture (_uni ))))
    (_signal (_internal semnal3 ~std_logic_vector{3~downto~0}~1344 0 55 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((anod)(semnal3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2180          1653981120941 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653981120941 2022.05.31 10:12:00)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 17 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 18 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653981121120 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653981121120 2022.05.31 10:12:01)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653676513342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal calcul ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(0)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2035          1653981121381 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653981121380 2022.05.31 10:12:01)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678017963)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1481          1653981121531 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653981121531 2022.05.31 10:12:01)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678424828)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 20559         1653981121699 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653981121699 2022.05.31 10:12:01)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1358 0 99 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1360 0 100 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1362 0 103 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1364 0 104 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1370 0 123 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1372 0 124 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1366 0 113 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 116 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1368 0 117 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1314 0 69 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1316 0 70 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1318 0 71 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1320 0 72 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1322 0 73 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1324 0 74 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1326 0 75 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1330 0 77 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1332 0 78 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1338 0 81 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1340 0 82 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1342 0 83 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1348 0 86 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1350 0 92 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1352 0 93 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1354 0 94 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1356 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 149 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 150 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 151 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 152 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 153 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 158 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 159 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 160 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 161 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((Y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(Y))
      )
    )
  )
  (_instantiation Mux 0 166 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 168 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 170 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1374 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1374 0 129 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1374 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1374 0 139 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1374 0 140 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1374 0 141 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1374 0 142 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1374 0 145 (_architecture (_uni ))))
    (_process
      (line__148(_architecture 0 0 148 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__155(_architecture 1 0 155 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__156(_architecture 2 0 156 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__163(_architecture 3 0 163 (_assignment (_simple)(_target(9))(_sensitivity(5)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 3088          1653981143236 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653981143237 2022.05.31 10:12:23)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(0)(3)(2)(1)(4))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653981154347 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653981154347 2022.05.31 10:12:34)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672205448)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 5041          1653981166862 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 27 ))
  (_version v33)
  (_time 1653981166862 2022.05.31 10:12:46)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672608361)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1212 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1214 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1216 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1218 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1220 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1222 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1224 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1226 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1228 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 24 (_entity (_out ))))
    (_process
      (line__30(_architecture 0 0 30 (_process (_simple)(_target(17))(_sensitivity(10)(8)(9)(7)(5)(6)(1)(0)(4)(3)(2)(14)(15)(16)(11)(13)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1078          1653981176852 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653981176852 2022.05.31 10:12:56)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 907           1653981182842 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653981182842 2022.05.31 10:13:02)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1718          1653981269407 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653981269407 2022.05.31 10:14:29)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 20 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1847          1653981309630 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653981309630 2022.05.31 10:15:09)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 19 (_process 1 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((y)(semnall_registru_inel)))(_target(2))(_sensitivity(3)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1847          1653981326041 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653981326041 2022.05.31 10:15:26)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 19 (_process 1 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_alias((y)(semnall_registru_inel)))(_target(2))(_sensitivity(3)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1277          1653981350611 arh1
(_unit VHDL (divf 0 7 (arh1 0 12 ))
  (_version v33)
  (_time 1653981350611 2022.05.31 10:15:50)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 16 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1277          1653981355979 arh1
(_unit VHDL (divf 0 7 (arh1 0 12 ))
  (_version v33)
  (_time 1653981355979 2022.05.31 10:15:55)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 16 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 9081          1653981485090 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653981485090 2022.05.31 10:18:05)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 49 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1310 0 26 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1312 0 27 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1316 0 29 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1318 0 30 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1320 0 31 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1322 0 32 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1324 0 33 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1326 0 34 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1328 0 35 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1330 0 36 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 38 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 39 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 40 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 58 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIF 0 59 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16LA1 0 60 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 61 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 54 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 55 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 9093          1653981507142 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653981507141 2022.05.31 10:18:27)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 49 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 25 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1310 0 26 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1312 0 27 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1314 0 28 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1316 0 29 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1318 0 30 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1320 0 31 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1322 0 32 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1324 0 33 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1326 0 34 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1328 0 35 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1330 0 36 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1332 0 37 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 38 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 39 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 40 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 58 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 59 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 60 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 61 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 54 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 55 (_architecture (_uni ))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2180          1653981551790 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653981551790 2022.05.31 10:19:11)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 17 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 18 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(6)(5))(_sensitivity(0)(1)(2))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653981576009 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653981576009 2022.05.31 10:19:36)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653676513342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal calcul ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(3)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2035          1653981633880 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653981633880 2022.05.31 10:20:33)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678017963)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(2)(0)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1481          1653981670683 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653981670683 2022.05.31 10:21:10)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653981664434)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1491          1653981730912 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653981730912 2022.05.31 10:22:10)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653981725645)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1491          1653981745823 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653981745823 2022.05.31 10:22:25)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653981725645)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1491          1653981773475 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653981773475 2022.05.31 10:22:53)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653981725645)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 20251         1653981881056 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653981881056 2022.05.31 10:24:41)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ie_ud ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 126 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 127 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 116 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 120 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1318 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1322 0 82 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1324 0 83 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1326 0 84 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1328 0 85 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1330 0 86 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1332 0 87 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 88 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1336 0 89 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1338 0 90 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1340 0 91 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1342 0 92 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1344 0 93 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1346 0 94 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 95 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 97 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 103 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 104 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 105 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 106 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 153 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 154 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((ie_ud)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
  )
  (_instantiation Timp_usa_deschisa 0 155 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 156 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 157 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 162 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 163 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 164 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 165 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 170 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 172 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 174 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 138 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 143 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 145 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 146 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 149 (_architecture (_uni ))))
    (_process
      (line__152(_architecture 0 0 152 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__167(_architecture 3 0 167 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20317         1653981908834 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653981908834 2022.05.31 10:25:08)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 126 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 127 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 116 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 120 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1318 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1322 0 82 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1324 0 83 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1326 0 84 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1328 0 85 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1330 0 86 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1332 0 87 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 88 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1336 0 89 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1338 0 90 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1340 0 91 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1342 0 92 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1344 0 93 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1346 0 94 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 95 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 97 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 103 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 104 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 105 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 106 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 153 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 154 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 155 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 156 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 157 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 162 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 163 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 164 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 165 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 170 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 172 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 174 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 138 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 143 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 145 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 146 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 149 (_architecture (_uni ))))
    (_process
      (line__152(_architecture 0 0 152 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__159(_architecture 1 0 159 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__167(_architecture 3 0 167 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 20317         1653982413557 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653982413557 2022.05.31 10:33:33)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 124 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 126 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 127 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 116 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 119 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 120 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1318 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1322 0 82 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1324 0 83 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1326 0 84 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1328 0 85 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1330 0 86 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1332 0 87 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 88 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1336 0 89 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1338 0 90 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1340 0 91 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1342 0 92 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1344 0 93 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1346 0 94 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 95 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 96 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 97 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 103 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 104 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 105 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 106 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 153 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 154 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 155 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 156 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 158 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 163 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 164 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 165 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 166 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 171 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 173 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 175 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 133 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 138 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 143 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 145 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 146 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 149 (_architecture (_uni ))))
    (_process
      (line__152(_architecture 0 0 152 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__160(_architecture 1 0 160 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__161(_architecture 2 0 161 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__168(_architecture 3 0 168 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 5041          1653988765454 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653988765454 2022.05.31 12:19:25)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672608361)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1212 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1214 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1216 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1218 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1220 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1222 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1224 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1226 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1228 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 24 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(17))(_sensitivity(2)(0)(1)(9)(8)(6)(7)(5)(4)(3)(12)(10)(11)(13)(14)(16)(15)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 5041          1653988773175 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653988773175 2022.05.31 12:19:33)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672608361)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~124 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~126 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1210 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1212 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1214 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1216 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1218 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1220 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1222 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1224 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1226 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1228 0 21 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 22 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 23 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 24 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(17))(_sensitivity(2)(0)(1)(8)(7)(6)(9)(5)(3)(4)(13)(14)(15)(16)(11)(12)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 3073          1653988807731 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653988807731 2022.05.31 12:20:07)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653988807683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(17))(_sensitivity(16)(0)(2)(8)(5)(9)(13)(14)(1)(3)(7)(10)(6)(11)(12)(15)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 7136          1653989361419 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653989361418 2022.05.31 12:29:21)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 34 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 35 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 23 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 24 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 25 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~std_logic_vector{3~downto~0}~1340 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 43 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 44 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 45 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 46 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 39 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 7136          1653989404112 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653989404111 2022.05.31 12:30:04)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 44 (_component divf )
    (_port
      ((clk)(clk))
      ((Y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 45 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 46 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 47 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((Y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 7136          1653989733251 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653989733251 2022.05.31 12:35:33)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((Y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 46 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((Y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1698          1653989815978 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653989815978 2022.05.31 12:36:55)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674870530)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1277          1653989855785 arh1
(_unit VHDL (divf 0 7 (arh1 0 11 ))
  (_version v33)
  (_time 1653989855785 2022.05.31 12:37:35)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 15 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 3088          1653990470378 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653990470379 2022.05.31 12:47:50)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(2)(3)(0)(1))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1721          1653992500153 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653992500152 2022.05.31 13:21:40)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 18 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1721          1653992543301 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653992543301 2022.05.31 13:22:23)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 18 (_process 0 )))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1847          1653992561229 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653992561230 2022.05.31 13:22:41)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 18 (_process 1 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((y)(semnall_registru_inel)))(_target(2))(_sensitivity(3)))))
      (line__16(_architecture 1 0 16 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 18342         1653992561503 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653992561503 2022.05.31 13:22:41)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 138 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 139 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 140 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 141 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 142 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 145 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 147 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 148 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 150 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 152 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 154 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 134 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__143(_architecture 1 0 143 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__144(_architecture 2 0 144 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__149(_architecture 3 0 149 (_assignment (_simple)(_target(9))(_sensitivity(5)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 1721          1653992736134 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653992736134 2022.05.31 13:25:36)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1721          1653992750038 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653992750038 2022.05.31 13:25:50)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1847          1653993110800 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653993110800 2022.05.31 13:31:50)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 18 (_process 1 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((y)(semnall_registru_inel)))(_target(2))(_sensitivity(3)))))
      (line__16(_architecture 1 0 16 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1231          1653993175280 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653993175280 2022.05.31 13:32:55)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653993169089)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal a ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1721          1653993188262 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653993188262 2022.05.31 13:33:08)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653993296075 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653993296074 2022.05.31 13:34:56)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653993296027)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 18342         1653993302479 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653993302479 2022.05.31 13:35:02)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 138 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 139 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 140 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 141 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 142 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 145 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 147 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 148 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 150 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 152 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 154 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 134 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__143(_architecture 1 0 143 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__144(_architecture 2 0 144 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__149(_architecture 3 0 149 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 1847          1653993416847 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653993416847 2022.05.31 13:36:56)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 18 (_process 1 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((y)(semnall_registru_inel)))(_target(2))(_sensitivity(3)))))
      (line__16(_architecture 1 0 16 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 3088          1653993502035 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653993502036 2022.05.31 13:38:22)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(1)(2)(3)(0))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653993502207 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653993502206 2022.05.31 13:38:22)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653993296027)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 3073          1653993502383 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653993502383 2022.05.31 13:38:22)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653988807683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(17))(_sensitivity(12)(13)(14)(15)(10)(7)(8)(9)(11)(5)(1)(2)(0)(3)(4)(6)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1078          1653993502637 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653993502637 2022.05.31 13:38:22)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 907           1653993502807 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653993502806 2022.05.31 13:38:22)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1721          1653993503018 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653993503018 2022.05.31 13:38:23)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1847          1653993503197 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653993503197 2022.05.31 13:38:23)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674339600)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 18 (_process 1 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((y)(semnall_registru_inel)))(_target(2))(_sensitivity(3)))))
      (line__16(_architecture 1 0 16 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1277          1653993503360 arh1
(_unit VHDL (divf 0 7 (arh1 0 11 ))
  (_version v33)
  (_time 1653993503360 2022.05.31 13:38:23)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 15 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1698          1653993503525 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653993503525 2022.05.31 13:38:23)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674870530)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal bcd ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 7136          1653993503696 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653993503696 2022.05.31 13:38:23)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 44 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((Y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((Y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2180          1653993504003 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653993504002 2022.05.31 13:38:24)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 17 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 18 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6))(_sensitivity(1)(2)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653993504247 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653993504247 2022.05.31 13:38:24)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653676513342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal calcul ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2035          1653993504704 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653993504704 2022.05.31 13:38:24)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653678017963)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num2 ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(5))(_sensitivity(2)(0)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1491          1653993504904 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653993504904 2022.05.31 13:38:24)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653981725645)
    (_use )
  )
  (_object
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 )))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 18342         1653993505093 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653993505093 2022.05.31 13:38:25)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 138 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 139 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 140 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 141 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 142 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 145 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((clk_out)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((clk_out)(clk_out))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 147 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 148 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 150 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 152 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 154 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 134 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__143(_architecture 1 0 143 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__144(_architecture 2 0 144 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__149(_architecture 3 0 149 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 7136          1653993588351 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653993588351 2022.05.31 13:39:48)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((Y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 46 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((Y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2180          1653993866742 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653993866742 2022.05.31 13:44:26)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 18 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653993992236 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653993992236 2022.05.31 13:46:32)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653676513342)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CALCUL ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(4))(_sensitivity(0)(3)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 7136          1653994381790 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653994381790 2022.05.31 13:53:01)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653675330695)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((Y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 46 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(r2))
      ((a14)(r1))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((Y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 7132          1653994430179 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653994430179 2022.05.31 13:53:50)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994430115)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((Y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 46 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(b))
      ((a14)(a))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((Y)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1696          1653994473668 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653994473668 2022.05.31 13:54:33)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994473610)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1277          1653994527988 arh1
(_unit VHDL (divf 0 7 (arh1 0 11 ))
  (_version v33)
  (_time 1653994527988 2022.05.31 13:55:27)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 15 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 3088          1653994552057 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653994552057 2022.05.31 13:55:52)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(1)(3)(0)(2))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 3073          1653994608541 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653994608541 2022.05.31 13:56:48)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653988807683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(17))(_sensitivity(15)(16)(0)(5)(9)(2)(13)(1)(14)(8)(4)(6)(10)(12)(11)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653994702929 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653994702929 2022.05.31 13:58:22)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994702801)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CALCUL ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653994770903 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653994770903 2022.05.31 13:59:30)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994702801)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CALCUL ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653994808871 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653994808871 2022.05.31 14:00:08)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994702801)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CALCUL ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(4))(_sensitivity(0)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2180          1653994854044 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653994854044 2022.05.31 14:00:54)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 18 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(6))(_sensitivity(1)(2)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2031          1653995064664 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653995064664 2022.05.31 14:04:24)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995054937)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire_num ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal directie ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal k ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2038          1653995092756 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653995092756 2022.05.31 14:04:52)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995092584)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire_num_clasic ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal directie ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal k ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(3)(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2038          1653995125649 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653995125649 2022.05.31 14:05:25)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995092584)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire_num_clasic ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal directie ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal k ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 18305         1653995158971 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653995158971 2022.05.31 14:05:58)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal clk_num ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 138 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 139 (_component unitate_decizie )
    (_port
      ((sens)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((clk_num)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 140 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((outp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 141 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 142 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 145 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 147 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 148 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 150 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 152 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 154 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 134 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__143(_architecture 1 0 143 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__144(_architecture 2 0 144 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__149(_architecture 3 0 149 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 1857          1653995209991 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653995209991 2022.05.31 14:06:49)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995209895)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 18 (_process 1 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((iesire)(semnall_registru_inel)))(_target(2))(_sensitivity(3)))))
      (line__16(_architecture 1 0 16 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 2 -1
  )
)
I 000045 55 1729          1653995232675 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653995232674 2022.05.31 14:07:12)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995209895)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1729          1653995252578 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653995252579 2022.05.31 14:07:32)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995209895)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1078          1653995267734 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653995267734 2022.05.31 14:07:47)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 907           1653995270567 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653995270567 2022.05.31 14:07:50)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653995274764 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653995274764 2022.05.31 14:07:54)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653993296027)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1721          1653995284638 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653995284638 2022.05.31 14:08:04)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673594899)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal outp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1721          1653995311192 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653995311192 2022.05.31 14:08:31)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995311019)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1504          1653995544861 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653995544861 2022.05.31 14:12:24)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995508419)
    (_use )
  )
  (_object
    (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 ((i 2)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 18317         1653995588734 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653995588734 2022.05.31 14:13:08)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 138 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 139 (_component unitate_decizie )
    (_port
      ((directie_de_mers)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((y)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 140 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((timp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 141 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 142 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 145 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 147 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 148 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 150 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 152 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 154 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 134 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__143(_architecture 1 0 143 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__144(_architecture 2 0 144 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__149(_architecture 3 0 149 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 18317         1653997519893 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653997519894 2022.05.31 14:45:19)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 139 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 140 (_component unitate_decizie )
    (_port
      ((directie_de_mers)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((y)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 141 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((timp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 142 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 143 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 147 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 148 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 149 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 151 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 153 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 155 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((r1)(mux_zeci))
      ((r2)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 132 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 135 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__144(_architecture 1 0 144 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__145(_architecture 2 0 145 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__150(_architecture 3 0 150 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 3088          1653997544914 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653997544915 2022.05.31 14:45:44)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(0)(1)(2)(3)(4))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1084          1653997545068 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653997545068 2022.05.31 14:45:45)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653993296027)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 3073          1653997545221 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653997545221 2022.05.31 14:45:45)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653988807683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(17))(_sensitivity(12)(15)(14)(13)(2)(3)(0)(5)(6)(4)(1)(8)(7)(9)(11)(10)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1078          1653997545368 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997545367 2022.05.31 14:45:45)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 907           1653997545504 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997545503 2022.05.31 14:45:45)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1721          1653997545786 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997545786 2022.05.31 14:45:45)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995311019)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1729          1653997545959 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997545959 2022.05.31 14:45:45)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995209895)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1277          1653997546101 arh1
(_unit VHDL (divf 0 7 (arh1 0 11 ))
  (_version v33)
  (_time 1653997546101 2022.05.31 14:45:46)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 15 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1696          1653997546255 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997546255 2022.05.31 14:45:46)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994473610)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 7051          1653997546384 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653997546383 2022.05.31 14:45:46)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994430115)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((Y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 46 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(b))
      ((a14)(a))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((Y)(y3))
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2180          1653997546604 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653997546604 2022.05.31 14:45:46)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 18 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(6))(_sensitivity(1)(0)(2))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1922          1653997546806 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653997546806 2022.05.31 14:45:46)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994702801)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CALCUL ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(3)(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2038          1653997547075 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653997547075 2022.05.31 14:45:47)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995092584)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire_num_clasic ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal directie ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal k ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1504          1653997547245 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653997547244 2022.05.31 14:45:47)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995508419)
    (_use )
  )
  (_object
    (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 ((i 2)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 18350         1653997547411 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653997547411 2022.05.31 14:45:47)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal a ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 139 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 140 (_component unitate_decizie )
    (_port
      ((directie_de_mers)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((y)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 141 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((timp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 142 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 143 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 147 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 148 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 149 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 151 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 153 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 155 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((a)(mux_zeci))
      ((b)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 132 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 135 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__144(_architecture 1 0 144 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__145(_architecture 2 0 145 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__150(_architecture 3 0 150 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 18350         1653997560536 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653997560536 2022.05.31 14:46:00)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal a ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 139 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 140 (_component unitate_decizie )
    (_port
      ((directie_de_mers)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((y)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 141 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((timp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 142 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 143 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 147 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 148 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 149 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 151 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 153 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 155 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((a)(mux_zeci))
      ((b)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 132 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 135 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__144(_architecture 1 0 144 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__145(_architecture 2 0 145 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__150(_architecture 3 0 150 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 18350         1653997568856 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653997568856 2022.05.31 14:46:08)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal a ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 139 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 140 (_component unitate_decizie )
    (_port
      ((directie_de_mers)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((y)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 141 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((timp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 142 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 143 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 147 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 148 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 149 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 151 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 153 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 155 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((a)(mux_zeci))
      ((b)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 132 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 135 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__144(_architecture 1 0 144 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__145(_architecture 2 0 145 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__150(_architecture 3 0 150 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
I 000045 55 7051          1653997576951 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653997576951 2022.05.31 14:46:16)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994430115)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal bcd ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((Y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 46 (_component decoderbcd7 )
    (_port
      ((bcd)(y2))
      ((Outt)(catod))
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(b))
      ((a14)(a))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((Y)(y3))
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 7138          1653997610689 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653997610689 2022.05.31 14:46:50)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994430115)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 46 (_component decoderbcd7 )
    (_port
      ((a)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(b))
      ((a14)(a))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((iesire)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 3088          1653997614947 arh1
(_unit VHDL (mem_ram 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653997614947 2022.05.31 14:46:54)
  (_source (\./src/memorie_ram.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653671747001)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal dd ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_ram ~std_logic_vector{3~downto~0}~126 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal Memorie 0 17 (_array ~std_logic_vector{3~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal m Memorie 0 18 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(6(15))(6(14))(6(13))(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(5))(_sensitivity(4)(1)(2)(3)(0))(_read(6(12))(6(11))(6(10))(6(9))(6(8))(6(7))(6(6))(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 1084          1653997615095 arh1
(_unit VHDL (multiplexor2_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653997615095 2022.05.31 14:46:55)
  (_source (\./src/mux2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653993296027)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 3073          1653997615251 arh1
(_unit VHDL (multiplexor16_1 0 6 (arh1 0 12 ))
  (_version v33)
  (_time 1653997615251 2022.05.31 14:46:55)
  (_source (\./src/mux16_1.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653988807683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a0 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a1 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a2 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a3 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a4 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a5 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a6 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a7 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a8 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a9 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a10 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a11 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a12 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a13 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a14 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_port (_internal a15 ~std_logic_vector{3~downto~0}~1230 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sel ~std_logic_vector{3~downto~0}~1232 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Outt ~std_logic_vector{3~downto~0}~1234 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(17))(_sensitivity(15)(12)(13)(14)(7)(8)(9)(11)(10)(6)(1)(2)(3)(0)(4)(5)(16)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 1078          1653997615383 arh1
(_unit VHDL (poarta_si 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997615382 2022.05.31 14:46:55)
  (_source (\./src/poarta_and.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653672854839)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 907           1653997615509 arh1
(_unit VHDL (poarta_not 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997615508 2022.05.31 14:46:55)
  (_source (\./src/inversor.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653673022847)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 1721          1653997615773 arh1
(_unit VHDL (timer_usa 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997615773 2022.05.31 14:46:55)
  (_source (\./src/cronometru_usa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995311019)
    (_use )
  )
  (_object
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ((i 2))))))
    (_variable (_internal vokee ~extieee.std_logic_1164.std_logic 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal cont ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 1729          1653997615925 arh1
(_unit VHDL (registru 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997615925 2022.05.31 14:46:55)
  (_source (\./src/reg_inel_depl_circular.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995209895)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal semnall_registru_inel ~std_logic_vector{3~downto~0}~13 0 13 (_architecture (_uni ))))
    (_variable (_internal v ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_split (3)
  )
  (_static
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 1277          1653997616073 arh1
(_unit VHDL (divf 0 7 (arh1 0 11 ))
  (_version v33)
  (_time 1653997616072 2022.05.31 14:46:56)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653674634795)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal v ~std_logic_vector{25~downto~0}~13 0 15 (_process 0 (_string \"00000000000000000000000000"\))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 1696          1653997616247 arh1
(_unit VHDL (decoderbcd7 0 6 (arh1 0 11 ))
  (_version v33)
  (_time 1653997616247 2022.05.31 14:46:56)
  (_source (\./src/dcd_bcd_7_segments.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994473610)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outt ~std_logic_vector{6~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 2 3 2 2 )
    (2 3 2 2 3 2 2 )
    (3 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 7138          1653997616429 arh1
(_unit VHDL (afisor 0 6 (arh1 0 15 ))
  (_version v33)
  (_time 1653997616428 2022.05.31 14:46:56)
  (_source (\./src/afisor_placuta.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994430115)
    (_use )
  )
  (_component
    (divf
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (decoderbcd7
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1342 0 29 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{6~downto~0}~13 0 30 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1334 0 18 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1336 0 19 (_entity (_in ))))
        (_port (_internal Outt ~std_logic_vector{3~downto~0}~1338 0 20 (_entity (_out ))))
      )
    )
    (registru
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1340 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZOR_FRECVENTA 0 45 (_component divf )
    (_port
      ((clk)(clk))
      ((y)(y1))
    )
    (_use (_entity . divf)
    )
  )
  (_instantiation DECODIFICATOR_BCD 0 46 (_component decoderbcd7 )
    (_port
      ((a)(y2))
      ((Outt)(catod))
    )
    (_use (_entity . decoderbcd7)
    )
  )
  (_instantiation MUX16_LA_1 0 47 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"1111"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"1111"\))
      ((a12)(_string \"0000"\))
      ((a13)(b))
      ((a14)(a))
      ((a15)(_string \"0000"\))
      ((sel)(y3))
      ((Outt)(y2))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(Outt))
      )
    )
  )
  (_instantiation INEL_CIRCULAR_REGISTRU 0 48 (_component registru )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((iesire)(y3))
    )
    (_use (_entity . registru)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal a ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal b ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal y1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal y2 ~std_logic_vector{3~downto~0}~1344 0 40 (_architecture (_uni ))))
    (_signal (_internal y3 ~std_logic_vector{3~downto~0}~1344 0 41 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((anod)(y3)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 2180          1653997616654 arh1
(_unit VHDL (num_1 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653997616653 2022.05.31 14:46:56)
  (_source (\./src/numarator_clasic_etaj_sens.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653917334613)
    (_use )
  )
  (_object
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal et_atins ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal out_num ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_out ))))
    (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_variable (_internal vsens ~extieee.std_logic_1164.std_logic 0 18 (_process 0 ((i 3)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 (_string \"0000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5)(6))(_sensitivity(2)(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 1922          1653997616838 arh1
(_unit VHDL (num 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653997616838 2022.05.31 14:46:56)
  (_source (\./src/numarator_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653994702801)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal secunde ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal en ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal outt ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CALCUL ~std_logic_vector{3~downto~0}~13 0 19 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 2038          1653997617135 arh1
(_unit VHDL (num_2 0 6 (arh1 0 14 ))
  (_version v33)
  (_time 1653997617135 2022.05.31 14:46:57)
  (_source (\./src/numarator_2.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995092584)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire_num_clasic ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal directie ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal k ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal verif ~std_logic_vector{3~downto~0}~13 0 17 (_process 0 (_string \"0000"\))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 1504          1653997617368 arh1
(_unit VHDL (unitate_decizie 0 6 (arh1 0 13 ))
  (_version v33)
  (_time 1653997617367 2022.05.31 14:46:57)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653995508419)
    (_use )
  )
  (_object
    (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_variable (_internal cont ~extieee.std_logic_1164.std_logic 0 17 (_process 0 ((i 2)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
V 000045 55 18350         1653997617541 arh1
(_unit VHDL (lift 0 6 (arh1 0 19 ))
  (_version v33)
  (_time 1653997617541 2022.05.31 14:46:57)
  (_source (\./src/Main_lift.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1653930263167)
    (_use )
  )
  (_component
    (mem_ram
      (_object
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~136 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal dd ~std_logic_vector{3~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal out_ram ~std_logic_vector{3~downto~0}~1312 0 52 (_entity (_out ))))
      )
    )
    (unitate_decizie
      (_object
        (_port (_internal directie_de_mers ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal int_ext_sus_jos ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (timer_usa
      (_object
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal okee ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal timp ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
      )
    )
    (num_1
      (_object
        (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal et_atins ~std_logic_vector{3~downto~0}~1366 0 111 (_entity (_in ))))
        (_port (_internal out_num ~std_logic_vector{3~downto~0}~1368 0 112 (_entity (_out ))))
        (_port (_internal usi ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
      )
    )
    (poarta_not
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (NUM
      (_object
        (_port (_internal secunde ~std_logic_vector{3~downto~0}~1362 0 101 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal en ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal ies_clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_out ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1364 0 105 (_entity (_out ))))
      )
    )
    (multiplexor2_1
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal out_mux ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (poarta_si
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (multiplexor16_1
      (_object
        (_port (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a9 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a10 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a11 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a12 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a13 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a14 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal a15 ~std_logic_vector{3~downto~0}~1348 0 80 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{3~downto~0}~1350 0 81 (_entity (_in ))))
        (_port (_internal outt ~std_logic_vector{3~downto~0}~1352 0 82 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal a ~std_logic_vector{3~downto~0}~1354 0 88 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1356 0 89 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~1358 0 90 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{6~downto~0}~1360 0 91 (_entity (_out ))))
      )
    )
  )
  (_instantiation Stocare_cereri_etaj 0 139 (_component mem_ram )
    (_port
      ((a1)(cerere_lift))
      ((a2)(iesire_numarator))
      ((we)(Reset))
      ((Reset)(oke))
      ((dd)(ie_sj))
      ((out_ram)(iesire_ie_sj))
    )
    (_use (_entity . mem_ram)
    )
  )
  (_instantiation Verificare 0 140 (_component unitate_decizie )
    (_port
      ((directie_de_mers)(sus))
      ((int_ext_sus_jos)(iesire_ie_sj))
      ((y)(clk_num))
    )
    (_use (_entity . unitate_decizie)
    )
  )
  (_instantiation Timp_usa_deschisa 0 141 (_component timer_usa )
    (_port
      ((Reset)(Reset))
      ((clk)(clk))
      ((okee)(semnal_usa))
      ((timp)(usi_iesire))
    )
    (_use (_entity . timer_usa)
    )
  )
  (_instantiation Numarare 0 142 (_component num_1 )
    (_port
      ((senzori)(senzori))
      ((Reset)(Reset))
      ((clk)(clk))
      ((et_atins)(cerere_lift))
      ((out_num)(iesire_numarator))
      ((usi)(semnal_usa))
      ((sens)(sus))
    )
    (_use (_entity . num_1)
    )
  )
  (_instantiation Inversor 0 143 (_component poarta_not )
    (_port
      ((a)(clk_num1))
      ((b)(clk_num2))
    )
    (_use (_entity . poarta_not)
    )
  )
  (_instantiation Numarare_viteza 0 146 (_component NUM )
    (_port
      ((secunde)(_string \"0011"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux))
      ((outt)(iesire1))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Numarare_viteza2 0 147 (_component NUM )
    (_port
      ((secunde)(_string \"0111"\))
      ((Reset)(clk))
      ((clk)(clk_num2))
      ((en)(Reset))
      ((ies_clk)(intrare_in_mux2))
      ((outt)(iesire3))
    )
    (_use (_entity . num)
      (_port
        ((secunde)(secunde))
        ((reset)(Reset))
        ((clk)(clk))
        ((en)(en))
        ((ies_clk)(ies_clk))
        ((outt)(outt))
      )
    )
  )
  (_instantiation Viteza_selectata 0 148 (_component multiplexor2_1 )
    (_port
      ((a)(intrare_in_mux))
      ((b)(intrare_in_mux2))
      ((sel)(viteza_intrare))
      ((out_mux)(v_selectata))
    )
    (_use (_entity . multiplexor2_1)
    )
  )
  (_instantiation Si 0 149 (_component poarta_si )
    (_port
      ((a)(clk))
      ((b)(v_selectata))
      ((c)((i 3)))
      ((y)(clk2))
    )
    (_use (_entity . poarta_si)
      (_port
        ((a)(a))
        ((b)(b))
        ((c)(c))
        ((y)(y))
      )
    )
  )
  (_instantiation Mux 0 151 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0001"\))
      ((a2)(_string \"0010"\))
      ((a3)(_string \"0011"\))
      ((a4)(_string \"0100"\))
      ((a5)(_string \"0101"\))
      ((a6)(_string \"0110"\))
      ((a7)(_string \"0111"\))
      ((a8)(_string \"1000"\))
      ((a9)(_string \"1001"\))
      ((a10)(_string \"0000"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0010"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_unitati))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Mux2 0 153 (_component multiplexor16_1 )
    (_port
      ((a0)(_string \"0000"\))
      ((a1)(_string \"0000"\))
      ((a2)(_string \"0000"\))
      ((a3)(_string \"0000"\))
      ((a4)(_string \"0000"\))
      ((a5)(_string \"0000"\))
      ((a6)(_string \"0000"\))
      ((a7)(_string \"0000"\))
      ((a8)(_string \"0000"\))
      ((a9)(_string \"0000"\))
      ((a10)(_string \"0001"\))
      ((a11)(_string \"0001"\))
      ((a12)(_string \"0001"\))
      ((a13)(_string \"1111"\))
      ((a14)(_string \"1111"\))
      ((a15)(_string \"1111"\))
      ((sel)(ies2))
      ((outt)(mux_zeci))
    )
    (_use (_entity . multiplexor16_1)
      (_port
        ((a0)(a0))
        ((a1)(a1))
        ((a2)(a2))
        ((a3)(a3))
        ((a4)(a4))
        ((a5)(a5))
        ((a6)(a6))
        ((a7)(a7))
        ((a8)(a8))
        ((a9)(a9))
        ((a10)(a10))
        ((a11)(a11))
        ((a12)(a12))
        ((a13)(a13))
        ((a14)(a14))
        ((a15)(a15))
        ((sel)(sel))
        ((Outt)(outt))
      )
    )
  )
  (_instantiation Afisor_placuta 0 155 (_component afisor )
    (_port
      ((clk)(clk))
      ((Reset)(Reset))
      ((a)(mux_zeci))
      ((b)(mux_unitati))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal cerere_lift ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ie_sj ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal oke ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal senzori ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal viteza_intrare ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~124 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 15 (_entity (_out ))))
    (_port (_internal usi_deschise ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal sens ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal senzori_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal viteza_iesire ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal iesire_ie_sj ~std_logic_vector{3~downto~0}~1370 0 118 (_architecture (_uni ))))
    (_signal (_internal sus ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal clk_num ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal semnal_usa ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal usi_iesire ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ((i 2))))))
    (_signal (_internal iesire_numarator ~std_logic_vector{3~downto~0}~1370 0 123 (_architecture (_uni ))))
    (_signal (_internal clk_num1 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal clk_num2 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal intrare_in_mux2 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal iesire1 ~std_logic_vector{3~downto~0}~1370 0 129 (_architecture (_uni ))))
    (_signal (_internal iesire3 ~std_logic_vector{3~downto~0}~1370 0 130 (_architecture (_uni ))))
    (_signal (_internal mux_zeci ~std_logic_vector{3~downto~0}~1370 0 131 (_architecture (_uni ))))
    (_signal (_internal mux_unitati ~std_logic_vector{3~downto~0}~1370 0 132 (_architecture (_uni ))))
    (_signal (_internal clk2 ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal v_selectata ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal ies2 ~std_logic_vector{3~downto~0}~1370 0 135 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_alias((viteza_iesire)(viteza_intrare)))(_target(12))(_sensitivity(6)))))
      (line__144(_architecture 1 0 144 (_assignment (_simple)(_alias((sens)(sus)))(_target(10))(_sensitivity(14)))))
      (line__145(_architecture 2 0 145 (_assignment (_simple)(_alias((senzori_iesire)(senzori)))(_target(11))(_sensitivity(5)))))
      (line__150(_architecture 3 0 150 (_assignment (_simple)(_target(9))(_sensitivity(16)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 4 -1
  )
)
