
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.32-s091_1, built Tue Jul 30 17:21:26 PDT 2024
Options:	-files ../scripts/innovus_legacy_script.tcl 
Date:		Mon Apr  7 17:28:13 2025
Host:		cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12400 18432KB)
OS:		Rocky Linux 8.10 (Green Obsidian)

License:
		[17:28:13.297905] Configured Lic search path (23.02-s005): 5280@pgmicro01.ufrgs.br

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "../scripts/innovus_legacy_script.tcl" ...
source ../scripts/innovus_legacy_script.tcl
<CMD> set init_pwr_net VPWR
<CMD> set init_gnd_net VGND
<CMD> set init_mmmc_file ../genus/to_innovus/cmn/carry_skip4_32bits.mmmc.tcl
<CMD> set init_lef_file {   ../../sky130_workspace/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef   ../../sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef 
}
<CMD> set init_verilog ../genus/to_innovus/cmn/carry_skip4_32bits.v.gz
<CMD> init_design
#% Begin Load MMMC data ... (date=04/07 17:28:25, mem=1880.3M)
#% End Load MMMC data ... (date=04/07 17:28:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1880.3M, current mem=1879.9M)
default_emulate_rc_corner

Loading LEF file ../../sky130_workspace/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef ...

Loading LEF file ../../sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file ../../sky130_workspace/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probec_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'X' in macro 'sky130_fd_sc_hd__probe_p_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__macro_sparecell' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../genus/to_innovus/cmn/carry_skip4_32bits.mmmc.tcl
Reading default_emulate_libset_max timing library '/tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /tools/pdk/skywater/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib)
Read 428 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=43.5M, fe_cpu=0.21min, fe_real=0.20min, fe_mem=1843.9M) ***
#% Begin Load netlist data ... (date=04/07 17:28:25, mem=1900.6M)
*** Begin netlist parsing (mem=1843.9M) ***
Created 428 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../genus/to_innovus/cmn/carry_skip4_32bits.v.gz'

*** Memory Usage v#1 (Current mem = 1843.883M, initial mem = 836.504M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1843.9M) ***
#% End Load netlist data ... (date=04/07 17:28:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1911.5M, current mem=1911.5M)
Top level cell is carry_skip4_32bits.
Hooked 428 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell carry_skip4_32bits ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 478 modules.
** info: there are 379 stdCell insts.
** info: there are 379 stdCell insts with at least one signal pin.

*** Memory Usage v#1 (Current mem = 1906.297M, initial mem = 836.504M) ***
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Extraction setup Started for TopCell carry_skip4_32bits 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 12.8 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.125 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.047 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0285 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../genus/to_innovus/cmn/carry_skip4_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz' ...
Current (total cpu=0:00:13.3, real=0:00:13.0, peak res=2325.8M, current mem=2325.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/to_innovus/cmn/carry_skip4_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/to_innovus/cmn/carry_skip4_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz, Line 10).

carry_skip4_32bits
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_input_transition                              | 65             | 0              
set_max_delay                                     | 1              | 0              
set_clock_gating_check                            | 1              | 0              
get_ports                                         | 196            | 0              
current_design                                    | 1              | 0              
set_load                                          | 33             | 0              
set_units                                         | 2              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file ../genus/to_innovus/cmn/carry_skip4_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.9M, current mem=2358.9M)
Current (total cpu=0:00:13.3, real=0:00:13.0, peak res=2358.9M, current mem=2358.9M)
Reading latency file '../genus/to_innovus/cmn/carry_skip4_32bits.mmmc/views/default_emulate_view/latency.sdc.gz' ...
Total number of combinational cells: 319
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 10
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-201            5  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         12  No function defined for cell '%s'. The c...
*** Message Summary: 32 warning(s), 0 error(s)

<CMD> setLayerPreference node_cell -isVisible 1
<CMD> fit
<CMD> dumpToGIF images/visible/1_init_design.gif
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> dumpToGIF images/notvisible/1_init_design.gif
<CMD> globalNetConnect VPWR -type pgpin -pin VPWR
<CMD> globalNetConnect VGND -type pgpin -pin VGND
<CMD> floorPlan -adjustToSite -su 1.0 0.7 10 10 10 10
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.12
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.2
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.12
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.2
Adjusting core size to PlacementGrid : width :58.88 height : 57.12
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
<CMD> addRing -nets {VPWR VGND} -layer {top met5 bottom met5 left met4 right met4} -width 1.8 -spacing 1.8
#% Begin addRing (date=04/07 17:28:26, mem=2368.2M)


viaInitial starts at Mon Apr  7 17:28:26 2025
viaInitial ends at Mon Apr  7 17:28:26 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2337.5M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met4  |        4       |       NA       |
|  via4  |        8       |        0       |
|  met5  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/07 17:28:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2371.6M, current mem=2371.6M)
<CMD> addRing -nets {VPWR VGND} -type block_rings -around each_block -layer {top met5 bottom met5 left met4 right met4} -width 1.8 -spacing 1.8
#% Begin addRing (date=04/07 17:28:26, mem=2371.6M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2337.5M)
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
Ring generation is complete.
#% End addRing (date=04/07 17:28:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2371.6M, current mem=2371.6M)
<CMD> sroute
#% Begin sroute (date=04/07 17:28:26, mem=2371.6M)
*** Begin SPECIAL ROUTE on Mon Apr  7 17:28:26 2025 ***
SPECIAL ROUTE ran on directory: /home/gme/guilherme.manske/TCC_inovame/innovus
SPECIAL ROUTE ran on machine: cadmicro-inf-el8-623207 (Linux 4.18.0-553.27.1.el8_10.x86_64 x86_64 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 73.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 0 overlap layer
Read in 437 macros, 28 used
Read in 27 components
  27 core components: 27 unplaced, 0 placed, 0 fixed
Read in 98 logical pins
Read in 98 nets
Read in 2 special nets, 2 routed
Read in 54 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VPWR net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VPWR net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VPWR. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VGND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VGND net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VGND. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VPWR FollowPin 0 seconds
CPU time for VGND FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 44
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 22
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 110.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 66 wires.
ViaGen created 132 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met1  |       66       |       NA       |
|   via  |       44       |        0       |
|  via2  |       44       |        0       |
|  via3  |       44       |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/07 17:28:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=2410.0M, current mem=2403.5M)
<CMD> setDesignMode -topRoutingLayer 5
<CMD> setDesignMode -bottomRoutingLayer 2
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> fit
<CMD> dumpToGIF images/visible/2_floorplan.gif
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> dumpToGIF images/notvisible/2_floorplan.gif
<CMD> place_design
*** placeDesign #1 [begin] () : totSession cpu/real = 0:00:13.7/0:00:13.1 (1.0), mem = 2376.0M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 123 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#11 (mem=2381.8M)" ...
Estimated loop count for BSM: 19860
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=2381.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=2382.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 222 (69.2%) nets
3		: 26 (8.1%) nets
4     -	14	: 73 (22.7%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=256 (0 fixed + 256 movable) #buf cell=0 #inv cell=15 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=321 #term=878 #term/net=2.74, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=98
stdCell: 256 single + 0 double + 0 multi
Total standard cell length = 0.6794 (mm), area = 0.0018 (mm^2)
Estimated cell power/ground rail width = 0.552 um
Average module density = 0.549.
Density for the design = 0.549.
       = stdcell_area 1477 sites (1848 um^2) / alloc_area 2688 sites (3363 um^2).
Pin Density = 0.3266.
            = total # of pins 878 / total area 2688.
=== lastAutoLevel = 6 
[spp] 0
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2608.3M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2608.3M
Iteration  3: Total net bbox = 7.496e+00 (4.09e+00 3.41e+00)
              Est.  stn bbox = 7.646e+00 (4.17e+00 3.47e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2625.8M
Active setup views:
    default_emulate_view
Iteration  4: Total net bbox = 2.815e+02 (1.82e+02 9.96e+01)
              Est.  stn bbox = 2.877e+02 (1.86e+02 1.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2625.8M
Iteration  5: Total net bbox = 1.022e+03 (5.28e+02 4.95e+02)
              Est.  stn bbox = 1.039e+03 (5.36e+02 5.03e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2625.8M
Iteration  6: Total net bbox = 1.482e+03 (7.17e+02 7.65e+02)
              Est.  stn bbox = 1.514e+03 (7.32e+02 7.83e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2642.8M
Iteration  7: Total net bbox = 1.937e+03 (9.47e+02 9.90e+02)
              Est.  stn bbox = 1.974e+03 (9.65e+02 1.01e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2643.8M
Iteration  8: Total net bbox = 1.639e+03 (8.05e+02 8.34e+02)
              Est.  stn bbox = 1.670e+03 (8.19e+02 8.51e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2659.8M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.54 MB )
Iteration  9: Total net bbox = 9.584e+03 (4.90e+03 4.69e+03)
              Est.  stn bbox = 1.014e+04 (5.18e+03 4.96e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2629.2M
Iteration 10: Total net bbox = 9.584e+03 (4.90e+03 4.69e+03)
              Est.  stn bbox = 1.014e+04 (5.18e+03 4.96e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2629.2M
*** cost = 9.584e+03 (4.90e+03 4.69e+03) (cpu for global=0:00:00.3) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
Core Placement runtime cpu: 0:00:00.3 real: 0:00:01.0
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:00:15.1 mem=2629.2M) ***
Total net bbox length = 9.584e+03 (4.895e+03 4.689e+03) (ext = 7.740e+03)
Move report: Detail placement moves 256 insts, mean move: 0.27 um, max move: 4.12 um 
	Max move on inst (skip_loop[1].CSKIP2/FA2/g123__2802): (36.78, 64.60) --> (38.18, 61.88)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2597.2MB
Summary Report:
Instances move: 256 (out of 256 movable)
Instances flipped: 0
Mean displacement: 0.27 um
Max displacement: 4.12 um (Instance: skip_loop[1].CSKIP2/FA2/g123__2802) (36.78, 64.6) -> (38.18, 61.88)
	Length: 7 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__xor2_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 9.602e+03 (4.893e+03 4.709e+03) (ext = 7.736e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2597.2MB
*** Finished refinePlace (0:00:15.1 mem=2597.2M) ***
*** End of Placement (cpu=0:00:01.2, real=0:00:02.0, mem=2597.2M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
Density distribution unevenness ratio = 3.698%
*** Free Virtual Timing Model ...(mem=2597.2M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] li1 has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 342 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 714
[NR-eGR] #PG Blockages       : 342
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 288 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 288
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 288 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.917600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]     li1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.49 MB )
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2583.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  li1   (1V)             0   731 
[NR-eGR]  met1  (2H)          1040  1010 
[NR-eGR]  met2  (3V)          1025     2 
[NR-eGR]  met3  (4H)             5     2 
[NR-eGR]  met4  (5V)             2     0 
[NR-eGR]  met5  (6H)             0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         2072  1745 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 9602um
[NR-eGR] Total length: 2072um, number of vias: 1745
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2599.7M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 2599.7M **
Tdgp not enabled or already been cleared! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] () : cpu/real = 0:00:01.5/0:00:02.5 (0.6), totSession cpu/real = 0:00:15.2/0:00:15.6 (1.0), mem = 2599.7M
<CMD> assignIoPins
#% Begin assignIoPins (date=04/07 17:28:29, mem=2452.2M)
Starting IO pin assignment...
The design is routed. Using routing cross-point as seed point for pin assignment.
Completed IO pin assignment.
#% End assignIoPins (date=04/07 17:28:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2453.3M, current mem=2453.3M)
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> fit
<CMD> dumpToGIF images/visible/3_placement_io.gif
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> dumpToGIF images/notvisible/3_placement_io.gif
<CMD> getAnalysisMode -socv -quiet
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=04/07 17:28:29, mem=2453.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2453.89 (MB), peak = 2469.86 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -route_route_side                            front
setNanoRouteMode -route_extract_third_party_compatible        false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  2
setNanoRouteMode -route_exp_design_mode_top_routing_layer     5
setDesignMode -bottomRoutingLayer                             2
setDesignMode -topRoutingLayer                                5
setExtractRCMode -engine                                      preRoute
setDelayCalMode -engine                                       aae
setDelayCalMode -ignoreNetLoad                                false

#default_emulate_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2584.8M, init mem=2584.8M)
*info: Placed = 256           
*info: Unplaced = 0           
Placement Density:54.94%(1848/3363)
Placement Density (including fixed std cells):54.94%(1848/3363)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2584.8M)

changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2584.8M) ***
% Begin globalDetailRoute (date=04/07 17:28:29, mem=2454.6M)

globalDetailRoute

#Start globalDetailRoute on Mon Apr  7 17:28:29 2025
#
#Generating timing data, please wait...
#329 total nets, 288 already routed, 288 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 329
End delay calculation. (MEM=2495.41 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2477.02 (MB), peak = 2498.60 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g193__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g193__6260 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g194__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g194__4319 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g195__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g195__8428 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g197 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g197 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA2/g122__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA2/g122__5526 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA2/g123__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA2/g123__6783 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA2/g124__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA2/g124__3680 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA2/g125__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA2/g125__1617 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_954828.tif.gz ...
#Read in timing information for 98 ports, 256 instances from timing file .timing_file_954828.tif.gz.
#NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 321.
#Total number of nets in the design = 332.
#321 routable nets do not have any wires.
#321 nets will be global routed.
#Start routing data preparation on Mon Apr  7 17:28:30 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
#shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
#pin_access_rlayer=2(met1)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2484.97 (MB), peak = 2518.38 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2494.98 (MB), peak = 2518.38 (MB)
#
#Finished routing data preparation on Mon Apr  7 17:28:30 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 17.15 (MB)
#Total memory = 2495.22 (MB)
#Peak memory = 2518.38 (MB)
#
#
#Start global routing on Mon Apr  7 17:28:30 2025
#
#
#Start global routing initialization on Mon Apr  7 17:28:30 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Apr  7 17:28:30 2025
#
#Start routing resource analysis on Mon Apr  7 17:28:30 2025
#
#Routing resource analysis is done on Mon Apr  7 17:28:30 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H         180          49         121     0.00%
#  met2           V         153          19         121     0.00%
#  met3           H         114          10         121     0.00%
#  met4           V          98          16         121     0.00%
#  --------------------------------------------------------------
#  Total                    546      13.41%         484     0.00%
#
#
#
#
#Global routing data preparation is done on Mon Apr  7 17:28:30 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2495.22 (MB), peak = 2518.38 (MB)
#
#
#Global routing initialization is done on Mon Apr  7 17:28:30 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2495.22 (MB), peak = 2518.38 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2497.14 (MB), peak = 2518.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2497.14 (MB), peak = 2518.38 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2497.14 (MB), peak = 2518.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 321.
#Total number of nets in the design = 332.
#
#321 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             321  
#-----------------------------
#        Total             321  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             321  
#-----------------------------
#        Total             321  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  651|
#  met1 ( 2H)  |       1269|  222|
#  met2 ( 3V)  |       1315|   27|
#  met3 ( 4H)  |        136|   15|
#  met4 ( 5V)  |        148|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       2868|  915|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4313 um.
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.02 (MB)
#Total memory = 2498.25 (MB)
#Peak memory = 2518.38 (MB)
#
#Finished global routing on Mon Apr  7 17:28:30 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2498.25 (MB), peak = 2518.38 (MB)
#Start Track Assignment.
#Done with 170 horizontal wires in 1 hboxes and 155 vertical wires in 1 hboxes.
#Done with 34 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# met1        1187.59 	  0.24%  	  0.00% 	  0.00%
# met2        1273.25 	  0.05%  	  0.00% 	  0.00%
# met3         137.05 	  0.00%  	  0.00% 	  0.00%
# met4         152.30 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        2750.18  	  0.13% 	  0.00% 	  0.00%
#Complete Track Assignment.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  651|
#  met1 ( 2H)  |       1167|  222|
#  met2 ( 3V)  |       1257|   27|
#  met3 ( 4H)  |        134|   15|
#  met4 ( 5V)  |        150|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       2709|  915|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4313 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2498.41 (MB), peak = 2518.38 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 20.34 (MB)
#Total memory = 2498.41 (MB)
#Peak memory = 2518.38 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2501.27 (MB), peak = 2558.40 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  764|
#  met1 ( 2H)  |       1753|  528|
#  met2 ( 3V)  |       1594|   29|
#  met3 ( 4H)  |        166|   15|
#  met4 ( 5V)  |        227|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3740| 1336|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4313 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.97 (MB)
#Total memory = 2500.38 (MB)
#Peak memory = 2558.40 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2499.79 (MB), peak = 2558.40 (MB)
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  764|
#  met1 ( 2H)  |       1753|  528|
#  met2 ( 3V)  |       1594|   29|
#  met3 ( 4H)  |        166|   15|
#  met4 ( 5V)  |        227|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3740| 1336|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4313 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  764|
#  met1 ( 2H)  |       1753|  528|
#  met2 ( 3V)  |       1594|   29|
#  met3 ( 4H)  |        166|   15|
#  met4 ( 5V)  |        227|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3740| 1336|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4313 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2500.04 (MB), peak = 2558.40 (MB)
#CELL_VIEW carry_skip4_32bits,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Apr  7 17:28:30 2025
#
#
#Start Post Route Wire Spread.
#Done with 57 horizontal wires in 1 hboxes and 39 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  764|
#  met1 ( 2H)  |       1781|  528|
#  met2 ( 3V)  |       1617|   29|
#  met3 ( 4H)  |        168|   15|
#  met4 ( 5V)  |        231|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3797| 1336|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4313 um.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2500.09 (MB), peak = 2558.40 (MB)
#CELL_VIEW carry_skip4_32bits,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2499.65 (MB), peak = 2558.40 (MB)
#CELL_VIEW carry_skip4_32bits,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  764|
#  met1 ( 2H)  |       1781|  528|
#  met2 ( 3V)  |       1617|   29|
#  met3 ( 4H)  |        168|   15|
#  met4 ( 5V)  |        231|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3797| 1336|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4313 um.
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.24 (MB)
#Total memory = 2499.65 (MB)
#Peak memory = 2558.40 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 46.35 (MB)
#Total memory = 2501.00 (MB)
#Peak memory = 2558.40 (MB)
#Number of warnings = 23
#Total number of warnings = 26
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr  7 17:28:30 2025
#
% End globalDetailRoute (date=04/07 17:28:30, total cpu=0:00:01.1, real=0:00:01.0, peak res=2558.4M, current mem=2500.2M)
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2497.13 (MB), peak = 2558.40 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:01|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:00|     00:00:00|         1.0|
#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:01|     00:00:01|         0.9|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
*** Message Summary: 58 warning(s), 0 error(s)

#% End routeDesign (date=04/07 17:28:30, total cpu=0:00:01.2, real=0:00:01.0, peak res=2558.4M, current mem=2497.1M)
<CMD> route_opt_design -opt
*** route_opt_design #1 [begin] () : totSession cpu/real = 0:00:16.5/0:00:17.1 (1.0), mem = 2651.8M
GigaOpt running with 1 threads.
**INFO: Running RouteOpt Opt flow.
**INFO: User settings:
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 5
setDesignMode -bottomRoutingLayer                                                         2
setDesignMode -topRoutingLayer                                                            5
setExtractRCMode -engine                                                                  preRoute
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -virtualIPO                                                               false

RODC: v2.9s
default_emulate_rc_corner has no qx tech file defined
default_emulate_rc_corner has no qx tech file defined
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2498.4M, totSessionCpu=0:00:16 **
*** InitOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:16.5/0:00:17.1 (1.0), mem = 2651.8M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2507.4M, totSessionCpu=0:00:18 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
#optDebug: { P: 90 W: 8201 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
Opt: RC extraction mode changed to 'detail'
*** InitOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:17.6/0:00:18.3 (1.0), mem = 2659.9M
** INFO : this run is activating 'postRoute' automaton
 ReSet Options after AAE Based Opt flow 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'carry_skip4_32bits' of instances=256 and nets=332 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design carry_skip4_32bits.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/carry_skip4_32bits_954828_3540b14e-42d5-4efc-988d-ef0262361767_y7WdoR.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2659.9M)
Extracted 10.1165% (CPU Time= 0:00:00.0  MEM= 2683.9M)
Extracted 20.1104% (CPU Time= 0:00:00.0  MEM= 2683.9M)
Extracted 30.1042% (CPU Time= 0:00:00.0  MEM= 2707.9M)
Extracted 40.0981% (CPU Time= 0:00:00.0  MEM= 2707.9M)
Extracted 50.092% (CPU Time= 0:00:00.0  MEM= 2707.9M)
Extracted 60.0858% (CPU Time= 0:00:00.0  MEM= 2707.9M)
Extracted 70.0797% (CPU Time= 0:00:00.0  MEM= 2707.9M)
Extracted 80.0736% (CPU Time= 0:00:00.0  MEM= 2707.9M)
Extracted 90.0674% (CPU Time= 0:00:00.0  MEM= 2707.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 2707.9M)
Number of Extracted Resistors     : 2978
Number of Extracted Ground Cap.   : 3289
Number of Extracted Coupling Cap. : 3812
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2683.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2691.859M)
Initializing multi-corner resistance tables ...
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=2732.48 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2730.48 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2541.33)
Total number of fetched objects 329
AAE_INFO-618: Total number of nets in the design is 332,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2549.81 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2538.99 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/.AAE_W4C3fP/.AAE_954828_3540b14e-42d5-4efc-988d-ef0262361767/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3178.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3178.9M)

Executing IPO callback for view pruning (simultaneousMode=0)..

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2536.64)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 329. 
Total number of fetched objects 329
AAE_INFO-618: Total number of nets in the design is 332,  2.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2540.63 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2540.63 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:18.7 mem=3037.5M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.512  |
|           TNS (ns):| -2.214  |
|    Violating Paths:|    7    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.948%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2551.3M, totSessionCpu=0:00:19 **
OPTC: m4 20.0 50.0 [ 461168601842738790400.0 20.0 50.0 ]
OPTC: view 50.0:461168601842738790400.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
**INFO: Start fixing DRV (Mem = 3099.72M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:18.8/0:00:19.7 (1.0), mem = 3099.7M
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.51|    -2.21|       0|       0|       0| 54.95%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.51|    -2.21|       0|       0|       0| 54.95%| 0:00:00.0|  3225.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3225.9M) ***

*** DrvOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:19.7/0:00:20.6 (1.0), mem = 3151.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2602.2M, totSessionCpu=0:00:20 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3151.94M).
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3151.9M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.512  |
|           TNS (ns):| -2.214  |
|    Violating Paths:|    7    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.948%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2602.4M, totSessionCpu=0:00:20 **
** INFO: Initializing Glitch Interface
Begin: GigaOpt Optimization in TNS mode
*** GlobalOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:19.8/0:00:20.7 (1.0), mem = 3210.3M
*info: 1 no-driver net excluded.
Info: Using SynthesisEngine executable '/tools/cadence/DDIEXPORT23/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
** GigaOpt Optimizer WNS Slack -0.512 TNS Slack -2.214 Density 54.95
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.512|-2.214|
|HEPG      | 0.000| 0.000|
|All Paths |-0.512|-2.214|
+----------+------+------+

Active Path Group: default 
** GigaOpt Global TNS Opt WNS Slack -0.512  TNS Slack -2.214 
+--------+--------+---------+------------+--------+--------------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+--------------------+---------+-------------+
|  -0.512|  -2.214|   54.95%|   0:00:00.0| 3229.3M|default_emulate_view|  default| Cout        |
|  -0.307|  -1.320|   54.95%|   0:00:00.0| 3250.4M|default_emulate_view|  default| Cout        |
|  -0.283|  -1.156|   55.02%|   0:00:00.0| 3250.4M|default_emulate_view|  default| Cout        |
+--------+--------+---------+------------+--------+--------------------+---------+-------------+

*** Finish post-Route Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3250.4M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3250.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3250.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.283|-1.157|
|HEPG      | 0.000| 0.000|
|All Paths |-0.283|-1.157|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.283|-1.157|
|HEPG      | 0.000| 0.000|
|All Paths |-0.283|-1.157|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3250.4M) ***
*** GlobalOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:20.6/0:00:21.5 (1.0), mem = 3170.4M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #3 OptimizationPass2
*** BuildHoldData #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:20.7/0:00:21.6 (1.0), mem = 3170.4M
Saving timing graph ...
Done save timing graph
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] (BuildHoldData #1 / route_opt_design #1) : mem = 0.4M
Latch borrow mode reset to max_borrow
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2024.15)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 329. 
Total number of fetched objects 329
End delay calculation. (MEM=2002.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2002.14 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] (BuildHoldData #1 / route_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), mem = 0.0M

_______________________________________________________________________
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
         Before 2nd PASS Opt
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.283  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -1.156  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    7    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.022%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.7 (0.7), totSession cpu/real = 0:00:21.1/0:00:22.2 (1.0), mem = 3241.0M
Glitch fixing enabled
*** Timing NOT met, worst failing slack is -0.283
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*** WnsOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:21.1/0:00:22.2 (0.9), mem = 3167.0M
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack -0.283 TNS Slack -1.157 Density 55.02
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.283|-1.157|
|HEPG      | 0.000| 0.000|
|All Paths |-0.283|-1.157|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+-------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point  |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+-------------+
|  -0.283|   -0.283|  -1.157|   -1.157|   55.02%|   0:00:00.0| 3249.2M|default_emulate_view|  default| Cout        |
|  -0.249|   -0.249|  -0.934|   -0.934|   55.69%|   0:00:00.0| 3300.4M|default_emulate_view|  default| Cout        |
|  -0.200|   -0.200|  -0.690|   -0.690|   56.47%|   0:00:00.0| 3301.9M|default_emulate_view|  default| Cout        |
|  -0.155|   -0.155|  -0.401|   -0.401|   57.03%|   0:00:00.0| 3301.9M|default_emulate_view|  default| Cout        |
|  -0.099|   -0.099|  -0.234|   -0.234|   57.70%|   0:00:00.0| 3301.9M|default_emulate_view|  default| Cout        |
|  -0.051|   -0.051|  -0.086|   -0.086|   58.04%|   0:00:01.0| 3301.9M|default_emulate_view|  default| Cout        |
|  -0.013|   -0.013|  -0.013|   -0.013|   58.07%|   0:00:00.0| 3301.9M|default_emulate_view|  default| Cout        |
|  -0.012|   -0.012|  -0.012|   -0.012|   58.22%|   0:00:00.0| 3301.9M|default_emulate_view|  default| Cout        |
|  -0.009|   -0.009|  -0.009|   -0.009|   58.44%|   0:00:00.0| 3301.9M|default_emulate_view|  default| Cout        |
|  -0.009|   -0.009|  -0.009|   -0.009|   58.97%|   0:00:00.0| 3301.9M|default_emulate_view|  default| Cout        |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+-------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=3301.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=3301.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.009|-0.009|
|HEPG      | 0.000| 0.000|
|All Paths |-0.009|-0.009|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.009 TNS Slack -0.009 Density 58.97
Update Timing Windows (Threshold 0.043) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.009|-0.009|
|HEPG      | 0.000| 0.000|
|All Paths |-0.009|-0.009|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=3301.9M) ***
*** WnsOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:22.4/0:00:23.5 (1.0), mem = 3215.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:22.4 mem=3215.9M) ***
Move report: Detail placement moves 8 insts, mean move: 1.26 um, max move: 2.72 um 
	Max move on inst (skip_loop[1].CSKIP2/FA1/g126__6783): (24.38, 64.60) --> (24.38, 61.88)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3199.9MB
Summary Report:
Instances move: 8 (out of 279 movable)
Instances flipped: 0
Mean displacement: 1.26 um
Max displacement: 2.72 um (Instance: skip_loop[1].CSKIP2/FA1/g126__6783) (24.38, 64.6) -> (24.38, 61.88)
	Length: 5 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__or2_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3199.9MB
*** Finished refinePlace (0:00:22.4 mem=3199.9M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
*** TnsOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:22.5/0:00:23.6 (1.0), mem = 3178.8M
*info: 1 no-driver net excluded.
** GigaOpt Optimizer WNS Slack -0.009 TNS Slack -0.009 Density 58.97
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.009|-0.009|
|HEPG      | 0.000| 0.000|
|All Paths |-0.009|-0.009|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+-------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point  |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+-------------+
|  -0.009|   -0.009|  -0.009|   -0.009|   58.97%|   0:00:00.0| 3255.0M|default_emulate_view|  default| Cout        |
|  -0.009|   -0.009|  -0.009|   -0.009|   58.97%|   0:00:00.0| 3282.6M|default_emulate_view|  default| Cout        |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+-------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3282.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3282.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.009|-0.009|
|HEPG      | 0.000| 0.000|
|All Paths |-0.009|-0.009|
+----------+------+------+

Update Timing Windows (Threshold 0.043) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.009|-0.009|
|HEPG      | 0.000| 0.000|
|All Paths |-0.009|-0.009|
+----------+------+------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3282.6M) ***
*** TnsOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:23.4/0:00:24.5 (1.0), mem = 3197.6M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #4 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:24.0 mem=3199.7M ***
*** BuildHoldData #2 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:24.0/0:00:25.1 (1.0), mem = 3199.7M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2690.19)
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2689.89 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2689.89 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/.AAE_W4C3fP/.AAE_954828_3540b14e-42d5-4efc-988d-ef0262361767/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3238.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3238.9M)

Executing IPO callback for view pruning (simultaneousMode=0)..

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2650.52)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2649.79 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2649.79 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:24.4 mem=3097.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:24.4 mem=3097.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:24.4 mem=3181.2M ***
OPTC: m4 20.0 50.0 [ 461168601842738790400.0 20.0 50.0 ]
OPTC: view 50.0:461168601842738790400.0 [ 0.0500 ]
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:24.7 mem=3270.4M ***
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 93.0 ps, libStdDelay = 42.5 ps, minBufSize = 3753600 (3.0)
*Info: worst delay setup view: default_emulate_view
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.009  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.009  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    1    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2691.4M, totSessionCpu=0:00:25 **
*** BuildHoldData #2 [finish] (route_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:25.4/0:00:26.5 (1.0), mem = 3191.2M
*** HoldOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:25.4/0:00:26.5 (1.0), mem = 3191.2M
*info: Run optDesign holdfix with 1 thread.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:25.5/0:00:26.7 (1.0), mem = 3249.4M
**INFO: flowCheckPoint #5 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 2687.0M, totSessionCpu=0:00:26 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3191.51M, totSessionCpu=0:00:26).
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 2693.3M, totSessionCpu=0:00:26 **

** INFO: Initializing Glitch Interface
**INFO: total 0 insts, 0 nets marked don't touch
Running post route harden opt
Begin: GigaOpt harden opt
*** HardenOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:26.1/0:00:27.2 (1.0), mem = 3249.7M
*info: 1 no-driver net excluded.

*** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3268.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** HardenOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:26.3/0:00:27.4 (1.0), mem = 3204.7M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt harden opt
**INFO: total 0 insts, 0 nets unmarked don't touch
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:26.4 mem=3204.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3188.7MB
Summary Report:
Instances move: 0 (out of 279 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3188.7MB
*** Finished refinePlace (0:00:26.4 mem=3188.7M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 355.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(353) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : -0.009 ns

Start Layer Assignment ...
WNS(-0.009ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 355.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.009  |   N/A   |   N/A   |   N/A   | -0.009  |   N/A   |
|           TNS (ns):| -0.009  |   N/A   |   N/A   |   N/A   | -0.009  |   N/A   |
|    Violating Paths:|    1    |   N/A   |   N/A   |   N/A   |    1    |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 2709.7M, totSessionCpu=0:00:26 **
**INFO: flowCheckPoint #6 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven false           # bool, default=false
-route_with_si_driven false               # bool, default=false
Existing Dirty Nets : 45
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 45
*** EcoRoute #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:00:26.6/0:00:27.7 (1.0), mem = 3212.0M

globalDetailRoute

#Start globalDetailRoute on Mon Apr  7 17:28:41 2025
#
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC22_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC22_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC20_C_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC20_C_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC17_C_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC17_C_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC16_C_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC16_C_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC10_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC10_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC21_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC21_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC18_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC18_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC13_C_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC13_C_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 344.
#Total number of nets in the design = 355.
#74 routable nets do not have any wires.
#270 routable nets have routed wires.
#74 nets will be global routed.
#Start routing data preparation on Mon Apr  7 17:28:41 2025
#
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
#shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
#pin_access_rlayer=2(met1)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 51/0 dirty instances, 107/1 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(41 insts marked dirty, reset pre-exisiting dirty flag on 41 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2713.45 (MB), peak = 2780.91 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2723.09 (MB), peak = 2780.91 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Apr  7 17:28:41 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.59 (MB)
#Total memory = 2723.09 (MB)
#Peak memory = 2780.91 (MB)
#
#
#Start global routing on Mon Apr  7 17:28:41 2025
#
#
#Start global routing initialization on Mon Apr  7 17:28:41 2025
#
#Number of eco nets is 74
#
#Start global routing data preparation on Mon Apr  7 17:28:41 2025
#
#Start routing resource analysis on Mon Apr  7 17:28:41 2025
#
#Routing resource analysis is done on Mon Apr  7 17:28:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H         126         103         121     0.00%
#  met2           V         119          53         121     0.00%
#  met3           H         107          17         121     0.00%
#  met4           V          95          19         121     0.00%
#  --------------------------------------------------------------
#  Total                    448      26.26%         484     0.00%
#
#
#
#
#Global routing data preparation is done on Mon Apr  7 17:28:41 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2723.32 (MB), peak = 2780.91 (MB)
#
#
#Global routing initialization is done on Mon Apr  7 17:28:41 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2723.32 (MB), peak = 2780.91 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2723.57 (MB), peak = 2780.91 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 344.
#Total number of nets in the design = 355.
#
#344 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              74  
#-----------------------------
#        Total              74  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             344  
#-----------------------------
#        Total             344  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  754|
#  met1 ( 2H)  |       1787|  505|
#  met2 ( 3V)  |       1597|   29|
#  met3 ( 4H)  |        168|   15|
#  met4 ( 5V)  |        231|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3783| 1303|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.62 (MB)
#Total memory = 2723.71 (MB)
#Peak memory = 2780.91 (MB)
#
#Finished global routing on Mon Apr  7 17:28:41 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2723.71 (MB), peak = 2780.91 (MB)
#Start Track Assignment.
#Done with 5 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  754|
#  met1 ( 2H)  |       1790|  505|
#  met2 ( 3V)  |       1598|   29|
#  met3 ( 4H)  |        168|   15|
#  met4 ( 5V)  |        231|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3787| 1303|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2723.75 (MB), peak = 2780.91 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 14.25 (MB)
#Total memory = 2723.75 (MB)
#Peak memory = 2780.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
#   number of violations = 0
#41 out of 279 instances (14.7%) need to be verified(marked ipoed), dirty area = 6.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2724.61 (MB), peak = 2785.90 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1814|  566|
#  met2 ( 3V)  |       1638|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        240|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3862| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.54 (MB)
#Total memory = 2724.29 (MB)
#Peak memory = 2785.90 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2724.29 (MB), peak = 2785.90 (MB)
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1814|  566|
#  met2 ( 3V)  |       1638|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        240|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3862| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1814|  566|
#  met2 ( 3V)  |       1638|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        240|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3862| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Apr  7 17:28:41 2025
#
#
#Start Post Route Wire Spread.
#Done with 14 horizontal wires in 1 hboxes and 12 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2724.40 (MB), peak = 2785.90 (MB)
#CELL_VIEW carry_skip4_32bits,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.66 (MB)
#Total memory = 2724.40 (MB)
#Peak memory = 2785.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -23.70 (MB)
#Total memory = 2685.98 (MB)
#Peak memory = 2785.90 (MB)
#Number of warnings = 21
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr  7 17:28:41 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:00|     00:00:00|         1.0|
#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:00|     00:00:00|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:26.9/0:00:28.1 (1.0), mem = 3187.8M
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 2685.1M, totSessionCpu=0:00:27 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #7 PostEcoSummary
Extraction called for design 'carry_skip4_32bits' of instances=279 and nets=355 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design carry_skip4_32bits.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/carry_skip4_32bits_954828_3540b14e-42d5-4efc-988d-ef0262361767_y7WdoR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3171.8M)
Extracted 10.0917% (CPU Time= 0:00:00.0  MEM= 3207.8M)
Extracted 20.0688% (CPU Time= 0:00:00.0  MEM= 3207.8M)
Extracted 30.1032% (CPU Time= 0:00:00.0  MEM= 3231.8M)
Extracted 40.0803% (CPU Time= 0:00:00.0  MEM= 3231.8M)
Extracted 50.1147% (CPU Time= 0:00:00.0  MEM= 3231.8M)
Extracted 60.0917% (CPU Time= 0:00:00.0  MEM= 3231.8M)
Extracted 70.0688% (CPU Time= 0:00:00.0  MEM= 3231.8M)
Extracted 80.1032% (CPU Time= 0:00:00.0  MEM= 3231.8M)
Extracted 90.0803% (CPU Time= 0:00:00.0  MEM= 3231.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3231.8M)
Number of Extracted Resistors     : 3177
Number of Extracted Ground Cap.   : 3511
Number of Extracted Coupling Cap. : 4040
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3207.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3215.766M)
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2687.8M, totSessionCpu=0:00:27 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2665.22)
Initializing multi-corner resistance tables ...
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2665.58 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2665.58 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/.AAE_W4C3fP/.AAE_954828_3540b14e-42d5-4efc-988d-ef0262361767/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3209.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3209.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2657.82)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2658.49 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2658.49 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:27.5 mem=3086.7M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2658.6M, totSessionCpu=0:00:27 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #8 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2658.6M, totSessionCpu=0:00:28 **
** INFO: Initializing Glitch Interface
**INFO: Skipping setup slack recovery as it is disabled
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3166.12M, totSessionCpu=0:00:28).
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2658.6M, totSessionCpu=0:00:28 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #9 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2658.2M, totSessionCpu=0:00:28 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2692.01)
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2691.58 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2691.58 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/.AAE_W4C3fP/.AAE_954828_3540b14e-42d5-4efc-988d-ef0262361767/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3223.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3223.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2652.84)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2652.86 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2652.86 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:27.9 mem=3081.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |   -0.512 |           |       -2 |       54.95 | 0:00:00  |        3104 |    0 |   0 |
| drv_eco_fixing     |     0.000 |   -0.512 |         0 |       -2 |       54.95 | 0:00:01  |        3152 |    0 |   0 |
| tns_fixing         |     0.000 |   -0.283 |         0 |       -1 |       55.02 | 0:00:01  |        3250 |      |     |
| wns_fixing         |     0.000 |   -0.009 |         0 |       -0 |       58.97 | 0:00:01  |        3302 |      |     |
| tns_fixing_2       |     0.000 |   -0.009 |         0 |       -0 |       58.97 | 0:00:01  |        3283 |      |     |
| initial_summary_2  |           |   -0.009 |           |       -0 |       58.97 | 0:00:02  |        3191 |    0 |   0 |
| hold_fixing        |           |          |           |          |             | 0:00:00  |        3249 |      |     |
| harden_opt_fixing  |           |          |           |          |             | 0:00:00  |        3205 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3189 |      |     |
| pre_route_summary  |           |   -0.009 |           |       -0 |       58.97 | 0:00:00  |        3212 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:01  |        3172 |      |     |
| post_route_summary |           |    0.001 |           |        0 |       58.97 | 0:00:00  |        3167 |    0 |   0 |
| final_summary      |           |    0.001 |           |        0 |       58.97 | 0:00:01  |        3174 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 2693.1M, totSessionCpu=0:00:28 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   route_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
*** Message Summary: 57 warning(s), 0 error(s)

*** route_opt_design #1 [finish] () : cpu/real = 0:00:12.1/0:00:13.1 (0.9), totSession cpu/real = 0:00:28.5/0:00:30.2 (0.9), mem = 3173.9M
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2646.1M, totSessionCpu=0:00:29 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:00:28.5/0:00:30.2 (0.9), mem = 3136.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:28.5/0:00:30.2 (0.9), mem = 3136.9M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 5
setNanoRouteMode -route_with_si_post_route_fix                                            false
setDesignMode -bottomRoutingLayer                                                         2
setDesignMode -topRoutingLayer                                                            5
setExtractRCMode -basic                                                                   true
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -extended                                                                false
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { default_emulate_view }
setOptMode -opt_view_pruning_setup_views_active_list                                      { default_emulate_view }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { default_emulate_view}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_emulate_view}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
RODC: v2.9s
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
Info: Using SynthesisEngine executable '/tools/cadence/DDIEXPORT23/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
Warning: cannot find min major genus version for innovus version; min major for 23.1 will be used instead.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:07, mem = 2655.7M, totSessionCpu=0:00:29 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3144.9M, init mem=3144.9M)
*info: Placed = 279           
*info: Unplaced = 0           
Placement Density:58.96%(1983/3363)
Placement Density (including fixed std cells):58.96%(1983/3363)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3144.9M)
#optDebug: { P: 90 W: 9201 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:07.7 (0.1), totSession cpu/real = 0:00:29.2/0:00:37.8 (0.8), mem = 3144.9M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #10 InitialSummary
Extraction called for design 'carry_skip4_32bits' of instances=279 and nets=355 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design carry_skip4_32bits.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/carry_skip4_32bits_954828_3540b14e-42d5-4efc-988d-ef0262361767_y7WdoR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3144.9M)
Extracted 10.0917% (CPU Time= 0:00:00.0  MEM= 3180.9M)
Extracted 20.0688% (CPU Time= 0:00:00.0  MEM= 3180.9M)
Extracted 30.1032% (CPU Time= 0:00:00.0  MEM= 3204.9M)
Extracted 40.0803% (CPU Time= 0:00:00.0  MEM= 3204.9M)
Extracted 50.1147% (CPU Time= 0:00:00.0  MEM= 3204.9M)
Extracted 60.0917% (CPU Time= 0:00:00.0  MEM= 3204.9M)
Extracted 70.0688% (CPU Time= 0:00:00.0  MEM= 3204.9M)
Extracted 80.1032% (CPU Time= 0:00:00.0  MEM= 3204.9M)
Extracted 90.0803% (CPU Time= 0:00:00.0  MEM= 3204.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3204.9M)
Number of Extracted Resistors     : 3177
Number of Extracted Ground Cap.   : 3511
Number of Extracted Coupling Cap. : 4040
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3180.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3184.906M)
Initializing multi-corner resistance tables ...
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:29.3/0:00:38.0 (0.8), mem = 3204.5M
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2622.99)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
End delay calculation. (MEM=2619.28 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2619.28 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:00:29.5 mem=3065.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:29.5 mem=3065.7M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2615.52)
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2616.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2616.94 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/.AAE_W4C3fP/.AAE_954828_3540b14e-42d5-4efc-988d-ef0262361767/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3187.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3187.9M)

Executing IPO callback for view pruning (simultaneousMode=0)..

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2607.22)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2608.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2608.2 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:30.3 mem=3088.6M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:00:30.3/0:00:39.1 (0.8), mem = 3220.8M
**optDesign ... cpu = 0:00:02, real = 0:00:08, mem = 2615.5M, totSessionCpu=0:00:30 **
OPTC: m4 20.0 50.0 [ 461168601842738790400.0 20.0 50.0 ]
OPTC: view 50.0:461168601842738790400.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #11 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 3148.75M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:30.4/0:00:39.2 (0.8), mem = 3148.8M
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 58.97%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 58.97%| 0:00:00.0|  3266.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3266.2M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:31.3/0:00:40.0 (0.8), mem = 3191.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 2666.8M, totSessionCpu=0:00:31 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3191.22M).
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.00min mem=3191.2M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.001  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   33    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 2666.8M, totSessionCpu=0:00:31 **
** INFO: Initializing Glitch Interface
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #12 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 2666.8M, totSessionCpu=0:00:31 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3191.70M, totSessionCpu=0:00:31).
**optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 2666.9M, totSessionCpu=0:00:31 **

** INFO: Initializing Glitch Interface
Running post route harden opt
Begin: GigaOpt harden opt
*** HardenOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:31.3/0:00:40.1 (0.8), mem = 3249.9M
*info: 1 no-driver net excluded.

*** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3268.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** HardenOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:31.5/0:00:40.3 (0.8), mem = 3199.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:31.6 mem=3199.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3183.9MB
Summary Report:
Instances move: 0 (out of 279 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3183.9MB
*** Finished refinePlace (0:00:31.6 mem=3183.9M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 355.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(353) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Layer Assignment ...
WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 355.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |   N/A   |   N/A   |   N/A   |  0.001  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:10, mem = 2677.6M, totSessionCpu=0:00:32 **
**INFO: flowCheckPoint #13 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven false           # bool, default=false
-route_with_si_driven false               # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:31.7/0:00:40.5 (0.8), mem = 3201.2M

globalDetailRoute

#Start globalDetailRoute on Mon Apr  7 17:28:54 2025
#
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC22_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC22_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC20_C_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC20_C_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC17_C_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC17_C_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC16_C_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC16_C_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC10_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC10_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC21_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC21_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC18_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC18_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC13_C_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC13_C_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 344.
#Total number of nets in the design = 355.
#344 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Mon Apr  7 17:28:54 2025
#
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
#shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
#pin_access_rlayer=2(met1)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2680.27 (MB), peak = 2785.90 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2689.89 (MB), peak = 2785.90 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Apr  7 17:28:54 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.58 (MB)
#Total memory = 2689.89 (MB)
#Peak memory = 2785.90 (MB)
#
#
#Start global routing on Mon Apr  7 17:28:54 2025
#
#
#Start global routing initialization on Mon Apr  7 17:28:54 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.58 (MB)
#Total memory = 2689.89 (MB)
#Peak memory = 2785.90 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2690.27 (MB), peak = 2785.90 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.34 (MB)
#Total memory = 2690.24 (MB)
#Peak memory = 2785.90 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2690.24 (MB), peak = 2785.90 (MB)
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.34 (MB)
#Total memory = 2690.24 (MB)
#Peak memory = 2785.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.34 (MB)
#Total memory = 2679.93 (MB)
#Peak memory = 2785.90 (MB)
#Number of warnings = 22
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr  7 17:28:54 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
#  Global Routing         | 00:00:00|     00:00:00|         1.0|
#  Track Assignment       | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:00|     00:00:00|         1.0|
#  Antenna Fixing         | 00:00:00|     00:00:00|         1.0|
#  Entire Command         | 00:00:00|     00:00:00|         1.0|
#-------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:31.9/0:00:40.6 (0.8), mem = 3193.0M
**optDesign ... cpu = 0:00:03, real = 0:00:10, mem = 2679.3M, totSessionCpu=0:00:32 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #14 PostEcoSummary
Extraction called for design 'carry_skip4_32bits' of instances=279 and nets=355 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design carry_skip4_32bits.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/carry_skip4_32bits_954828_3540b14e-42d5-4efc-988d-ef0262361767_y7WdoR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3177.0M)
Extracted 10.064% (CPU Time= 0:00:00.0  MEM= 3213.0M)
Extracted 20.0698% (CPU Time= 0:00:00.0  MEM= 3213.0M)
Extracted 30.0756% (CPU Time= 0:00:00.0  MEM= 3237.0M)
Extracted 40.0814% (CPU Time= 0:00:00.0  MEM= 3237.0M)
Extracted 50.0873% (CPU Time= 0:00:00.0  MEM= 3237.0M)
Extracted 60.0931% (CPU Time= 0:00:00.0  MEM= 3237.0M)
Extracted 70.0989% (CPU Time= 0:00:00.0  MEM= 3237.0M)
Extracted 80.1047% (CPU Time= 0:00:00.0  MEM= 3237.0M)
Extracted 90.1105% (CPU Time= 0:00:00.0  MEM= 3237.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3237.0M)
Number of Extracted Resistors     : 3152
Number of Extracted Ground Cap.   : 3486
Number of Extracted Coupling Cap. : 4004
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3213.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3221.016M)
**optDesign ... cpu = 0:00:03, real = 0:00:10, mem = 2665.5M, totSessionCpu=0:00:32 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2687.56)
Initializing multi-corner resistance tables ...
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2693.59 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2693.59 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/.AAE_W4C3fP/.AAE_954828_3540b14e-42d5-4efc-988d-ef0262361767/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3223.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3223.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2680.92)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2681.59 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2681.59 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:32.4 mem=3102.7M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:11, mem = 2681.7M, totSessionCpu=0:00:32 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #15 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:11, mem = 2681.7M, totSessionCpu=0:00:32 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3183.13M, totSessionCpu=0:00:32).
**optDesign ... cpu = 0:00:04, real = 0:00:11, mem = 2681.7M, totSessionCpu=0:00:32 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #16 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:11, mem = 2681.3M, totSessionCpu=0:00:32 **
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |    0.001 |           |        0 |       58.97 | 0:00:02  |        3153 |    0 |   0 |
| drv_eco_fixing     |     0.000 |    0.001 |         0 |        0 |       58.97 | 0:00:00  |        3191 |    0 |   0 |
| harden_opt_fixing  |           |          |           |          |             | 0:00:01  |        3200 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3184 |      |     |
| pre_route_summary  |           |    0.001 |           |        0 |       58.97 | 0:00:00  |        3201 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:00  |        3177 |      |     |
| post_route_summary |           |    0.000 |           |        0 |       58.97 | 0:00:01  |        3183 |    0 |   0 |
| final_summary      |           |    0.000 |           |        0 |       58.97 | 0:00:00  |        3182 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:04, real = 0:00:11, mem = 2681.8M, totSessionCpu=0:00:33 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 2 CRR processes is 822.48MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRGR-22              1  Design is already detail routed.         
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
*** Message Summary: 58 warning(s), 0 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:00:04.2/0:00:15.8 (0.3), totSession cpu/real = 0:00:32.7/0:00:45.9 (0.7), mem = 3182.5M
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> fit
<CMD> dumpToGIF images/visible/5_routing.gif
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> dumpToGIF images/notvisible/5_routing.gif
<CMD> addFiller -cell {  sky130_fd_sc_hd__fill_1  sky130_fd_sc_hd__fill_2  sky130_fd_sc_hd__fill_4  sky130_fd_sc_hd__fill_8 } -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored
*INFO: Adding fillers to top-module.
*INFO:   Added 44 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILLER).
*INFO:   Added 101 filler insts (cell sky130_fd_sc_hd__fill_4 / prefix FILLER).
*INFO:   Added 118 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILLER).
*INFO:   Added 111 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILLER).
*INFO: Total 374 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 374 new insts, <CMD> ecoRoute -target
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 5
setNanoRouteMode -route_with_si_post_route_fix                                            false
setDesignMode -bottomRoutingLayer                                                         2
setDesignMode -topRoutingLayer                                                            5

#% Begin globalDetailRoute (date=04/07 17:28:59, mem=2631.8M)

globalDetailRoute -target

#Start globalDetailRoute on Mon Apr  7 17:28:59 2025
#
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC22_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC22_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC20_C_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC20_C_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC17_C_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC17_C_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC16_C_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC16_C_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC10_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC10_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC21_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC21_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC18_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC18_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC13_C_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC13_C_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 344.
#Total number of nets in the design = 355.
#344 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Mon Apr  7 17:28:59 2025
#
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
#shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
#pin_access_rlayer=2(met1)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 374/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(374 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2634.97 (MB), peak = 2785.90 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2644.60 (MB), peak = 2785.90 (MB)
#
#Finished routing data preparation on Mon Apr  7 17:28:59 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.56 (MB)
#Total memory = 2644.60 (MB)
#Peak memory = 2785.90 (MB)
#
#
#Start global routing on Mon Apr  7 17:28:59 2025
#
#
#Start global routing initialization on Mon Apr  7 17:28:59 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.75 (MB)
#Total memory = 2644.79 (MB)
#Peak memory = 2785.90 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 100.00% of the total area was rechecked for DRC, and 0.00% required routing.
#   number of violations = 0
#374 out of 653 instances (57.3%) need to be verified(marked ipoed), dirty area = 33.8%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2644.46 (MB), peak = 2785.90 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.67 (MB)
#Total memory = 2644.12 (MB)
#Peak memory = 2785.90 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.67 (MB)
#Total memory = 2644.12 (MB)
#Peak memory = 2785.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (MB)
#Total memory = 2633.82 (MB)
#Peak memory = 2785.90 (MB)
#Number of warnings = 23
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr  7 17:29:00 2025
#
#% End globalDetailRoute (date=04/07 17:29:00, total cpu=0:00:00.2, real=0:00:01.0, peak res=2632.9M, current mem=2632.9M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
#  Global Routing         | 00:00:00|     00:00:00|         1.0|
#  Track Assignment       | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:00|     00:00:00|         1.0|
#  Entire Command         | 00:00:00|     00:00:00|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> optDesign -incr
Design is in postRoute stage, executing: optDesign -incr -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2632.9M, totSessionCpu=0:00:33 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:00:33.0/0:00:46.3 (0.7), mem = 3132.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:33.0/0:00:46.3 (0.7), mem = 3132.3M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 5
setNanoRouteMode -route_with_si_post_route_fix                                            false
setDesignMode -bottomRoutingLayer                                                         2
setDesignMode -topRoutingLayer                                                            5
setExtractRCMode -basic                                                                   true
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -extended                                                                false
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { default_emulate_view }
setOptMode -opt_view_pruning_setup_views_active_list                                      { default_emulate_view }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_emulate_view}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
RODC: v2.9s
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2639.8M, totSessionCpu=0:00:34 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3164.4M, init mem=3164.4M)
*info: Placed = 653           
*info: Unplaced = 0           
Placement Density:100.00%(3363/3363)
Placement Density (including fixed std cells):100.00%(3363/3363)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3164.4M)
#optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -opt_drv false -> DRV Optimization will not be done as part of the Optimization.
**INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
Opt: RC extraction mode changed to 'detail'
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:33.7/0:00:46.9 (0.7), mem = 3164.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #17 InitialSummary
Extraction called for design 'carry_skip4_32bits' of instances=653 and nets=355 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design carry_skip4_32bits.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/carry_skip4_32bits_954828_3540b14e-42d5-4efc-988d-ef0262361767_y7WdoR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3164.4M)
Extracted 10.064% (CPU Time= 0:00:00.0  MEM= 3192.4M)
Extracted 20.0698% (CPU Time= 0:00:00.0  MEM= 3192.4M)
Extracted 30.0756% (CPU Time= 0:00:00.0  MEM= 3216.4M)
Extracted 40.0814% (CPU Time= 0:00:00.0  MEM= 3216.4M)
Extracted 50.0873% (CPU Time= 0:00:00.0  MEM= 3216.4M)
Extracted 60.0931% (CPU Time= 0:00:00.0  MEM= 3216.4M)
Extracted 70.0989% (CPU Time= 0:00:00.0  MEM= 3216.4M)
Extracted 80.1047% (CPU Time= 0:00:00.0  MEM= 3216.4M)
Extracted 90.1105% (CPU Time= 0:00:00.0  MEM= 3216.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3216.4M)
Number of Extracted Resistors     : 3152
Number of Extracted Ground Cap.   : 3486
Number of Extracted Coupling Cap. : 4004
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3192.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3196.359M)
Initializing multi-corner resistance tables ...
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:33.8/0:00:47.1 (0.7), mem = 3215.9M
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2654.24)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
End delay calculation. (MEM=2652.21 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2652.21 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:34.0 mem=3097.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:34.0 mem=3097.7M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2643.55)
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2648.85 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2648.85 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/.AAE_W4C3fP/.AAE_954828_3540b14e-42d5-4efc-988d-ef0262361767/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3219.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3219.9M)

Executing IPO callback for view pruning (simultaneousMode=0)..

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2639.99)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2639.92 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2639.92 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:34.8 mem=3120.6M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
       (100.000% with Fillers)
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:00:34.8/0:00:48.2 (0.7), mem = 3252.8M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2646.3M, totSessionCpu=0:00:35 **
OPTC: m4 20.0 50.0 [ 461168601842738790400.0 20.0 50.0 ]
OPTC: view 50.0:461168601842738790400.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #18 OptimizationPass1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:34.9 mem=3242.9M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3242.9MB
*** Finished refinePlace (0:00:34.9 mem=3242.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 355.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(353) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 355.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   33    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
       (100.000% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2693.2M, totSessionCpu=0:00:35 **
**INFO: flowCheckPoint #19 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven false           # bool, default=false
-route_with_si_driven false               # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:35.2/0:00:48.5 (0.7), mem = 3221.9M

globalDetailRoute

#Start globalDetailRoute on Mon Apr  7 17:29:02 2025
#
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC22_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC22_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC20_C_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC20_C_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC17_C_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC17_C_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC16_C_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC16_C_4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance FE_PSC10_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance FE_PSC10_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC21_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC21_C_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC18_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC18_C_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FE_PSC13_C_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FE_PSC13_C_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g191__2398 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNB of instance CSKIP1/FA1/g192__5107 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 23.32-s091_1 NR240717-0458/23_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 344.
#Total number of nets in the design = 355.
#344 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Mon Apr  7 17:29:02 2025
#
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=2(met1), bottom routing layer for shielding=2(met1), bottom shield layer=2(met1)
#shield_bottom_stripe_layer=1(li1), shield_top_stripe_layer=5(met4)
#pin_access_rlayer=2(met1)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2697.73 (MB), peak = 2785.90 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2707.38 (MB), peak = 2785.90 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Apr  7 17:29:02 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.81 (MB)
#Total memory = 2707.38 (MB)
#Peak memory = 2785.90 (MB)
#
#
#Start global routing on Mon Apr  7 17:29:02 2025
#
#
#Start global routing initialization on Mon Apr  7 17:29:02 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.81 (MB)
#Total memory = 2707.38 (MB)
#Peak memory = 2785.90 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2707.86 (MB), peak = 2785.90 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.33 (MB)
#Total memory = 2707.71 (MB)
#Peak memory = 2785.90 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2707.71 (MB), peak = 2785.90 (MB)
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#
#  Routing Statistics
#
#--------------+-----------+-----+
#  Layer       | Length(um)| Vias|
#--------------+-----------+-----+
#  pwell ( 0H) |          0|    0|
#  li1 ( 1V)   |          0|  810|
#  met1 ( 2H)  |       1817|  566|
#  met2 ( 3V)  |       1643|   31|
#  met3 ( 4H)  |        170|   15|
#  met4 ( 5V)  |        242|    0|
#  met5 ( 6H)  |          0|    0|
#--------------+-----------+-----+
#  Total       |       3871| 1422|
#--------------+-----------+-----+
#
# Total half perimeter of net bounding box: 4482 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.33 (MB)
#Total memory = 2707.71 (MB)
#Peak memory = 2785.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.24 (MB)
#Total memory = 2697.41 (MB)
#Peak memory = 2785.90 (MB)
#Number of warnings = 22
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr  7 17:29:02 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
#  Global Routing         | 00:00:00|     00:00:00|         1.0|
#  Track Assignment       | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:00|     00:00:00|         1.0|
#  Antenna Fixing         | 00:00:00|     00:00:00|         1.0|
#  Entire Command         | 00:00:00|     00:00:00|         1.0|
#-------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:35.3/0:00:48.6 (0.7), mem = 3210.5M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2696.7M, totSessionCpu=0:00:35 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #20 PostEcoSummary
Extraction called for design 'carry_skip4_32bits' of instances=653 and nets=355 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design carry_skip4_32bits.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/carry_skip4_32bits_954828_3540b14e-42d5-4efc-988d-ef0262361767_y7WdoR.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3194.5M)
Extracted 10.064% (CPU Time= 0:00:00.0  MEM= 3230.5M)
Extracted 20.0698% (CPU Time= 0:00:00.0  MEM= 3230.5M)
Extracted 30.0756% (CPU Time= 0:00:00.0  MEM= 3254.5M)
Extracted 40.0814% (CPU Time= 0:00:00.0  MEM= 3254.5M)
Extracted 50.0873% (CPU Time= 0:00:00.0  MEM= 3254.5M)
Extracted 60.0931% (CPU Time= 0:00:00.0  MEM= 3254.5M)
Extracted 70.0989% (CPU Time= 0:00:00.0  MEM= 3254.5M)
Extracted 80.1047% (CPU Time= 0:00:00.0  MEM= 3254.5M)
Extracted 90.1105% (CPU Time= 0:00:00.0  MEM= 3254.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3254.5M)
Number of Extracted Resistors     : 3152
Number of Extracted Ground Cap.   : 3486
Number of Extracted Coupling Cap. : 4004
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3230.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3238.461M)
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2684.1M, totSessionCpu=0:00:35 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: carry_skip4_32bits
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2707.93)
Initializing multi-corner resistance tables ...
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2710.12 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2710.12 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /home/gme/guilherme.manske/TCC_inovame/innovus/innovus_temp_954828_3540b14e-42d5-4efc-988d-ef0262361767_cadmicro-inf-el8-623207_guilherme.manske_l5GXY1/.AAE_W4C3fP/.AAE_954828_3540b14e-42d5-4efc-988d-ef0262361767/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3241.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2699.21)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 352. 
Total number of fetched objects 352
AAE_INFO-618: Total number of nets in the design is 355,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2701.79 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2701.79 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:35.8 mem=3116.9M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   33    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
       (100.000% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2700.0M, totSessionCpu=0:00:36 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #21 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2700.0M, totSessionCpu=0:00:36 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3196.33M, totSessionCpu=0:00:36).
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2700.0M, totSessionCpu=0:00:36 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #22 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2699.6M, totSessionCpu=0:00:36 **
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   33    |   33    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.966%
       (100.000% with Fillers)
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------- 
| Snapshot           | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                    | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary    | 0.000 |   0 |       58.97 | 0:00:02  |        3185 |    0 |   0 |
| route_type_fixing  |       |     |             | 0:00:00  |        3222 |      |     |
| pre_route_summary  | 0.000 |   0 |       58.97 | 0:00:00  |        3222 |    0 |   0 |
| eco_route          |       |     |             | 0:00:00  |        3194 |      |     |
| post_route_summary | 0.000 |   0 |       58.97 | 0:00:01  |        3197 |    0 |   0 |
| final_summary      | 0.000 |   0 |       58.97 | 0:00:00  |        3197 |    0 |   0 |
 -------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2700.2M, totSessionCpu=0:00:36 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_incr_postroute
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRGR-22              1  Design is already detail routed.         
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
*** Message Summary: 58 warning(s), 2 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:00:03.1/0:00:03.7 (0.8), totSession cpu/real = 0:00:36.1/0:00:49.9 (0.7), mem = 3196.6M
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> fit
<CMD> dumpToGIF images/visible/6_filler_cells.gif
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> dumpToGIF images/notvisible/6_filler_cells.gif
<CMD> verifyConnectivity -type regular -geomConnect -error 1000 -warning 50 >> check/geom1.txt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Apr  7 17:29:03 2025

Design Name: carry_skip4_32bits
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (79.1200, 77.7400)
Error Limit = 1000; Warning Limit = 50
Check specified nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Apr  7 17:29:03 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity -nets {VPWR VGND} -type all -error 1000 -warning 50 >> check/geom2.txt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Apr  7 17:29:03 2025

Design Name: carry_skip4_32bits
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (79.1200, 77.7400)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VPWR
*** Checking Net VGND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Apr  7 17:29:03 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 3196.6) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2240
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 278.0M)

<CMD> verify_drc >> check/drc.txt
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3474.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> saveDesign -mmmc2 outputs/innovus_db/mac_mem_placed.tcl
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/07 17:29:03, mem=2653.7M)
% Begin Save ccopt configuration ... (date=04/07 17:29:03, mem=2653.7M)
% End Save ccopt configuration ... (date=04/07 17:29:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2655.4M, current mem=2655.4M)
% Begin Save netlist data ... (date=04/07 17:29:03, mem=2655.4M)
Writing Binary DB to outputs/innovus_db/mac_mem_placed.tcl.dat/carry_skip4_32bits.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/07 17:29:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2655.5M, current mem=2655.5M)
Saving symbol-table file ...
Saving congestion map file outputs/innovus_db/mac_mem_placed.tcl.dat/carry_skip4_32bits.route.congmap.gz ...
% Begin Save AAE data ... (date=04/07 17:29:04, mem=2655.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/07 17:29:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2655.5M, current mem=2655.5M)
Saving preference file outputs/innovus_db/mac_mem_placed.tcl.dat/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=04/07 17:29:04, mem=2659.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/07 17:29:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2659.6M, current mem=2659.6M)
Saving PG file outputs/innovus_db/mac_mem_placed.tcl.dat/carry_skip4_32bits.pg.gz, version#2, (Created by Innovus v23.32-s091_1 on Mon Apr  7 17:29:04 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3183.2M) ***
*info - save blackBox cells to lef file outputs/innovus_db/mac_mem_placed.tcl.dat/carry_skip4_32bits.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/07 17:29:04, mem=2659.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/07 17:29:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2660.0M, current mem=2660.0M)
% Begin Save routing data ... (date=04/07 17:29:04, mem=2660.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3183.2M) ***
% End Save routing data ... (date=04/07 17:29:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2660.3M, current mem=2660.3M)
Saving property file outputs/innovus_db/mac_mem_placed.tcl.dat/carry_skip4_32bits.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3186.2M) ***
#Saving pin access data to file outputs/innovus_db/mac_mem_placed.tcl.dat/carry_skip4_32bits.apa ...
#
% Begin Save power constraints data ... (date=04/07 17:29:04, mem=2661.5M)
% End Save power constraints data ... (date=04/07 17:29:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2661.5M, current mem=2661.5M)
default_emulate_rc_corner
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Generated self-contained design mac_mem_placed.tcl.dat
default_emulate_libset_max
default_emulate_rc_corner
default_emulate_constraint_mode
../genus/to_innovus/cmn/carry_skip4_32bits.mmmc/modes/default_emulate_constraint_mode/default_emulate_constraint_mode.sdc.gz
#% End save design ... (date=04/07 17:29:05, total cpu=0:00:01.0, real=0:00:02.0, peak res=2664.8M, current mem=2664.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> defOut outputs/def/mac_mem.def
Writing DEF file 'outputs/def/mac_mem.def', current time is Mon Apr  7 17:29:05 2025 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
** NOTE: Created directory path 'outputs/def' for file 'outputs/def/mac_mem.def'.
DEF file 'outputs/def/mac_mem.def' is written, current time is Mon Apr  7 17:29:05 2025 ...
<CMD> setDrawView ameba
<CMD> fit
<CMD> dumpToGIF images/ameba/zoom0Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom1Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom2Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom3Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom4Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom5Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom6Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom7Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom8Test.gif
<CMD> zoomIn 1.1
<CMD> dumpToGIF images/ameba/zoom9Test.gif
<CMD> report_timing > reports/report_timing.rpt
<CMD> report_power > reports/report_power.rpt
env CDS_WORKAREA is set to /home/gme/guilherme.manske/TCC_inovame/innovus

Power Net Detected:
        Voltage	    Name
             0V	    VGND
           1.8V	    VPWR
Using Power View: default_emulate_view.
Set Default Frequency 100MHz.

Begin Power Analysis

             0V	    VGND
           1.8V	    VPWR

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT)
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 10%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 20%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 30%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 40%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 50%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 60%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 70%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 80%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 90%

Finished Levelizing
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT)

Starting Activity Propagation
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 10%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 20%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 30%

Finished Activity Propagation
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT)
 ... Calculating switching power
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 10%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 20%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 30%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 40%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 60%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 70%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 80%
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT): 90%

Finished Calculating power
2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.82MB/5066.94MB/2681.89MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2671.29MB/5066.94MB/2681.89MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.32-s091_1 (64bit) 07/30/2024 17:21 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-07 17:29:05 (2025-Apr-07 20:29:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: carry_skip4_32bits
*
*	Liberty Libraries used:
*	        default_emulate_view: /home/gme/guilherme.manske/sky130_workspace/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.08865089 	   27.6867%
Total Switching Power:       0.23154110 	   72.3130%
Total Leakage Power:         0.00000085 	    0.0003%
Total Power:                 0.32019284
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                             0           0           0           0           0
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.08865      0.2315   8.512e-07      0.3202         100
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                            0.08865      0.2315   8.512e-07      0.3202         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VPWR                      1.8    0.08865      0.2315   8.512e-07      0.3202         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: skip_loop[7].CSKIP2/FA1/g2 (sky130_fd_sc_hd__xor3_2):         0.007415
*              Highest Leakage Power: skip_loop[7].CSKIP2/FA1/g2 (sky130_fd_sc_hd__xor3_2):         1.59e-08
*                Total Cap:      3.14673e-12 F
*                Total instances in design:   279
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2671.29MB/5066.94MB/2681.89MB)

<CMD> report_area > reports/report_area.rpt
<CMD> report_area -detail -include_physical > reports/detailreport_area.rpt

*** Memory Usage v#1 (Current mem = 3214.656M, initial mem = 836.504M) ***
*** Message Summary: 327 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:00:37.4, real=0:00:52.0, mem=3214.7M) ---
