Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov  7 12:59:45 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file eval1_timing_summary_routed.rpt -pb eval1_timing_summary_routed.pb -rpx eval1_timing_summary_routed.rpx -warn_on_violation
| Design       : eval1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Inst_fsm7seg/Inst_enable190/q_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.431        0.000                      0                   19        0.324        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.431        0.000                      0                   19        0.324        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.806ns (70.730%)  route 0.747ns (29.270%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.365    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.699 r  Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.699    Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1_n_6
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.062    15.130    Inst_fsm7seg/Inst_enable190/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.711ns (69.599%)  route 0.747ns (30.401%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.365    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.604 r  Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.604    Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1_n_5
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[18]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.062    15.130    Inst_fsm7seg/Inst_enable190/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.695ns (69.400%)  route 0.747ns (30.600%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.365    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.588 r  Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.588    Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1_n_7
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.062    15.130    Inst_fsm7seg/Inst_enable190/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 1.692ns (69.620%)  route 0.738ns (30.380%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.576 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.576    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_6
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    Inst_fsm7seg/Inst_enable190/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 1.671ns (69.355%)  route 0.738ns (30.645%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.555 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.555    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[15]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    Inst_fsm7seg/Inst_enable190/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 1.597ns (68.384%)  route 0.738ns (31.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.481 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.481    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_5
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[14]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    Inst_fsm7seg/Inst_enable190/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.581ns (68.166%)  route 0.738ns (31.834%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.465 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.465    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_7
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[12]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    Inst_fsm7seg/Inst_enable190/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.578ns (68.124%)  route 0.738ns (31.875%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.462 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.462    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_6
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    Inst_fsm7seg/Inst_enable190/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.557ns (67.833%)  route 0.738ns (32.167%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.441 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.441    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_4
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    Inst_fsm7seg/Inst_enable190/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.483ns (66.761%)  route 0.738ns (33.239%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.145    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  Inst_fsm7seg/Inst_enable190/q_reg[1]/Q
                         net (fo=1, routed)           0.738     6.340    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.367 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.367    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    Inst_fsm7seg/Inst_enable190/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_fsm7seg/Inst_enable190/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.782    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  Inst_fsm7seg/Inst_enable190/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.827    Inst_fsm7seg/Inst_enable190/q[0]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_7
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    Inst_fsm7seg/Inst_enable190/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_fsm7seg/Inst_enable190/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.790    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[11]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    Inst_fsm7seg/Inst_enable190/q_reg[8]_i_1_n_4
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y23         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    Inst_fsm7seg/Inst_enable190/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_fsm7seg/Inst_enable190/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.792    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[3]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_4
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    Inst_fsm7seg/Inst_enable190/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Inst_fsm7seg/Inst_enable190/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.783    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[12]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_7
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    Inst_fsm7seg/Inst_enable190/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Inst_fsm7seg/Inst_enable190/q_reg[16]/Q
                         net (fo=1, routed)           0.176     1.783    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[16]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1_n_7
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    Inst_fsm7seg/Inst_enable190/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y22         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_fsm7seg/Inst_enable190/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.786    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[4]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_7
    SLICE_X62Y22         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y22         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    Inst_fsm7seg/Inst_enable190/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_fsm7seg/Inst_enable190/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.782    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  Inst_fsm7seg/Inst_enable190/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.827    Inst_fsm7seg/Inst_enable190/q[0]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.933 r  Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.933    Inst_fsm7seg/Inst_enable190/q_reg[0]_i_1_n_6
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y21         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    Inst_fsm7seg/Inst_enable190/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Inst_fsm7seg/Inst_enable190/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.783    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[12]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.934 r  Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.934    Inst_fsm7seg/Inst_enable190/q_reg[12]_i_1_n_6
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y24         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    Inst_fsm7seg/Inst_enable190/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Inst_fsm7seg/Inst_enable190/q_reg[16]/Q
                         net (fo=1, routed)           0.176     1.783    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[16]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.934 r  Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.934    Inst_fsm7seg/Inst_enable190/q_reg[16]_i_1_n_6
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y25         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[17]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    Inst_fsm7seg/Inst_enable190/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Inst_fsm7seg/Inst_enable190/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm7seg/Inst_enable190/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y22         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_fsm7seg/Inst_enable190/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.786    Inst_fsm7seg/Inst_enable190/q_reg_n_0_[4]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    Inst_fsm7seg/Inst_enable190/q_reg[4]_i_1_n_6
    SLICE_X62Y22         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    Inst_fsm7seg/Inst_enable190/clk
    SLICE_X62Y22         FDRE                                         r  Inst_fsm7seg/Inst_enable190/q_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    Inst_fsm7seg/Inst_enable190/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   Inst_fsm7seg/Inst_enable190/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Inst_fsm7seg/Inst_enable190/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Inst_fsm7seg/Inst_enable190/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   Inst_fsm7seg/Inst_enable190/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   Inst_fsm7seg/Inst_enable190/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   Inst_fsm7seg/Inst_enable190/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   Inst_fsm7seg/Inst_enable190/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Inst_fsm7seg/Inst_enable190/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Inst_fsm7seg/Inst_enable190/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   Inst_fsm7seg/Inst_enable190/q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   Inst_fsm7seg/Inst_enable190/q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Inst_fsm7seg/Inst_enable190/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Inst_fsm7seg/Inst_enable190/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   Inst_fsm7seg/Inst_enable190/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   Inst_fsm7seg/Inst_enable190/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   Inst_fsm7seg/Inst_enable190/q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   Inst_fsm7seg/Inst_enable190/q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Inst_fsm7seg/Inst_enable190/q_reg[4]/C



