# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Traffic.srcs/sources_1/imports/mlk_traffic/Traffic.vhd" \
"../../../../Traffic.srcs/sim_1/imports/mlk_traffic/Traffic_TB.vhd" \

# Do not sort compile order
nosort
