{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "half_adder_test": {
            "xQL2a_d": {
                "bytes": 10706,
                "mode": 4,
                "mod": "half_adder_test",
                "out": "xQL2a_d.o",
                "checksum": 0,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7686,
                "mode": 4,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        },
        "timeunit": {
            "H0Y6L_d": {
                "bytes": 8072,
                "mode": 4,
                "mod": "timeunit",
                "checksum": 0,
                "archive": "archive.2/_prev_archive_1.a",
                "out": "H0Y6L_d.o"
            }
        }
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CompileProcesses": [
        "cgproc.39073.json"
    ],
    "NameTable": {
        "timeunit": [
            "timeunit",
            "H0Y6L",
            "module",
            1
        ],
        "half_adder_test": [
            "half_adder_test",
            "xQL2a",
            "module",
            4
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            3
        ]
    },
    "Misc": {
        "daidir_abs": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/half_adder/simv.daidir",
        "csrc_abs": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/half_adder/csrc",
        "cwd": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/half_adder",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.2"
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 62624,
            "ru_stime_sec": 0.055885999999999998,
            "ru_utime_sec": 0.052721999999999998,
            "ru_nivcsw": 3,
            "ru_minflt": 21552,
            "ru_majflt": 0,
            "ru_nvcsw": 407
        },
        "ru_childs_end": {
            "ru_maxrss_kb": 19884,
            "ru_stime_sec": 0.016247999999999999,
            "ru_utime_sec": 0.0060949999999999997,
            "ru_nivcsw": 18,
            "ru_minflt": 4968,
            "ru_majflt": 0,
            "ru_nvcsw": 29
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 19532,
            "ru_stime_sec": 0.013377999999999999,
            "ru_utime_sec": 0.0060949999999999997,
            "ru_nivcsw": 16,
            "ru_minflt": 4362,
            "ru_majflt": 0,
            "ru_nvcsw": 24
        },
        "nQuads": 122,
        "nMops": 258,
        "CodeGen(%)": 8.9319952325842547,
        "Frontend(%)": 91.068004767415744,
        "totalObjSize": 99124,
        "ru_self_end": {
            "ru_maxrss_kb": 67676,
            "ru_stime_sec": 0.066164000000000001,
            "ru_utime_sec": 0.057893,
            "ru_nivcsw": 3,
            "ru_minflt": 23592,
            "ru_majflt": 0,
            "ru_nvcsw": 539
        },
        "outputSizePerQuad": 812.49180327868851,
        "peak_mem_kb": 269752
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 99124,
        "archive": "archive.2/_39073_archive_1.a"
    },
    "CurCompileModules": [
        "...MASTER...",
        "timeunit",
        "half_adder_test"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}