;redcode
;assert 1
	SPL 0, <922
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @124, 160
	MOV @-127, @100
	JMP 12, #10
	SUB @127, 106
	DJN -1, @-20
	MOV -7, <-20
	MOV @-127, @100
	SUB @127, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @10
	MOV @-127, @100
	MOV @-327, @100
	MOV @-127, @100
	MOV @-127, @100
	MOV @-127, @100
	SLT 721, -0
	MOV 12, @10
	MOV -1, <-20
	SUB @121, 106
	DJN @72, #200
	JMP <121, 106
	JMP 12, #10
	SUB 1, <1
	JMP 0, <2
	SLT @3, 0
	MOV #42, @200
	DJN <0, -0
	MOV -1, <-20
	SUB #72, @200
	SUB @127, 106
	SLT 721, -8
	MOV 27, @12
	MOV 27, @12
	SLT 721, -8
	MOV 421, 0
	MOV 421, 0
	MOV -7, <-20
	ADD 3, 221
	CMP -277, <-126
	MOV 421, 0
	MOV 421, 0
	MOV -1, <-20
	CMP -277, <-126
	CMP -277, <-126
	MOV -7, <-20
