
---------- Begin Simulation Statistics ----------
final_tick                               877535328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94206                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739300                       # Number of bytes of host memory used
host_op_rate                                    94509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10811.50                       # Real time elapsed on the host
host_tick_rate                               81166862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018506366                       # Number of instructions simulated
sim_ops                                    1021788031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.877535                       # Number of seconds simulated
sim_ticks                                877535328000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.775394                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              117894571                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           135861753                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11527913                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186845289                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15342981                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15440806                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           97825                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236624813                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662597                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819881                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7216129                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014510                       # Number of branches committed
system.cpu0.commit.bw_lim_events             21743206                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466179                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       52705325                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892404019                       # Number of instructions committed
system.cpu0.commit.committedOps             893226111                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1605019450                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.556520                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.272077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1154655798     71.94%     71.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    268716324     16.74%     88.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70540985      4.40%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     65208779      4.06%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15050790      0.94%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4517831      0.28%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1036642      0.06%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3549095      0.22%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     21743206      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1605019450                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341080                       # Number of function calls committed.
system.cpu0.commit.int_insts                863514497                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412436                       # Number of loads committed
system.cpu0.commit.membars                    1641846                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641852      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117049     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232309     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761122     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893226111                       # Class of committed instruction
system.cpu0.commit.refs                     390993459                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892404019                       # Number of Instructions Simulated
system.cpu0.committedOps                    893226111                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.935741                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.935741                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            181095977                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4315739                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           116955659                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             965023462                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               749162187                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                676999007                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7224951                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9873744                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2602054                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236624813                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                175062437                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    873630343                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3998256                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     987551798                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23073502                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136978                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         731916882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         133237552                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571678                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1617084176                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901588                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               918100125     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               523337588     32.36%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91689036      5.67%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67143468      4.15%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8913458      0.55%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3996267      0.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  567116      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309652      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27466      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1617084176                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      110378734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7253459                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226338083                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534296                       # Inst execution rate
system.cpu0.iew.exec_refs                   407361082                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112135893                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158774574                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302184293                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2014643                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3175040                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116407895                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          945919759                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295225189                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6218700                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            922977018                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                672517                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2032694                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7224951                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3653476                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        34134                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13029770                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13432                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9164                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3325199                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21771857                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5826872                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9164                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       745722                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6507737                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                370926840                       # num instructions consuming a value
system.cpu0.iew.wb_count                    915374868                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.905984                       # average fanout of values written-back
system.cpu0.iew.wb_producers                336053738                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529896                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     915408796                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1125710023                       # number of integer regfile reads
system.cpu0.int_regfile_writes              584515410                       # number of integer regfile writes
system.cpu0.ipc                              0.516598                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.516598                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643356      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            505741752     54.43%     54.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838350      0.84%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639151      0.18%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299462321     32.23%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          112870739     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             929195719                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     949366                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001022                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 142911     15.05%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                720419     75.88%     90.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                86034      9.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             928501677                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3476474723                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    915374818                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        998621442                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 939884440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                929195719                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6035319                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       52693644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            49846                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3569140                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31897868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1617084176                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.574612                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.792591                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          933447423     57.72%     57.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          489877021     30.29%     88.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          151815329      9.39%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33980080      2.10%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6909674      0.43%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             519413      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             287068      0.02%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             195713      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              52455      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1617084176                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537896                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16863550                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2631998                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302184293                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116407895                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1520                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1727462910                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27607763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166687049                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159793                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3782246                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               758854514                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5672105                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8230                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1166420691                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             957062713                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          614742924                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                668872602                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4827033                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7224951                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15322277                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45583126                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1166420647                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        122783                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4646                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9733625                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4595                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2529188466                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1903932285                       # The number of ROB writes
system.cpu0.timesIdled                       25150382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1487                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.320000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10786749                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12792634                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2916856                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17308518                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            250133                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         365603                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          115470                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19815070                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24903                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819649                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2012060                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299916                       # Number of branches committed
system.cpu1.commit.bw_lim_events               719437                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29349914                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41845311                       # Number of instructions committed
system.cpu1.commit.committedOps              42665175                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    226608356                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.188277                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.780849                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    206720811     91.22%     91.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9844530      4.34%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4008687      1.77%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3775574      1.67%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       692299      0.31%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       211047      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       555175      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        80796      0.04%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       719437      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    226608356                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317288                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40179773                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552250                       # Number of loads committed
system.cpu1.commit.membars                    1639386                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639386      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988227     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371899     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665522      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42665175                       # Class of committed instruction
system.cpu1.commit.refs                      16037433                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41845311                       # Number of Instructions Simulated
system.cpu1.committedOps                     42665175                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.551801                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.551801                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170949925                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               908351                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9658226                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80451343                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17243725                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39041633                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2013115                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               939897                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2229895                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19815070                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13600976                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    212647794                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               490124                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      90018661                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5835822                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.085293                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15912575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11036882                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.387482                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         231478293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.401062                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.894648                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176789252     76.37%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31822791     13.75%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14709853      6.35%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4483811      1.94%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  933845      0.40%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2110325      0.91%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  569548      0.25%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32006      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26862      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           231478293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         838561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2049959                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13340321                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.223940                       # Inst execution rate
system.cpu1.iew.exec_refs                    18054030                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5263135                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155741997                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19903289                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2021147                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1260038                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8093954                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72001046                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12790895                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1755240                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52024992                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                765677                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1110712                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2013115                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2657218                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        28092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          194178                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12772                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2117                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1936                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8351039                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3608771                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2117                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       641505                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1408454                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25708529                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51203029                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.792967                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20386021                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.220402                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51227099                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67067133                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31996241                       # number of integer regfile writes
system.cpu1.ipc                              0.180122                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.180122                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639605      3.05%      3.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33498796     62.29%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14052662     26.13%     91.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4589014      8.53%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53780232                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     868313                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016146                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 127371     14.67%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                666501     76.76%     91.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                74439      8.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53008926                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         339962706                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51203017                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101337978                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65941657                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53780232                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6059389                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29335870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            55662                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3599705                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20735108                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    231478293                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.232334                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          196289267     84.80%     84.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23515805     10.16%     94.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7383834      3.19%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2581460      1.12%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1181739      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             260483      0.11%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             165827      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70978      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28900      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      231478293                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.231495                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12736666                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2279317                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19903289                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8093954                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu1.numCycles                       232316854                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1522746972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162806837                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27215013                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3793984                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19885783                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                873236                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10085                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96057996                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75984058                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48578353                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37804417                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3599292                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2013115                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8940574                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21363340                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96057984                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27567                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               878                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8503877                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           876                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   297902825                       # The number of ROB reads
system.cpu1.rob.rob_writes                  148905763                       # The number of ROB writes
system.cpu1.timesIdled                          25605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.277638                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9264927                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10495214                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2003130                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14234999                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            253042                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         314692                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           61650                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16606734                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24912                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819665                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1580584                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10232347                       # Number of branches committed
system.cpu2.commit.bw_lim_events               578108                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459694                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17227694                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41661432                       # Number of instructions committed
system.cpu2.commit.committedOps              42481307                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    226346448                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.187683                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777562                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    206703643     91.32%     91.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9610850      4.25%     95.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3914924      1.73%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3770060      1.67%     98.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       682298      0.30%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       224308      0.10%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       780966      0.35%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        81291      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       578108      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    226346448                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318195                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40003634                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491307                       # Number of loads committed
system.cpu2.commit.membars                    1639399                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639399      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24877391     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310972     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653404      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42481307                       # Class of committed instruction
system.cpu2.commit.refs                      15964388                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41661432                       # Number of Instructions Simulated
system.cpu2.committedOps                     42481307                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.528252                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.528252                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            181219077                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               427144                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8618431                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              65825887                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13418285                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31018209                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1581588                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               742809                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2198562                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16606734                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10612185                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    215298328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               361287                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      71734645                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4008268                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.072104                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12133246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9517969                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.311463                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         229435721                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.320072                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.786975                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               184493273     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27163206     11.84%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11453548      4.99%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3941995      1.72%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  750434      0.33%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1345291      0.59%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  230460      0.10%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31380      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26134      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           229435721                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         879182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1619809                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12092289                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.216197                       # Inst execution rate
system.cpu2.iew.exec_refs                    18009753                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5239264                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163262925                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16089045                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1270541                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1153900                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6665230                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59701691                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12770489                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1691558                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49793463                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                755948                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1130540                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1581588                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2828427                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        28413                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          187729                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11732                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2026                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1857                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4597738                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2192149                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2026                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       533302                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1086507                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24602415                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48965917                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.800208                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19687047                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.212604                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48988954                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63718333                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31031807                       # number of integer regfile writes
system.cpu2.ipc                              0.180889                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.180889                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639619      3.18%      3.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31248322     60.69%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.88% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14030447     27.25%     91.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4566485      8.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51485021                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     861860                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016740                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 122075     14.16%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                665230     77.19%     91.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                74553      8.65%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50707248                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         333320694                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48965905                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         76923074                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  55891575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51485021                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3810116                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17220383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            53097                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1350422                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10997285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    229435721                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.224398                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.650320                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          195887084     85.38%     85.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22328265      9.73%     95.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7020943      3.06%     98.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2526138      1.10%     99.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1213595      0.53%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             202378      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             158986      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              70386      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27946      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      229435721                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.223542                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8910962                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1613328                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16089045                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6665230                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu2.numCycles                       230314903                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1524748924                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171803968                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27111360                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5286758                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15384132                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                698725                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7660                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             80415147                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63076586                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40216595                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30499352                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3650784                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1581588                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10141185                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13105235                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        80415135                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25496                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10450106                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           800                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   285476236                       # The number of ROB reads
system.cpu2.rob.rob_writes                  122512902                       # The number of ROB writes
system.cpu2.timesIdled                          24577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.053985                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11363927                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11830771                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3067740                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17289909                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            225137                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         336620                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          111483                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20373459                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22126                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819643                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2208338                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10575101                       # Number of branches committed
system.cpu3.commit.bw_lim_events               619317                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459648                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       28531262                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42595604                       # Number of instructions committed
system.cpu3.commit.committedOps              43415438                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    229109268                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.189497                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.773516                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    208689674     91.09%     91.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10125767      4.42%     95.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4067268      1.78%     97.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3938592      1.72%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       741530      0.32%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       231143      0.10%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       608851      0.27%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        87126      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       619317      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    229109268                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292239                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40875683                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834686                       # Number of loads committed
system.cpu3.commit.membars                    1639347                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639347      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25386746     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654329     29.15%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3734875      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43415438                       # Class of committed instruction
system.cpu3.commit.refs                      16389216                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42595604                       # Number of Instructions Simulated
system.cpu3.committedOps                     43415438                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.511655                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.511655                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            171536785                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               866129                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10066936                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              81651283                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                17829424                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40487400                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2209296                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               947580                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2064771                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20373459                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 13977454                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    214989954                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               625513                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      91673228                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6137396                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086780                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          16069023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11589064                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.390477                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         234127676                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.404036                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.905822                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               178271592     76.14%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                32894676     14.05%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15143459      6.47%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4030976      1.72%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  716748      0.31%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2049568      0.88%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  963864      0.41%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   30885      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25908      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           234127676                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         644611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2250871                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13414850                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.224174                       # Inst execution rate
system.cpu3.iew.exec_refs                    18593680                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5370314                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              156755336                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19777801                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1961289                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1342779                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8114215                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71927244                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13223366                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1858381                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52629959                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                947022                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1415707                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2209296                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3164743                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        29633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          198616                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15109                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1880                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1637                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7943115                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3559685                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1880                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       791401                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1459470                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25635114                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51759528                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.794012                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20354579                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.220467                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51786589                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67721896                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32354647                       # number of integer regfile writes
system.cpu3.ipc                              0.181434                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.181434                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639580      3.01%      3.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33606916     61.68%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14540964     26.69%     91.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4700735      8.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54488340                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     865777                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015889                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 121628     14.05%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                669399     77.32%     91.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                74748      8.63%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53714523                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         344024210                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51759516                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        100439974                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66049880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54488340                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5877364                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       28511805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            54103                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3417716                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20108890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    234127676                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.232729                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658949                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          198650049     84.85%     84.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23411407     10.00%     94.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7690253      3.28%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2665330      1.14%     99.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1240591      0.53%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             210787      0.09%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             159661      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              70612      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28986      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      234127676                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.232090                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12191815                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2303052                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19777801                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8114215                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    233                       # number of misc regfile reads
system.cpu3.numCycles                       234772287                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1520291884                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              163733915                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27608899                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3211861                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                20403490                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                964377                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 8371                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             96666355                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              76473431                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49043174                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39356585                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3934829                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2209296                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8396415                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21434275                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        96666343                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27975                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               901                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7034438                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           898                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   300435260                       # The number of ROB reads
system.cpu3.rob.rob_writes                  148916476                       # The number of ROB writes
system.cpu3.timesIdled                          17413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1024076                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                22967                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1131781                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12404439                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4489696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8901841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       630825                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       100312                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     53103151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4645423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106575371                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4745735                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1783292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3021527                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1390521                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1051                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            527                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2704170                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2704143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1783292                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           745                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13389268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13389268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    480573568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               480573568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1451                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4489785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4489785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4489785                       # Request fanout histogram
system.membus.respLayer1.occupancy        23979581296                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22249075637                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      5644700400                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32879805846.760841                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 270519781000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   115500774000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 762034554000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10564733                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10564733                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10564733                       # number of overall hits
system.cpu2.icache.overall_hits::total       10564733                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        47452                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         47452                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        47452                       # number of overall misses
system.cpu2.icache.overall_misses::total        47452                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1304300500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1304300500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1304300500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1304300500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10612185                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10612185                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10612185                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10612185                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004471                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004471                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004471                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004471                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 27486.733963                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 27486.733963                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 27486.733963                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 27486.733963                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        37702                       # number of writebacks
system.cpu2.icache.writebacks::total            37702                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9718                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9718                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9718                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9718                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        37734                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        37734                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        37734                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        37734                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1003787000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1003787000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1003787000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1003787000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003556                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003556                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003556                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003556                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 26601.658981                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26601.658981                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 26601.658981                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26601.658981                       # average overall mshr miss latency
system.cpu2.icache.replacements                 37702                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10564733                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10564733                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        47452                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        47452                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1304300500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1304300500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10612185                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10612185                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004471                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004471                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 27486.733963                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 27486.733963                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9718                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9718                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        37734                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        37734                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1003787000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1003787000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 26601.658981                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26601.658981                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987341                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10421018                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            37702                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           276.404912                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343404000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987341                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999604                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999604                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21262104                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21262104                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13779969                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13779969                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13779969                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13779969                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2324477                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2324477                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2324477                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2324477                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 214404191086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 214404191086                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 214404191086                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 214404191086                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16104446                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16104446                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16104446                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16104446                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.144338                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.144338                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.144338                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.144338                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92237.604883                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92237.604883                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92237.604883                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92237.604883                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1666634                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       214177                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            29628                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2532                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.251991                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    84.588073                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012129                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012129                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1719570                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1719570                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1719570                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1719570                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604907                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604907                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604907                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604907                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  58417326934                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  58417326934                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  58417326934                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  58417326934                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037561                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037561                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037561                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037561                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 96572.410195                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96572.410195                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 96572.410195                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96572.410195                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012129                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11120243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11120243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1331197                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1331197                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 116328564000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 116328564000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12451440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12451440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.106911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.106911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87386.437920                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87386.437920                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1035099                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1035099                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296098                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296098                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  24576826500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  24576826500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023780                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023780                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83002.338753                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83002.338753                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2659726                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2659726                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       993280                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       993280                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  98075627086                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  98075627086                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3653006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3653006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.271908                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.271908                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 98739.154202                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98739.154202                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       684471                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       684471                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308809                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308809                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33840500434                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33840500434                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084536                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084536                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109583.918973                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109583.918973                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          360                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          360                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          172                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5765000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5765000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.323308                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.323308                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33517.441860                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33517.441860                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           54                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.101504                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.101504                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5462.962963                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5462.962963                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1076500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1076500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.459103                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.459103                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6186.781609                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6186.781609                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       950500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       950500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.451187                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.451187                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5558.479532                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5558.479532                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       515500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       515500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       470500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       470500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400534                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400534                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419131                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419131                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44949265000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44949265000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819665                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819665                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511344                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511344                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107243.952368                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107243.952368                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419131                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419131                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44530134000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44530134000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511344                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511344                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106243.952368                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106243.952368                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.208614                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15205026                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023852                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.850805                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343415500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.208614                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.881519                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.881519                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34873923                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34873923                       # Number of data accesses
system.cpu3.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6030151543.650794                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34014715961.047421                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 270519774500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   117736233500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 759799094500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     13942248                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13942248                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     13942248                       # number of overall hits
system.cpu3.icache.overall_hits::total       13942248                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        35206                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         35206                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        35206                       # number of overall misses
system.cpu3.icache.overall_misses::total        35206                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    965727000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    965727000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    965727000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    965727000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     13977454                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13977454                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     13977454                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13977454                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002519                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002519                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002519                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002519                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 27430.750440                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27430.750440                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 27430.750440                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27430.750440                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          351                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        27923                       # number of writebacks
system.cpu3.icache.writebacks::total            27923                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7251                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7251                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7251                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7251                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        27955                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        27955                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        27955                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        27955                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    747552500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    747552500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    747552500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    747552500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002000                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002000                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 26741.280630                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26741.280630                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 26741.280630                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 26741.280630                       # average overall mshr miss latency
system.cpu3.icache.replacements                 27923                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     13942248                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13942248                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        35206                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        35206                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    965727000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    965727000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     13977454                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13977454                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002519                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002519                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 27430.750440                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27430.750440                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7251                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7251                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        27955                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        27955                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    747552500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    747552500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 26741.280630                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26741.280630                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987134                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13834133                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            27923                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           495.438635                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350167000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987134                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         27982863                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        27982863                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14241311                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14241311                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14241311                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14241311                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2375760                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2375760                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2375760                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2375760                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 222037162173                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 222037162173                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 222037162173                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 222037162173                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16617071                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16617071                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16617071                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16617071                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.142971                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.142971                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.142971                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.142971                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 93459.424425                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93459.424425                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 93459.424425                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93459.424425                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1646160                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       265197                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            30038                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3234                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.802583                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.002783                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024431                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024431                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1762254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1762254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1762254                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1762254                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613506                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613506                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613506                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613506                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  58872112971                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  58872112971                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  58872112971                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58872112971                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036920                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036920                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036920                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036920                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 95960.125852                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95960.125852                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 95960.125852                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95960.125852                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024431                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11505487                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11505487                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1377122                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1377122                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 120526894500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 120526894500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12882609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12882609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.106898                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.106898                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87520.854725                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87520.854725                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1076811                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1076811                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       300311                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       300311                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  24597381500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  24597381500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023311                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023311                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 81906.362071                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81906.362071                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2735824                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2735824                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       998638                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       998638                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 101510267673                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 101510267673                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3734462                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3734462                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.267411                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.267411                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101648.713220                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101648.713220                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       685443                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       685443                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313195                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313195                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34274731471                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34274731471                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083866                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083866                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 109435.755587                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 109435.755587                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          367                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5007000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5007000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.336347                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.336347                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26919.354839                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26919.354839                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       302500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.099458                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.099458                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         5500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1246500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1246500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          393                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.458015                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.458015                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         6925                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         6925                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1099500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1099500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.447837                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.447837                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6247.159091                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6247.159091                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       380500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       380500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       351500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       351500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396713                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396713                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422930                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422930                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45184638000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45184638000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819643                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819643                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515993                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515993                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106837.155085                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106837.155085                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422929                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422929                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44761708000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44761708000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515992                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515992                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105837.405333                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105837.405333                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.627212                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15675005                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036187                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.127583                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350178500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.627212                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.894600                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.894600                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35911534                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35911534                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1380388650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3577837102.736427                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11506933000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   863731441500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13803886500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    146306128                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       146306128                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    146306128                       # number of overall hits
system.cpu0.icache.overall_hits::total      146306128                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28756309                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28756309                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28756309                       # number of overall misses
system.cpu0.icache.overall_misses::total     28756309                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 374739213499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 374739213499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 374739213499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 374739213499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    175062437                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    175062437                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    175062437                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    175062437                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.164263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.164263                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.164263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.164263                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13031.547738                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13031.547738                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13031.547738                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13031.547738                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2657                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.203704                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27127902                       # number of writebacks
system.cpu0.icache.writebacks::total         27127902                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1628373                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1628373                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1628373                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1628373                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27127936                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27127936                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27127936                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27127936                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 331954955000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 331954955000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 331954955000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 331954955000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.154961                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.154961                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.154961                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.154961                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12236.646201                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12236.646201                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12236.646201                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12236.646201                       # average overall mshr miss latency
system.cpu0.icache.replacements              27127902                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    146306128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      146306128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28756309                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28756309                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 374739213499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 374739213499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    175062437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    175062437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.164263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.164263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13031.547738                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13031.547738                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1628373                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1628373                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27127936                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27127936                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 331954955000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 331954955000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.154961                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.154961                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12236.646201                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12236.646201                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999933                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          173433804                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27127902                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.393189                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999933                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        377252808                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       377252808                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    359748087                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       359748087                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    359748087                       # number of overall hits
system.cpu0.dcache.overall_hits::total      359748087                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28745624                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28745624                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28745624                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28745624                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 611116400961                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 611116400961                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 611116400961                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 611116400961                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388493711                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388493711                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388493711                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388493711                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.073993                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.073993                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.073993                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.073993                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21259.458517                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21259.458517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21259.458517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21259.458517                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1955240                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       108014                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            38667                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1317                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.566116                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.015186                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22981415                       # number of writebacks
system.cpu0.dcache.writebacks::total         22981415                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6171932                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6171932                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6171932                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6171932                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22573692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22573692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22573692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22573692                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 349377056949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 349377056949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 349377056949                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 349377056949                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058106                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15477.178343                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15477.178343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15477.178343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15477.178343                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22981415                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    255239654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      255239654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23495874                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23495874                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 437119636500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 437119636500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278735528                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278735528                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.084295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.084295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18604.102001                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18604.102001                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4125282                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4125282                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19370592                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19370592                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 274052875000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 274052875000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14147.883296                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14147.883296                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104508433                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104508433                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5249750                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5249750                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 173996764461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 173996764461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758183                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758183                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047830                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047830                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33143.819127                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33143.819127                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2046650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2046650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3203100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3203100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  75324181949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  75324181949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23516.025709                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23516.025709                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1739                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1739                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1340                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1340                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10805500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10805500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435206                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435206                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8063.805970                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8063.805970                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1308                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1308                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1423500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1423500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44484.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44484.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2758                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2758                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          199                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          199                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1243000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1243000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2957                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2957                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.067298                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067298                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6246.231156                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6246.231156                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          196                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          196                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1047000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1047000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.066283                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.066283                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5341.836735                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5341.836735                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417415                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417415                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45345791000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45345791000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819881                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819881                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108634.790317                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108634.790317                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417415                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417415                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44928376000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44928376000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509117                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509117                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107634.790317                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107634.790317                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.960499                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          383145969                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22990826                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.665168                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.960499                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801630114                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801630114                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27077127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21868074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               32117                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              144217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               31827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              147439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               23460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              157357                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49481618                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27077127                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21868074                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              32117                       # number of overall hits
system.l2.overall_hits::.cpu1.data             144217                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              31827                       # number of overall hits
system.l2.overall_hits::.cpu2.data             147439                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              23460                       # number of overall hits
system.l2.overall_hits::.cpu3.data             157357                       # number of overall hits
system.l2.overall_hits::total                49481618                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             50808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1112870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            867862                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            864571                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            866426                       # number of demand (read+write) misses
system.l2.demand_misses::total                3778430                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            50808                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1112870                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5491                       # number of overall misses
system.l2.overall_misses::.cpu1.data           867862                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5907                       # number of overall misses
system.l2.overall_misses::.cpu2.data           864571                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4495                       # number of overall misses
system.l2.overall_misses::.cpu3.data           866426                       # number of overall misses
system.l2.overall_misses::total               3778430                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4380755496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 120089776897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    535947490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  99437813774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    580104490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  99264440302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    437488489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  99850153837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     424576480775                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4380755496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 120089776897                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    535947490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  99437813774                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    580104490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  99264440302                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    437488489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  99850153837                       # number of overall miss cycles
system.l2.overall_miss_latency::total    424576480775                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27127935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22980944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1012079                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           37734                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012010                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           27955                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1023783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53260048                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27127935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22980944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1012079                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          37734                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012010                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          27955                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1023783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53260048                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.048426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.146006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.857504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.156543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.854311                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.160794                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.846298                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070943                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.048426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.146006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.857504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.156543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.854311                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.160794                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.846298                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070943                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86221.766179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107909.977713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97604.714988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114577.909592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98206.278991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114813.520581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97327.806229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115243.718260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112368.491880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86221.766179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107909.977713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97604.714988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114577.909592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98206.278991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114813.520581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97327.806229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115243.718260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112368.491880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             608508                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     12815                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.484042                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    327969                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3021527                       # number of writebacks
system.l2.writebacks::total                   3021527                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          17494                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            693                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            760                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          13811                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            696                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          13520                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               61452                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         17494                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           693                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           760                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         13811                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           696                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         13520                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              61452                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1095376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       853735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       850760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       852906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3716978                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1095376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       853735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       850760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       852906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       778254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4495232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3848774496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 107552152538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    436711492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  89621183951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    471234491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  89475586973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    346063491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  89999288969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 381750996401                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3848774496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 107552152538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    436711492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  89621183951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    471234491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  89475586973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    346063491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  89999288969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  80059421588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 461810417989                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.047665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.127579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.843546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.136402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.840664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.135897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.833093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069789                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.047665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.127579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.843546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.136402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.840664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.135897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.833093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084402                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76278.306201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98187.428370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91019.485619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104975.412688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91555.176025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105171.360869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91093.311661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 105520.759578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102704.669331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76278.306201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98187.428370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91019.485619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104975.412688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91555.176025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105171.360869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91093.311661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 105520.759578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102870.555870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102733.389064                       # average overall mshr miss latency
system.l2.replacements                        9142900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6140438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6140438                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6140438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6140438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46859090                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46859090                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46859090                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46859090                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       778254                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         778254                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  80059421588                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  80059421588                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102870.555870                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102870.555870                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                107                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1322000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1322000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.976190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.238095                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.071429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.361111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.563158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16121.951220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12355.140187                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1652000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       200500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       269500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2162500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.976190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.238095                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.071429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.361111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.563158                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20146.341463                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20730.769231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20210.280374                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.297297                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.363636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.457143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.353383                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       166500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       228000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       245500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       321499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       961499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.297297                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.363636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.457143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.353383                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20727.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20458.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20093.687500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20457.425532                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2864715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            54173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            55643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            59386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3033917                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         752012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         661552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         660843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         664776                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2739183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  83774395256                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76418311707                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  76350240215                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  76975042725                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  313517989903                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3616727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5773100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.207926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.924310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.922339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.917993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111400.343686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115513.688579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115534.612934                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115790.947214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114456.752215                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        11497                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         8124                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         8170                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            35963                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       740515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       653380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       652719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       656606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2703220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  75196196826                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69059885286                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  68965901802                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  69499787791                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 282721771705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.204747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.912893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.911000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.906711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101545.811801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105696.356310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105659.405965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105847.019051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104587.037572                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27077127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         32117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         31827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         23460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27164531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        50808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            66701                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4380755496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    535947490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    580104490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    437488489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5934295965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27127935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        37734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        27955                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27231232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.146006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.156543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.160794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86221.766179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97604.714988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98206.278991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97327.806229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88968.620635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          351                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          693                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          760                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          696                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2500                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        64201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3848774496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    436711492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    471234491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    346063491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5102783970                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.127579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.136402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.135897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76278.306201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91019.485619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91555.176025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91093.311661                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79481.378327                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     19003359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        90044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        91796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        97971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19283170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       360858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       206310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       203728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       201650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          972546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  36315381641                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  23019502067                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  22914200087                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  22875111112                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 105124194907                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19364217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       299621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20255716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.018635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.696161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.689379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.673017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100636.210479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111577.248156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112474.476199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 113439.678215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108091.745693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5997                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5955                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5687                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5350                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        22989                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       354861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       200355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       198041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       196300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       949557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  32355955712                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20561298665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  20509685171                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  20499501178                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93926440726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.676066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.670135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.655161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91179.238383                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102624.335130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103562.823713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104429.450728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98916.063729                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          180                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           97                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           97                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          100                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               474                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          256                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          232                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          201                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          216                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             905                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3388987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3436978                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      3054477                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2078486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11958928                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          436                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          329                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          298                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          316                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1379                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.587156                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.705167                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.674497                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.683544                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.656273                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13238.230469                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14814.560345                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 15196.402985                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  9622.620370                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13214.285083                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          164                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          211                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          185                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          163                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          741                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4239477                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3860466                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3378978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3729975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     15208896                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.483945                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.562310                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.546980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.575949                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.537346                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20092.308057                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20867.383784                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20729.926380                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20494.368132                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20524.825911                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999881                       # Cycle average of tags in use
system.l2.tags.total_refs                   106969131                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9143534                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.698883                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.943548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.633075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.632886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.041743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.034280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.038720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.026554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.124588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.493659                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.467868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.088017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.242088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 859233822                       # Number of tag accesses
system.l2.tags.data_accesses                859233822                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3229184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70120192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        307072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54654912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        329408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      54465408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        243136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      54600128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     49246400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          287195840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3229184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       307072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       329408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       243136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4108800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193377728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193377728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1095628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         853983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         851022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         853127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       769475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4487435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3021527                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3021527                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3679834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         79905834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           349926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         62282293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           375379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         62066342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           277067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         62219863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     56118994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             327275530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3679834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       349926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       375379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       277067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4682205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      220364607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220364607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      220364607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3679834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        79905834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          349926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        62282293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          375379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        62066342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          277067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        62219863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     56118994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            547640138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2986914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1053766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    849522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    846446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    846983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    767911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002734749250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9110944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2814168                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4487435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3021527                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4487435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3021527                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  58607                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34613                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            256687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            236773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            226552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            261739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            423386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            307461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            263893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            275415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            325474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           299088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           299729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           227180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           241631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           236684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           283959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            191023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            172052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            208172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           226647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           212105                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 199079704680                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22144140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            282120229680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44950.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63700.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1883923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597667                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4487435                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3021527                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1037482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1166280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  937323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  544795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  190279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   76733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   54957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   41776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   41794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  49893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  64219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  49248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  34063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  24418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 169912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 204997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 209588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 206014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 188935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3934118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.638220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.835188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.275647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2927235     74.41%     74.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       620184     15.76%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       163627      4.16%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        81764      2.08%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32736      0.83%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18296      0.47%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13503      0.34%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10949      0.28%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65824      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3934118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.981860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.703220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.629415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184670    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.174099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.161404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.678558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171416     92.82%     92.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              799      0.43%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8343      4.52%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2704      1.46%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              877      0.47%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              305      0.17%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              134      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               56      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              283444992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3750848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191160768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               287195840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193377728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       323.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    327.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  877535233000                       # Total gap between requests
system.mem_ctrls.avgGap                     116865.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3229184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     67441024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       307072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54369408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       329408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54172544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       243136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     54206912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     49146304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191160768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3679833.616909381002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 76852773.726734787226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 349925.513198256085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 61956944.940226949751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 375378.619514677790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 61732607.533266171813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 277066.908011708001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 61771771.768486566842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 56004929.296704053879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217838258.928761899471                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1095628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       853983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       851022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       853127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       769475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3021527                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1753710267                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  62140470437                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    233629800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  53835800680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    253299771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  53812390379                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    185519526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  54269644388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  55635764432                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21013340900589                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34757.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56716.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48693.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63040.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49213.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63232.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48833.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63612.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72303.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6954543.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14713983480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7820652510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15543223080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8242734960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69271771920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121817679390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     234390257280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       471800302620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.642517                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 608057241977                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29302780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 240175306023                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13375669020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7109325300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16078608840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7348815180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69271771920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     210944752980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     159335879520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       483464822760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.934882                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 412014907714                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29302780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 436217640286                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5945631523.437500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33746845539.900589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        57000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 270519681000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   116494493000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 761040835000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13555503                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13555503                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13555503                       # number of overall hits
system.cpu1.icache.overall_hits::total       13555503                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        45473                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         45473                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        45473                       # number of overall misses
system.cpu1.icache.overall_misses::total        45473                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1210198499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1210198499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1210198499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1210198499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13600976                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13600976                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13600976                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13600976                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003343                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003343                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003343                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003343                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26613.561872                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26613.561872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26613.561872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26613.561872                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.555556                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37576                       # number of writebacks
system.cpu1.icache.writebacks::total            37576                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7865                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7865                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7865                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7865                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37608                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37608                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    962531499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    962531499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    962531499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    962531499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002765                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002765                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25593.796506                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25593.796506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25593.796506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25593.796506                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37576                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13555503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13555503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        45473                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        45473                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1210198499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1210198499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13600976                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13600976                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003343                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26613.561872                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26613.561872                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7865                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7865                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    962531499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    962531499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002765                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002765                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25593.796506                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25593.796506                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987570                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13486258                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37576                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           358.906164                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336144000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987570                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999612                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999612                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27239560                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27239560                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13806076                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13806076                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13806076                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13806076                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2329128                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2329128                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2329128                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2329128                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 212748425425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 212748425425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 212748425425                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 212748425425                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16135204                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16135204                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16135204                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16135204                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.144351                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.144351                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.144351                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.144351                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91342.521933                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91342.521933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91342.521933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91342.521933                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1697932                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       162737                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30089                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1855                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.430323                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.728841                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1012199                       # number of writebacks
system.cpu1.dcache.writebacks::total          1012199                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1723065                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1723065                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1723065                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1723065                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       606063                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       606063                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       606063                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       606063                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  58439032602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  58439032602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  58439032602                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  58439032602                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037562                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037562                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037562                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037562                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96424.022918                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96424.022918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96424.022918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96424.022918                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1012199                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11139166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11139166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1330934                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1330934                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 115458201000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 115458201000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12470100                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12470100                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.106730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.106730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86749.756938                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86749.756938                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1033951                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1033951                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       296983                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       296983                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  24671429000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  24671429000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83073.539563                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83073.539563                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2666910                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2666910                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       998194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       998194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97290224425                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97290224425                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665104                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665104                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.272351                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.272351                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97466.248470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97466.248470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       689114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       689114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309080                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309080                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33767603602                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33767603602                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084330                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084330                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109251.985253                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109251.985253                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          368                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          368                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5532500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5532500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.357766                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.357766                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26987.804878                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26987.804878                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.130890                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.130890                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6813.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6813.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          181                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1179000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1179000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.467700                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.467700                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6513.812155                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6513.812155                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1035000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1035000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.434109                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.434109                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6160.714286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6160.714286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       331500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       331500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       307500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       307500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402379                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402379                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417270                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417270                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45060697500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45060697500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819649                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819649                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509084                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509084                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107989.305486                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107989.305486                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417270                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417270                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44643427500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44643427500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509084                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509084                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106989.305486                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106989.305486                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.494629                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15232437                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1023137                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.887974                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336155500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.494629                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.921707                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921707                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34934791                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34934791                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 877535328000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47489535                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9161965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47120822                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6121373                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1297462                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1134                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           613                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1747                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           98                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           98                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5814333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5814333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27231232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20258306                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1379                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1379                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81383771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68954237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       112792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3048268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       113170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3048765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        83833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3085268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159830104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3472373504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2941590656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4811776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129553536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4827904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129544704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3576192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131085376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6817363648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10485707                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196188672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63750293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.090573                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.330650                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58536142     91.82%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4907209      7.70%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100397      0.16%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 160107      0.25%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  46438      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63750293                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106552354636                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1537397529                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          57056946                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1555741893                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          42322568                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34488209692                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40692685371                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1536326483                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56844980                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               990843898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 399108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747492                       # Number of bytes of host memory used
host_op_rate                                   400810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2882.12                       # Real time elapsed on the host
host_tick_rate                               39314367                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150276370                       # Number of instructions simulated
sim_ops                                    1155181251                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113309                       # Number of seconds simulated
sim_ticks                                113308570000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.973372                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                9947512                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11570457                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1262249                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17552939                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1230924                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1410349                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          179425                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22736731                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6203                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3586                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1036127                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8983876                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1101668                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895454                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34108781                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37959671                       # Number of instructions committed
system.cpu0.commit.committedOps              38403568                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    215504264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.178203                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.820846                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    198869769     92.28%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8556815      3.97%     96.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2913353      1.35%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2377496      1.10%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       753923      0.35%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       610977      0.28%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       238203      0.11%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        82060      0.04%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1101668      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    215504264                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1049799                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36645327                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8221225                       # Number of loads committed
system.cpu0.commit.membars                     666439                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666746      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28180202     73.38%     75.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8224579     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1232991      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38403568                       # Class of committed instruction
system.cpu0.commit.refs                       9457868                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37959671                       # Number of Instructions Simulated
system.cpu0.committedOps                     38403568                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.939146                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.939146                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            167680554                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               226492                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7950099                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78519040                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15243989                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35022788                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1037175                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               134234                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1697740                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22736731                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13188800                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    201067016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               172764                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      93021175                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2526594                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100851                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18351768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11178436                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.412606                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         220682246                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.431957                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.926947                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               164480530     74.53%     74.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31622459     14.33%     88.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17943737      8.13%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2903871      1.32%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1041489      0.47%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1693529      0.77%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  509718      0.23%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  483546      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3367      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           220682246                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      985                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     676                       # number of floating regfile writes
system.cpu0.idleCycles                        4765795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1063398                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13051740                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.257453                       # Inst execution rate
system.cpu0.iew.exec_refs                    13853030                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1503702                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               50186177                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15116729                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            398666                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1301741                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2027819                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72466667                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12349328                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           702812                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58042383                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                439323                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4187488                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1037175                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4974645                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       109359                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28534                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1894                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6895504                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       791176                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           421                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       475857                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        587541                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44994866                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57040013                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.719975                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32395176                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.253007                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57088264                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76449895                       # number of integer regfile reads
system.cpu0.int_regfile_writes               43007151                       # number of integer regfile writes
system.cpu0.ipc                              0.168374                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.168374                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667464      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43893194     74.72%     75.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28197      0.05%     75.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70237      0.12%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 34      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                381      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                36      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12579497     21.41%     97.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1505505      2.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            289      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58745194                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1136                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2237                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1067                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1249                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     118362                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002015                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  66799     56.44%     56.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 44857     37.90%     94.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6654      5.62%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               20      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58194956                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         338306170                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57038946                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106528897                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71047312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58745194                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1419355                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34063102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            17410                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        523901                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21590572                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    220682246                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.266198                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.727128                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          185271524     83.95%     83.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20475045      9.28%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9778214      4.43%     97.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3049465      1.38%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1464128      0.66%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             305020      0.14%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             225576      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              75934      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              37340      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      220682246                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.260571                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1189327                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          618056                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15116729                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2027819                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1887                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       225448041                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1169153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               60938636                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28271088                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3125886                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16397039                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3499258                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               103686                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101745240                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75375953                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55941846                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35016914                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                845254                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1037175                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7908394                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27670763                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1089                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101744151                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      99384088                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            440434                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7959387                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        439300                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   286906430                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150217277                       # The number of ROB writes
system.cpu0.timesIdled                         166164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  718                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.946290                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9241063                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10628473                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1139742                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16681054                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1120255                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1174647                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           54392                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21113464                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1423                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           942                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           957136                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8047112                       # Number of branches committed
system.cpu1.commit.bw_lim_events               984766                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         859686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31487342                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33022014                       # Number of instructions committed
system.cpu1.commit.committedOps              33451003                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    193924079                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172495                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.809182                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    179421765     92.52%     92.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7478197      3.86%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2561170      1.32%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2031119      1.05%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       665647      0.34%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       537484      0.28%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       178544      0.09%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        65387      0.03%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       984766      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    193924079                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              846031                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31796697                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7115334                       # Number of loads committed
system.cpu1.commit.membars                     643431                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       643431      1.92%      1.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24923713     74.51%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             58      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7116276     21.27%     97.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        767429      2.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33451003                       # Class of committed instruction
system.cpu1.commit.refs                       7883705                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33022014                       # Number of Instructions Simulated
system.cpu1.committedOps                     33451003                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.031275                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.031275                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            154833806                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               182855                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7028421                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70546875                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10539703                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30844300                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                957623                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14148                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1551624                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21113464                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11628017                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185103873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               139673                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      84631362                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                2280458                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.106010                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12482954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10361318                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.424931                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198727056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.440546                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.961102                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               148352338     74.65%     74.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28017123     14.10%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16068264      8.09%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2423171      1.22%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  925336      0.47%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1617630      0.81%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  926975      0.47%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  395806      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     413      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198727056                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         437801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              980623                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11642633                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256503                       # Inst execution rate
system.cpu1.iew.exec_refs                    11679835                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    842007                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49624564                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13542909                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            402094                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1082321                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1357087                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64897681                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10837828                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           602510                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51086455                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                438491                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3570081                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                957623                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4350327                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        89390                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             211                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6427575                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       588716                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       474940                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        505683                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40798845                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50212868                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.711119                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29012834                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.252117                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50255457                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67530185                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38098271                       # number of integer regfile writes
system.cpu1.ipc                              0.165802                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165802                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           643896      1.25%      1.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39172402     75.78%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 118      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     77.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11030199     21.34%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             842254      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51688965                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      79901                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001546                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  59693     74.71%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     74.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20174     25.25%     99.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   34      0.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51124970                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         302193515                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50212868                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         96344388                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63486550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51688965                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1411131                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31446678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             8628                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        551445                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20541753                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198727056                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260100                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.721599                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          167784168     84.43%     84.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17697804      8.91%     93.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8600451      4.33%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2732526      1.38%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1373135      0.69%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             265419      0.13%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             173895      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67588      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32070      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198727056                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.259529                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1134663                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          594844                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13542909                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1357087                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    465                       # number of misc regfile reads
system.cpu1.numCycles                       199164857                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    27342695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               59547064                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24630997                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3049586                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11569287                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3166176                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               103273                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             91554274                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67477080                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50332132                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30843524                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                685768                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                957623                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7305389                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25701135                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        91554274                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88504169                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            445906                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7855263                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        445924                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   257875084                       # The number of ROB reads
system.cpu1.rob.rob_writes                  134696343                       # The number of ROB writes
system.cpu1.timesIdled                           4690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.442454                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9359236                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10463975                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1207731                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16385295                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1038020                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1074739                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           36719                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20755660                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1415                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           967                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1010929                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7818839                       # Number of branches committed
system.cpu2.commit.bw_lim_events               979217                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         826019                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30714553                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            32092898                       # Number of instructions committed
system.cpu2.commit.committedOps              32505029                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    184576440                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.176106                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.816200                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    170352462     92.29%     92.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7418753      4.02%     96.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2532315      1.37%     97.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1980956      1.07%     98.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       594587      0.32%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       510684      0.28%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       138988      0.08%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        68478      0.04%     99.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       979217      0.53%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    184576440                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              790375                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30875884                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6896090                       # Number of loads committed
system.cpu2.commit.membars                     618134                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       618134      1.90%      1.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24231168     74.55%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             60      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6897057     21.22%     97.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        758514      2.33%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32505029                       # Class of committed instruction
system.cpu2.commit.refs                       7655571                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   32092898                       # Number of Instructions Simulated
system.cpu2.committedOps                     32505029                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.912868                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.912868                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            145382741                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               197102                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7077319                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69214987                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10551008                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30882781                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1011442                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                15172                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1500969                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20755660                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11686177                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    175525923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               149980                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83116353                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2416488                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.109378                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12594774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10397256                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.438005                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         189328941                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.453230                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.957299                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               139412761     73.64%     73.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27703658     14.63%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16225906      8.57%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2444824      1.29%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  899059      0.47%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1495480      0.79%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  785215      0.41%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  361622      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     416      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           189328941                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         432141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1032835                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11379674                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.262253                       # Inst execution rate
system.cpu2.iew.exec_refs                    11318561                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    838246                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               49056480                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13147633                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            371371                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1303289                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1352734                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63179270                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10480315                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           631558                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49765346                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                432250                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3529271                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1011442                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4294656                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        81041                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             189                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6251543                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       593253                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            34                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       520032                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        512803                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39038443                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48854508                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.716038                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27952991                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.257453                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48896415                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65766073                       # number of integer regfile reads
system.cpu2.int_regfile_writes               36997207                       # number of integer regfile writes
system.cpu2.ipc                              0.169123                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169123                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           618626      1.23%      1.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38265232     75.93%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  85      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10674425     21.18%     98.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838440      1.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50396904                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      79887                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001585                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  58439     73.15%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     73.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 21433     26.83%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   15      0.02%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49858165                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         290211291                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48854508                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93853540                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61842114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50396904                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1337156                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30674241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             8655                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        511137                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19930846                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    189328941                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.266187                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.725789                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          158959445     83.96%     83.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17535318      9.26%     93.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8373690      4.42%     97.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2621346      1.38%     99.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1318088      0.70%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             272956      0.14%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             155075      0.08%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              61598      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31425      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      189328941                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.265581                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1131652                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          612107                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13147633                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1352734                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    492                       # number of misc regfile reads
system.cpu2.numCycles                       189761082                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    36746470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               58825723                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23911265                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2888916                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11628678                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2952183                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               109336                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             89428946                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              66023489                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49135298                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30798663                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                597488                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1011442                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6881442                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25224033                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        89428946                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      80182993                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            413281                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7490577                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        413276                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   246814114                       # The number of ROB reads
system.cpu2.rob.rob_writes                  131211087                       # The number of ROB writes
system.cpu2.timesIdled                           4710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.450024                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8103414                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8958996                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           978716                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13405987                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            770126                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         778083                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7957                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17390718                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1333                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1012                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           877576                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6966564                       # Number of branches committed
system.cpu3.commit.bw_lim_events               951631                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         678117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27611417                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28695421                       # Number of instructions committed
system.cpu3.commit.committedOps              29033620                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    152700200                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.190135                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.856002                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    140181802     91.80%     91.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6434221      4.21%     96.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2251187      1.47%     97.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1834286      1.20%     98.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       516471      0.34%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       340785      0.22%     99.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       117409      0.08%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        72408      0.05%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       951631      0.62%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    152700200                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              605127                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27516015                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6110321                       # Number of loads committed
system.cpu3.commit.membars                     507255                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       507255      1.75%      1.75% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21692495     74.72%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             58      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6111333     21.05%     97.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        722383      2.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29033620                       # Class of committed instruction
system.cpu3.commit.refs                       6833716                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28695421                       # Number of Instructions Simulated
system.cpu3.committedOps                     29033620                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.483298                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.483298                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            118765485                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               101382                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6500341                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61253563                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 8689462                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27195652                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                878054                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                12353                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1399253                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17390718                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10326117                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    144972436                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               134714                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72301368                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1958388                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.110526                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10976276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8873540                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.459507                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         156927906                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.467884                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.904371                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               111966162     71.35%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25044235     15.96%     87.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15685287     10.00%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2169437      1.38%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  583243      0.37%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1008868      0.64%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  171547      0.11%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  298694      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     433      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           156927906                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         417641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              902809                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10351582                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.286040                       # Inst execution rate
system.cpu3.iew.exec_refs                    10046783                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    814877                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               42140115                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11651305                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            292057                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           886866                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1324419                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56607535                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9231906                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           645428                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45007127                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                383128                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3419626                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                878054                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4083059                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        55263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             205                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5540984                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       601024                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       492235                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        410574                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34587052                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44163399                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.727713                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25169457                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.280678                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44209929                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59432727                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33281282                       # number of integer regfile writes
system.cpu3.ipc                              0.182372                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.182372                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           507714      1.11%      1.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34925193     76.50%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  79      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9403838     20.60%     98.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             815635      1.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45652555                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      87266                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001912                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  65740     75.33%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     75.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 21508     24.65%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   18      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45232107                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         248336017                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44163399                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         84181476                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55534539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45652555                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1072996                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27573915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            15735                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        394879                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     17115353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    156927906                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.290914                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.769808                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          129946951     82.81%     82.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15375572      9.80%     92.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7456275      4.75%     97.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2330448      1.49%     98.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1131320      0.72%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             393531      0.25%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             206961      0.13%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              56396      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30452      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      156927906                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.290142                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1085649                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          626288                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11651305                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1324419                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    459                       # number of misc regfile reads
system.cpu3.numCycles                       157345547                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    69161909                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               51209878                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21309479                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2452112                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 9601476                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2950929                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                99114                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79644608                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58918651                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43808919                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27224750                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                768699                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                878054                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6584400                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22499440                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79644608                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      61429348                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            306241                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6227456                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        306254                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   208391760                       # The number of ROB reads
system.cpu3.rob.rob_writes                  117547617                       # The number of ROB writes
system.cpu3.timesIdled                           4708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1211837                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7444                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1286229                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18149755                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5861011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11161181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1433274                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       599015                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5611890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4152400                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12239453                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4751415                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5791301                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       651158                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4654149                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5625                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7257                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51690                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51614                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5791302                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17004096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17004096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    415620672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               415620672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5401                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5855874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5855874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5855874                       # Request fanout histogram
system.membus.respLayer1.occupancy        31031712896                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         15190867500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                570                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    64434166.083916                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   141460637.334552                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          286    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    523161500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    94880398500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  18428171500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11680233                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11680233                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11680233                       # number of overall hits
system.cpu2.icache.overall_hits::total       11680233                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5944                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5944                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5944                       # number of overall misses
system.cpu2.icache.overall_misses::total         5944                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    393531500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    393531500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    393531500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    393531500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11686177                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11686177                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11686177                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11686177                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000509                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000509                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000509                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000509                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66206.510767                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66206.510767                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66206.510767                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66206.510767                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          639                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.153846                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5615                       # number of writebacks
system.cpu2.icache.writebacks::total             5615                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          329                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          329                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          329                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          329                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5615                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5615                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5615                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5615                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    368437000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    368437000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    368437000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    368437000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000480                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000480                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000480                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000480                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65616.562778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65616.562778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65616.562778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65616.562778                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5615                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11680233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11680233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5944                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5944                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    393531500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    393531500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11686177                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11686177                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000509                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000509                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66206.510767                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66206.510767                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          329                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          329                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5615                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5615                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    368437000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    368437000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65616.562778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65616.562778                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11867297                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5647                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2101.522401                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23377969                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23377969                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8466965                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8466965                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8466965                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8466965                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2136000                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2136000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2136000                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2136000                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 177899026485                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 177899026485                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 177899026485                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 177899026485                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10602965                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10602965                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10602965                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10602965                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.201453                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.201453                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.201453                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.201453                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83286.061088                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83286.061088                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83286.061088                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83286.061088                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7504337                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          589                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           118023                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.583683                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   196.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1440719                       # number of writebacks
system.cpu2.dcache.writebacks::total          1440719                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       688950                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       688950                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       688950                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       688950                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1447050                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1447050                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1447050                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1447050                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 130904651494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 130904651494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 130904651494                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 130904651494                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136476                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136476                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136476                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136476                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90463.115645                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90463.115645                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90463.115645                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90463.115645                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1440719                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8080809                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8080809                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1970068                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1970068                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 163402915500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 163402915500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10050877                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10050877                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.196010                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.196010                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82942.779386                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82942.779386                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       537606                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       537606                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1432462                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1432462                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 129554231000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 129554231000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142521                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142521                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90441.652902                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90441.652902                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       386156                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        386156                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       165932                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       165932                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  14496110985                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  14496110985                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       552088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       552088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.300554                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.300554                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 87361.756533                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87361.756533                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       151344                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       151344                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14588                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14588                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1350420494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1350420494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026423                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026423                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 92570.639841                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92570.639841                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205809                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205809                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1036                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1036                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24915000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24915000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206845                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.005009                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005009                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24049.227799                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24049.227799                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          160                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          876                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          876                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13645500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13645500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004235                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004235                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15577.054795                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15577.054795                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       204433                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       204433                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1936                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1936                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     29912500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29912500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       206369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       206369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009381                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009381                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15450.671488                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15450.671488                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1919                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1919                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     28075500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     28075500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009299                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009299                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14630.276186                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14630.276186                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1005500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1005500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       923500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       923500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          321                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            321                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          646                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          646                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     10368500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     10368500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          967                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          967                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.668046                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.668046                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 16050.309598                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 16050.309598                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          646                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          646                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9722500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9722500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.668046                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.668046                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 15050.309598                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 15050.309598                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.530018                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10329714                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1446963                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.138893                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.530018                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985313                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985313                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23481228                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23481228                       # Number of data accesses
system.cpu3.numPwrStateTransitions                634                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          318                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    108918097.484277                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   274317851.017900                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          318    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1232885500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            318                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    78672615000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  34635955000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10320259                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10320259                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10320259                       # number of overall hits
system.cpu3.icache.overall_hits::total       10320259                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5858                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5858                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5858                       # number of overall misses
system.cpu3.icache.overall_misses::total         5858                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    377291500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    377291500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    377291500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    377291500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10326117                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10326117                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10326117                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10326117                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000567                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000567                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000567                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000567                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64406.196654                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64406.196654                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64406.196654                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64406.196654                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          513                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.062500                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5633                       # number of writebacks
system.cpu3.icache.writebacks::total             5633                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          225                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          225                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5633                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5633                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5633                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5633                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    361453500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    361453500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    361453500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    361453500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000546                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000546                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000546                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000546                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64167.140067                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64167.140067                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64167.140067                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64167.140067                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5633                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10320259                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10320259                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5858                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5858                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    377291500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    377291500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10326117                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10326117                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000567                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000567                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64406.196654                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64406.196654                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          225                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5633                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5633                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    361453500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    361453500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000546                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000546                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64167.140067                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64167.140067                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10461962                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5665                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1846.771756                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20657867                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20657867                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7528408                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7528408                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7528408                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7528408                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1912352                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1912352                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1912352                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1912352                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 162115655488                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 162115655488                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 162115655488                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 162115655488                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9440760                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9440760                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9440760                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9440760                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.202563                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.202563                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.202563                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.202563                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84772.916015                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84772.916015                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84772.916015                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84772.916015                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5400340                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2163                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            81097                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             50                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    66.591119                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    43.260000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1169712                       # number of writebacks
system.cpu3.dcache.writebacks::total          1169712                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       736986                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       736986                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       736986                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       736986                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1175366                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1175366                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1175366                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1175366                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 107560293990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 107560293990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 107560293990                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 107560293990                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124499                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124499                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124499                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124499                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91512.170669                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91512.170669                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91512.170669                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91512.170669                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1169712                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7165089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7165089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1722679                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1722679                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 143635863500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 143635863500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8887768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8887768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.193826                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.193826                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83379.354772                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83379.354772                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       561359                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       561359                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1161320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1161320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 105887422000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 105887422000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130665                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 91178.505494                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91178.505494                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       363319                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        363319                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       189673                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       189673                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  18479791988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18479791988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552992                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552992                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.342994                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.342994                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97429.744813                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97429.744813                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       175627                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       175627                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14046                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14046                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1672871990                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1672871990                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025400                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025400                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 119099.529403                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 119099.529403                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       168832                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       168832                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          900                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     26923000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     26923000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       169732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       169732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005302                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005302                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29914.444444                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29914.444444                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          737                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          737                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12132500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12132500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004342                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004342                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16462.008141                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16462.008141                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       167929                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       167929                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1411                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1411                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     21325500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     21325500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       169340                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       169340                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008332                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008332                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 15113.749114                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15113.749114                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1400                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1400                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     20010500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20010500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008267                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008267                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 14293.214286                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14293.214286                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1034500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1034500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       949500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       949500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          322                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            322                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          690                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          690                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     10783000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     10783000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1012                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1012                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.681818                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.681818                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 15627.536232                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 15627.536232                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          690                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          690                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     10093000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     10093000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.681818                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.681818                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 14627.536232                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 14627.536232                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.875847                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9044738                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1175730                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.692870                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.875847                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.964870                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964870                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20737391                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20737391                       # Number of data accesses
system.cpu0.numPwrStateTransitions                124                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9429153.225806                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7825153.268068                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       211000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     21850500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   112723962500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    584607500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12935677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12935677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12935677                       # number of overall hits
system.cpu0.icache.overall_hits::total       12935677                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       253122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        253122                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       253122                       # number of overall misses
system.cpu0.icache.overall_misses::total       253122                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5867296000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5867296000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5867296000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5867296000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13188799                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13188799                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13188799                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13188799                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019192                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019192                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019192                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019192                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23179.715710                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23179.715710                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23179.715710                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23179.715710                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2056                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.959184                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       220032                       # number of writebacks
system.cpu0.icache.writebacks::total           220032                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        33090                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        33090                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        33090                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        33090                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       220032                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       220032                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       220032                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       220032                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5102823000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5102823000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5102823000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5102823000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016683                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016683                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016683                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016683                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23191.276723                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23191.276723                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23191.276723                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23191.276723                       # average overall mshr miss latency
system.cpu0.icache.replacements                220032                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12935677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12935677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       253122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       253122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5867296000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5867296000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13188799                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13188799                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23179.715710                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23179.715710                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        33090                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        33090                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       220032                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       220032                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5102823000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5102823000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016683                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016683                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23191.276723                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23191.276723                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13155967                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           220064                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.782459                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26597630                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26597630                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10205534                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10205534                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10205534                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10205534                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2547371                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2547371                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2547371                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2547371                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 203920721062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 203920721062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 203920721062                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 203920721062                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12752905                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12752905                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12752905                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12752905                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.199748                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.199748                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.199748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.199748                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80051.441687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80051.441687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80051.441687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80051.441687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9044311                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          744                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147758                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.210297                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    37.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1718100                       # number of writebacks
system.cpu0.dcache.writebacks::total          1718100                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       823715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       823715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       823715                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       823715                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1723656                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1723656                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1723656                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723656                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 149360726592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 149360726592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 149360726592                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 149360726592                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.135158                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.135158                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.135158                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.135158                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86653.442794                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86653.442794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86653.442794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86653.442794                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1718100                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9432976                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9432976                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2311276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2311276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 183496471000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 183496471000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11744252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11744252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.196801                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.196801                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79391.847187                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79391.847187                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       618281                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       618281                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1692995                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1692995                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 146964976000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 146964976000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86807.684606                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86807.684606                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       772558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        772558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       236095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       236095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20424250062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20424250062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008653                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008653                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.234070                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.234070                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86508.609085                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86508.609085                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       205434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       205434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30661                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30661                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2395750592                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2395750592                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78136.740224                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78136.740224                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       233384                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       233384                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         6311                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6311                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     52318500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     52318500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.026329                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.026329                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8290.049121                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8290.049121                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5610                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5610                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          701                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          701                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     16309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     16309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002925                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002925                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23265.335235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23265.335235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3550                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3550                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     80408000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     80408000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224381                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224381                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015821                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015821                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22650.140845                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22650.140845                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3547                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3547                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     76869000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     76869000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21671.553425                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21671.553425                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        85500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        85500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        77500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        77500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3088                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3088                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          498                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          498                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10343000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10343000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3586                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3586                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.138873                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.138873                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20769.076305                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20769.076305                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          498                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          498                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9845000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9845000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.138873                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.138873                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19769.076305                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19769.076305                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974326                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12397769                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1721158                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.203156                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974326                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999198                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999198                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28162260                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28162260                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              191206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              295543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              226188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2011                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              202660                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2027                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              153965                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1075409                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             191206                       # number of overall hits
system.l2.overall_hits::.cpu0.data             295543                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1809                       # number of overall hits
system.l2.overall_hits::.cpu1.data             226188                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2011                       # number of overall hits
system.l2.overall_hits::.cpu2.data             202660                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2027                       # number of overall hits
system.l2.overall_hits::.cpu3.data             153965                       # number of overall hits
system.l2.overall_hits::total                 1075409                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1421310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1307203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3604                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1236718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1014425                       # number of demand (read+write) misses
system.l2.demand_misses::total                5019353                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28827                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1421310                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3660                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1307203                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3604                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1236718                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3606                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1014425                       # number of overall misses
system.l2.overall_misses::total               5019353                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2398300999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142768128302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    335493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 132252690817                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    335400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 125950532320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    328297000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 103713557827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     508082400265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2398300999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142768128302                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    335493000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 132252690817                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    335400000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 125950532320                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    328297000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 103713557827                       # number of overall miss cycles
system.l2.overall_miss_latency::total    508082400265                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          220033                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1716853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1533391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1439378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1168390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6094762                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         220033                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1716853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1533391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1439378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1168390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6094762                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.827858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.669227                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.852492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.641852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.859203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.640156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.868225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823552                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.827858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.669227                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.852492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.641852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.859203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.640156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.868225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823552                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83196.343671                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100448.268359                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91664.754098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101172.266907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93063.263041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101842.564206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91041.874653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102238.763661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101224.679807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83196.343671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100448.268359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91664.754098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101172.266907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93063.263041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101842.564206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91041.874653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102238.763661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101224.679807                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              82181                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2930                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.048123                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    756834                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              651159                       # number of writebacks
system.l2.writebacks::total                    651159                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          11847                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11598                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           8757                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               45539                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         11847                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11598                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          8757                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              45539                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1409463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1295605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1225494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1005668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4973814                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1409463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1295605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1225494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1005668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1004621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5978435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2107342001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127978907849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    257806001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 118624849863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    254793000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 113055758864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    253283000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  93146667880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 455679408458                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2107342001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127978907849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    257806001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 118624849863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    254793000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 113055758864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    253283000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  93146667880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  72066039928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 527745448386                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.130817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.820957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.551655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.844928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.504898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.851405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.523345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.860730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.816080                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.130817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.820957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.551655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.844928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.504898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.851405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.523345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.860730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980914                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73212.270741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90799.764058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85451.110706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91559.425800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89874.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92253.212879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85916.892809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92621.688152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91615.691391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73212.270741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90799.764058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85451.110706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91559.425800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89874.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92253.212879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85916.892809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92621.688152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71734.554551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88274.849252                       # average overall mshr miss latency
system.l2.replacements                        9888880                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       705080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           705080                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       705080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       705080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4511487                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4511487                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4511487                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4511487                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1004621                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1004621                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  72066039928                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  72066039928                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71734.554551                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71734.554551                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1438                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             441                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             486                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             196                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2561                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1713                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           577                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           689                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           261                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3240                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     45716000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     12037500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     12744500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      4996500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     75494500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1018                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5801                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.543637                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.566798                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.586383                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.571116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.558524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26687.682428                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 20862.218371                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 18497.097242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 19143.678161                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23300.771605                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1713                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          576                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          689                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          261                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     34359000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     11624500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     13908500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5263000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     65155000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.543637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.565815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.586383                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.571116                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.558352                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20057.793345                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20181.423611                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20186.502177                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20164.750958                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20115.776474                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           683                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           508                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           325                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           227                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1743                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2060                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          675                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          482                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4317                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     45586500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     25989500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     14853500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     10816500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     97246000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2743                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1608                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1000                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          709                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6060                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.751003                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.684080                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.675000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.679831                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.712376                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 22129.368932                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 23626.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 22005.185185                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22440.871369                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 22526.291406                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2050                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1095                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          673                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          478                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4296                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     41591999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     22004500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13416500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9624999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     86637998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.747357                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.680970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.673000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.674189                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.708911                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20288.780000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20095.433790                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19935.364042                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20135.981172                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20167.131750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             7611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12717                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          19528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          11660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          10768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54282                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2188043500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1471713000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1280360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1635933500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6576050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.719555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.879934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.812311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.923088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112046.471733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 126218.953688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118904.160475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132722.172643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121146.052098                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          606                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          666                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         1114                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          285                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2671                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        18922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         9654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        12041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1965964500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1333876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1138649500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1498797000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5937287500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.697225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.829673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.728274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.901745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.770325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103898.345841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121327.678734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 117945.877357                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124474.462254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115039.187383                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        191206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3604                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39697                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2398300999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    335493000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    335400000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    328297000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3397490999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       220033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5615                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         236750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.669227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.641852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.640156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.167675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83196.343671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91664.754098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93063.263041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91041.874653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85585.585787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          643                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          769                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          658                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2107342001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    257806001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    254793000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    253283000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2873224002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.130817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.551655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.504898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.523345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.158750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73212.270741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85451.110706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89874.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85916.892809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76448.063059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       287932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       224597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       200172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       152938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            865639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1401782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1295543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1225950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1002099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4925374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140580084802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 130780977817                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 124670172320                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 102077624327                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 498108859266                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1689714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1520140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1426122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1155037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5791013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.829597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.852252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.859639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.867590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100286.695650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100946.844541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101692.705510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101863.812185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101131.174864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11241                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10932                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        10110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         8472                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        40755                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1390541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1284611                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1215840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       993627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4884619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126012943349                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 117290973363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 111917109364                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  91647870880                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 446868896956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.822945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.845061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.852550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.860256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.843483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90621.523097                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91304.662161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92049.208254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92235.688926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91484.903317                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    12145044                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9888944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.228144                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.126582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.864826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.482031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.950967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.027371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.236576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.030396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.637760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.613216                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.163782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.113072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.088090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.087707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100475296                       # Number of tag accesses
system.l2.tags.data_accesses                100475296                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1842112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      90206528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        193088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      82919680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        181440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78432256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        188672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      64363328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     55619456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          373946560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1842112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       193088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       181440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       188672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2405312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41674112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41674112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1409477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1295620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1225504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1005677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       869054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5842915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       651158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             651158                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16257482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        796113904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1704090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        731804134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1601291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        692200563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1665117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        568035833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    490867160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3300249575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16257482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1704090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1601291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1665117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21227979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      367793116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            367793116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      367793116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16257482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       796113904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1704090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       731804134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1601291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       692200563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1665117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       568035833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    490867160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3668042691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    646560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1392437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1286496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1216772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    995600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    864113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000399223250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10015937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             608707                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5842916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     651158                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5842916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   651158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49914                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4598                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            250685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            216017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            203188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            196790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            176574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1103783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            636555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            465034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            372183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            427064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           522246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           391105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           208698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           204314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           188917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           229849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37264                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 185569861339                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28965010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            294188648839                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32033.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50783.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3509339                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557537                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5842916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               651158                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  890073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1139971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1012669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  777084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  577306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  425624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  310339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  220370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  153465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  103793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  70262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  47959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  29214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   9273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2372675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.698429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.485105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.214957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1366504     57.59%     57.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       547051     23.06%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       171034      7.21%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        98909      4.17%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47026      1.98%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28702      1.21%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19394      0.82%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13818      0.58%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        80237      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2372675                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     144.140085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.207030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.437156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         30867     76.80%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3589      8.93%     85.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2920      7.27%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          710      1.77%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          405      1.01%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          369      0.92%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          350      0.87%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          287      0.71%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          238      0.59%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          140      0.35%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           74      0.18%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           51      0.13%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           42      0.10%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           47      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           31      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           26      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           23      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.087484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.081502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.464907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38495     95.78%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              451      1.12%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              853      2.12%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              272      0.68%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      0.21%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40190                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              370752128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3194496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41379584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               373946624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41674112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3272.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       365.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3300.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    367.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113308641500                       # Total gap between requests
system.mem_ctrls.avgGap                      17448.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1842176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89115968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       193088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82335744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       181440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     77873408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       188672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63718400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     55303232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41379584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16258046.500807486475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 786489212.598835229874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1704089.990721796174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 726650631.986618518829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1601291.058566885069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 687268474.043931603432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1665116.769190538675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 562344048.645217180252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 488076338.797674357891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 365193771.309619367123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1409477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1295620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1225504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1005677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       869054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       651158                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    915953266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  69607747871                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    131102004                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64888507263                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    135439007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  62220580951                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    129563266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  51451370562                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  44708384649                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2811584424293                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31821.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49385.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43454.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50082.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47773.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50771.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43949.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51160.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51444.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4317822.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9246142920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4914433920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18166844640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1886883840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8944241280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51292665240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        316667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        94767879360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        836.369918                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    403458507                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3783520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 109121591493                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7694799420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4089867705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23195182500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1488138480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8944241280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51213702000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        383162880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        97009094265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        856.149665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    583512748                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3783520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 108941537252                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                534                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    51217444.029851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   105950112.834684                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          268    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        83000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    398759500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99582295000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13726275000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11622194                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11622194                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11622194                       # number of overall hits
system.cpu1.icache.overall_hits::total       11622194                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5823                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5823                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5823                       # number of overall misses
system.cpu1.icache.overall_misses::total         5823                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    390949500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    390949500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    390949500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    390949500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11628017                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11628017                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11628017                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11628017                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000501                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000501                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000501                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000501                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67138.845956                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67138.845956                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67138.845956                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67138.845956                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1308                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5469                       # number of writebacks
system.cpu1.icache.writebacks::total             5469                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          354                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          354                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          354                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          354                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5469                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5469                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5469                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5469                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    365717000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    365717000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    365717000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    365717000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000470                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000470                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000470                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000470                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66870.908758                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66870.908758                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66870.908758                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66870.908758                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5469                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11622194                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11622194                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5823                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5823                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    390949500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    390949500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11628017                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11628017                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000501                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000501                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67138.845956                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67138.845956                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          354                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5469                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5469                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    365717000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    365717000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66870.908758                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66870.908758                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11734516                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5501                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2133.160516                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23261503                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23261503                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8697141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8697141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8697141                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8697141                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2248093                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2248093                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2248093                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2248093                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 186543603495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 186543603495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 186543603495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 186543603495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     10945234                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10945234                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     10945234                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10945234                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205395                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205395                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205395                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205395                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82978.597191                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82978.597191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82978.597191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82978.597191                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7990189                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           128775                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.047672                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1534588                       # number of writebacks
system.cpu1.dcache.writebacks::total          1534588                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       707435                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       707435                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       707435                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       707435                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1540658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1540658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1540658                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1540658                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 137649390996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 137649390996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 137649390996                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 137649390996                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140761                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140761                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140761                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140761                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89344.546938                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89344.546938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89344.546938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89344.546938                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1534588                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8324002                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8324002                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2068651                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2068651                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 169882853000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 169882853000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10392653                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10392653                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.199049                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.199049                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82122.529610                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82122.529610                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       542410                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       542410                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1526241                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1526241                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 136120648000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 136120648000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146858                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146858                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89186.863674                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89186.863674                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       373139                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        373139                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       179442                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       179442                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  16660750495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16660750495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324734                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324734                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92847.552385                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92847.552385                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       165025                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       165025                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14417                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14417                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1528742996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1528742996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106037.524866                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106037.524866                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       214265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       214265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          965                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          965                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27320000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27320000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       215230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       215230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004484                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004484                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28310.880829                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28310.880829                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          208                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          208                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          757                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          757                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12586500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12586500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003517                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003517                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16626.816380                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16626.816380                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212392                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212392                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2387                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2387                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45769500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45769500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       214779                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       214779                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011114                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011114                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 19174.486804                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 19174.486804                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2374                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2374                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     43457500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     43457500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011053                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011053                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 18305.602359                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18305.602359                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       798000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       798000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       736000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       736000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          607                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          607                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9467000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9467000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          942                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          942                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.644374                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.644374                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15596.375618                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15596.375618                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          606                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          606                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      8860000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      8860000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.643312                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.643312                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14620.462046                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14620.462046                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.620427                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10669922                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1540615                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.925755                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.620427                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988138                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988138                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24292957                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24292957                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113308570000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6052650                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1356239                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5394777                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9237721                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1566655                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8183                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9003                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17186                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68213                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        236750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5815902                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       660097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5169273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4615008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4332776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3517464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18344769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28164096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219837120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       700032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    196350528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       718720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    184326016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       721024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    149638144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              780455680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11487202                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43360064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17594586                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.431640                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.756969                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11906726     67.67%     67.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4577590     26.02%     93.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 493463      2.80%     96.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 437219      2.48%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 179588      1.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17594586                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12220287589                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2179084915                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8815499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1770650075                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8789125                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2592833790                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         330146782                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2319688427                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8538655                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
