

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Tue Mar  7 18:09:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      416|      416|  4.160 us|  4.160 us|   73|   73|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |read_data_U0                       |read_data                       |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |Loop_Row_DCT_Loop_proc_U0          |Loop_Row_DCT_Loop_proc          |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
        |Loop_Xpose_Row_Outer_Loop_proc_U0  |Loop_Xpose_Row_Outer_Loop_proc  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |Loop_Col_DCT_Loop_proc_U0          |Loop_Col_DCT_Loop_proc          |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
        |Loop_Xpose_Col_Outer_Loop_proc_U0  |Loop_Xpose_Col_Outer_Loop_proc  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |write_data_U0                      |write_data                      |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +-----------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     74|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|     779|   1250|    -|
|Memory           |        3|    -|     256|     64|    0|
|Multiplexer      |        -|    -|       -|    144|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|   16|    1051|   1532|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    7|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Loop_Col_DCT_Loop_proc_U0          |Loop_Col_DCT_Loop_proc          |        0|   8|  319|  305|    0|
    |Loop_Row_DCT_Loop_proc_U0          |Loop_Row_DCT_Loop_proc          |        0|   8|  319|  305|    0|
    |Loop_Xpose_Col_Outer_Loop_proc_U0  |Loop_Xpose_Col_Outer_Loop_proc  |        0|   0|   40|  174|    0|
    |Loop_Xpose_Row_Outer_Loop_proc_U0  |Loop_Xpose_Row_Outer_Loop_proc  |        0|   0|   40|  160|    0|
    |read_data_U0                       |read_data                       |        0|   0|   25|  146|    0|
    |write_data_U0                      |write_data                      |        0|   0|   36|  160|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  16|  779| 1250|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U    |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_1_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_2_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_3_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_4_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_5_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_6_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |col_inbuf_7_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_U    |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |row_outbuf_U   |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U   |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U   |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                          |        3| 256|  64|    0|   320|  304|    19|         5120|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_Col_DCT_Loop_proc_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |Loop_Row_DCT_Loop_proc_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |Loop_Xpose_Row_Outer_Loop_proc_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_1                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_2                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_3                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_4                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_5                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_6                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_7                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_1                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_2                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_3                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_4                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_5                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_6                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_7                    |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |read_data_U0_ap_continue                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_1              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_2              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_3              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_4              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_5              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_6              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_7              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_1              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_2              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_3              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_4              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_5              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_6              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_7              |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  74|          37|          37|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_7  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         32|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_7  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 16|   0|   16|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d0         |  out|   16|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_address1   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d1         |  out|   16|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   16|   ap_memory|       input_r|         array|
|input_r_we1        |  out|    1|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
|output_r_q0        |   in|   16|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_address1  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce1       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d1        |  out|   16|   ap_memory|      output_r|         array|
|output_r_q1        |   in|   16|   ap_memory|      output_r|         array|
|output_r_we1       |  out|    1|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%row_outbuf = alloca i64 1" [dct.cpp:40]   --->   Operation 13 'alloca' 'row_outbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%col_outbuf = alloca i64 1" [dct.cpp:41]   --->   Operation 14 'alloca' 'col_outbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%col_inbuf = alloca i64 1" [dct.cpp:41]   --->   Operation 15 'alloca' 'col_inbuf' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%col_inbuf_1 = alloca i64 1" [dct.cpp:41]   --->   Operation 16 'alloca' 'col_inbuf_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%col_inbuf_2 = alloca i64 1" [dct.cpp:41]   --->   Operation 17 'alloca' 'col_inbuf_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%col_inbuf_3 = alloca i64 1" [dct.cpp:41]   --->   Operation 18 'alloca' 'col_inbuf_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%col_inbuf_4 = alloca i64 1" [dct.cpp:41]   --->   Operation 19 'alloca' 'col_inbuf_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%col_inbuf_5 = alloca i64 1" [dct.cpp:41]   --->   Operation 20 'alloca' 'col_inbuf_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%col_inbuf_6 = alloca i64 1" [dct.cpp:41]   --->   Operation 21 'alloca' 'col_inbuf_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%col_inbuf_7 = alloca i64 1" [dct.cpp:41]   --->   Operation 22 'alloca' 'col_inbuf_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%buf_2d_in = alloca i64 1" [dct.cpp:113]   --->   Operation 23 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%buf_2d_in_1 = alloca i64 1" [dct.cpp:113]   --->   Operation 24 'alloca' 'buf_2d_in_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%buf_2d_in_2 = alloca i64 1" [dct.cpp:113]   --->   Operation 25 'alloca' 'buf_2d_in_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%buf_2d_in_3 = alloca i64 1" [dct.cpp:113]   --->   Operation 26 'alloca' 'buf_2d_in_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%buf_2d_in_4 = alloca i64 1" [dct.cpp:113]   --->   Operation 27 'alloca' 'buf_2d_in_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%buf_2d_in_5 = alloca i64 1" [dct.cpp:113]   --->   Operation 28 'alloca' 'buf_2d_in_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%buf_2d_in_6 = alloca i64 1" [dct.cpp:113]   --->   Operation 29 'alloca' 'buf_2d_in_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%buf_2d_in_7 = alloca i64 1" [dct.cpp:113]   --->   Operation 30 'alloca' 'buf_2d_in_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%buf_2d_out = alloca i64 1" [dct.cpp:114]   --->   Operation 31 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln117 = call void @read_data, i16 %input_r, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7" [dct.cpp:117]   --->   Operation 32 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln117 = call void @read_data, i16 %input_r, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7" [dct.cpp:117]   --->   Operation 33 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Row_DCT_Loop_proc, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %row_outbuf, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Row_DCT_Loop_proc, i16 %buf_2d_in, i16 %buf_2d_in_1, i16 %buf_2d_in_2, i16 %buf_2d_in_3, i16 %buf_2d_in_4, i16 %buf_2d_in_5, i16 %buf_2d_in_6, i16 %buf_2d_in_7, i16 %row_outbuf, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Xpose_Row_Outer_Loop_proc, i16 %col_inbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7, i16 %row_outbuf"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Xpose_Row_Outer_Loop_proc, i16 %col_inbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7, i16 %row_outbuf"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Col_DCT_Loop_proc, i16 %col_inbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7, i16 %col_outbuf, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Col_DCT_Loop_proc, i16 %col_inbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7, i16 %col_outbuf, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Xpose_Col_Outer_Loop_proc, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Xpose_Col_Outer_Loop_proc, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln122 = call void @write_data, i16 %buf_2d_out, i16 %output_r" [dct.cpp:122]   --->   Operation 42 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln14 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution6/directives.tcl:14]   --->   Operation 43 'specdataflowpipeline' 'specdataflowpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln111 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dct.cpp:111]   --->   Operation 44 'spectopmodule' 'spectopmodule_ln111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln122 = call void @write_data, i16 %buf_2d_out, i16 %output_r" [dct.cpp:122]   --->   Operation 49 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [dct.cpp:123]   --->   Operation 50 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf                (alloca              ) [ 0011111000000]
col_outbuf                (alloca              ) [ 0011111111100]
col_inbuf                 (alloca              ) [ 0011111110000]
col_inbuf_1               (alloca              ) [ 0011111110000]
col_inbuf_2               (alloca              ) [ 0011111110000]
col_inbuf_3               (alloca              ) [ 0011111110000]
col_inbuf_4               (alloca              ) [ 0011111110000]
col_inbuf_5               (alloca              ) [ 0011111110000]
col_inbuf_6               (alloca              ) [ 0011111110000]
col_inbuf_7               (alloca              ) [ 0011111110000]
buf_2d_in                 (alloca              ) [ 0011100000000]
buf_2d_in_1               (alloca              ) [ 0011100000000]
buf_2d_in_2               (alloca              ) [ 0011100000000]
buf_2d_in_3               (alloca              ) [ 0011100000000]
buf_2d_in_4               (alloca              ) [ 0011100000000]
buf_2d_in_5               (alloca              ) [ 0011100000000]
buf_2d_in_6               (alloca              ) [ 0011100000000]
buf_2d_in_7               (alloca              ) [ 0011100000000]
buf_2d_out                (alloca              ) [ 0011111111111]
call_ln117                (call                ) [ 0000000000000]
call_ln0                  (call                ) [ 0000000000000]
call_ln0                  (call                ) [ 0000000000000]
call_ln0                  (call                ) [ 0000000000000]
call_ln0                  (call                ) [ 0000000000000]
specdataflowpipeline_ln14 (specdataflowpipeline) [ 0000000000000]
spectopmodule_ln111       (spectopmodule       ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000]
call_ln122                (call                ) [ 0000000000000]
ret_ln123                 (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_1d_short_short_dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_1d_short_short_dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_1d_short_short_dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_1d_short_short_dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_1d_short_short_dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_1d_short_short_dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_1d_short_short_dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_1d_short_short_dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Row_DCT_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Xpose_Row_Outer_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Col_DCT_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Xpose_Col_Outer_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="row_outbuf_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="col_outbuf_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="col_inbuf_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="col_inbuf_1_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="col_inbuf_2_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="col_inbuf_3_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="col_inbuf_4_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="col_inbuf_5_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="col_inbuf_6_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="col_inbuf_7_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_in_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_2d_in_1_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_2d_in_2_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_2d_in_3_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_2d_in_4_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_2d_in_5_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_2d_in_6_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_2d_in_7_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_2d_out_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_data_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="0" index="3" bw="16" slack="0"/>
<pin id="133" dir="0" index="4" bw="16" slack="0"/>
<pin id="134" dir="0" index="5" bw="16" slack="0"/>
<pin id="135" dir="0" index="6" bw="16" slack="0"/>
<pin id="136" dir="0" index="7" bw="16" slack="0"/>
<pin id="137" dir="0" index="8" bw="16" slack="0"/>
<pin id="138" dir="0" index="9" bw="16" slack="0"/>
<pin id="139" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_Loop_Row_DCT_Loop_proc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="10" bw="14" slack="0"/>
<pin id="162" dir="0" index="11" bw="15" slack="0"/>
<pin id="163" dir="0" index="12" bw="15" slack="0"/>
<pin id="164" dir="0" index="13" bw="15" slack="0"/>
<pin id="165" dir="0" index="14" bw="15" slack="0"/>
<pin id="166" dir="0" index="15" bw="15" slack="0"/>
<pin id="167" dir="0" index="16" bw="15" slack="0"/>
<pin id="168" dir="0" index="17" bw="15" slack="0"/>
<pin id="169" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_Loop_Xpose_Row_Outer_Loop_proc_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="184" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="188" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="190" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_Loop_Col_DCT_Loop_proc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="10" bw="14" slack="0"/>
<pin id="204" dir="0" index="11" bw="15" slack="0"/>
<pin id="205" dir="0" index="12" bw="15" slack="0"/>
<pin id="206" dir="0" index="13" bw="15" slack="0"/>
<pin id="207" dir="0" index="14" bw="15" slack="0"/>
<pin id="208" dir="0" index="15" bw="15" slack="0"/>
<pin id="209" dir="0" index="16" bw="15" slack="0"/>
<pin id="210" dir="0" index="17" bw="15" slack="0"/>
<pin id="211" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_Loop_Xpose_Col_Outer_Loop_proc_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_write_data_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="16" slack="0"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="142"><net_src comp="92" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="143"><net_src comp="96" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="144"><net_src comp="100" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="145"><net_src comp="104" pin="1"/><net_sink comp="128" pin=5"/></net>

<net id="146"><net_src comp="108" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="147"><net_src comp="112" pin="1"/><net_sink comp="128" pin=7"/></net>

<net id="148"><net_src comp="116" pin="1"/><net_sink comp="128" pin=8"/></net>

<net id="149"><net_src comp="120" pin="1"/><net_sink comp="128" pin=9"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="150" pin=10"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="150" pin=11"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="150" pin=12"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="150" pin=13"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="150" pin=14"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="150" pin=15"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="150" pin=16"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="150" pin=17"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="192" pin=11"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="192" pin=13"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="192" pin=14"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="192" pin=15"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="192" pin=16"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="192" pin=17"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 12 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_1d_short_short_dct_coeff_table | {3 4 7 8 }
	Port: dct : dct_1d_short_short_dct_coeff_table_1 | {3 4 7 8 }
	Port: dct : dct_1d_short_short_dct_coeff_table_2 | {3 4 7 8 }
	Port: dct : dct_1d_short_short_dct_coeff_table_3 | {3 4 7 8 }
	Port: dct : dct_1d_short_short_dct_coeff_table_4 | {3 4 7 8 }
	Port: dct : dct_1d_short_short_dct_coeff_table_5 | {3 4 7 8 }
	Port: dct : dct_1d_short_short_dct_coeff_table_6 | {3 4 7 8 }
	Port: dct : dct_1d_short_short_dct_coeff_table_7 | {3 4 7 8 }
  - Chain level:
	State 1
		call_ln117 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |            grp_read_data_fu_128           |    0    |  1.588  |    28   |    76   |
|          |     grp_Loop_Row_DCT_Loop_proc_fu_150     |    8    | 51.2932 |   860   |   486   |
|   call   | grp_Loop_Xpose_Row_Outer_Loop_proc_fu_179 |    0    |  1.588  |    35   |    90   |
|          |     grp_Loop_Col_DCT_Loop_proc_fu_192     |    8    | 51.2932 |   860   |   486   |
|          | grp_Loop_Xpose_Col_Outer_Loop_proc_fu_221 |    0    |  1.588  |    42   |   104   |
|          |           grp_write_data_fu_227           |    0    |  1.588  |    32   |    90   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    16   | 108.938 |   1857  |   1332  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------+--------+--------+--------+--------+
|                                    |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------+--------+--------+--------+--------+
|              buf_2d_in             |    0   |   16   |    4   |    0   |
|             buf_2d_in_1            |    0   |   16   |    4   |    0   |
|             buf_2d_in_2            |    0   |   16   |    4   |    0   |
|             buf_2d_in_3            |    0   |   16   |    4   |    0   |
|             buf_2d_in_4            |    0   |   16   |    4   |    0   |
|             buf_2d_in_5            |    0   |   16   |    4   |    0   |
|             buf_2d_in_6            |    0   |   16   |    4   |    0   |
|             buf_2d_in_7            |    0   |   16   |    4   |    0   |
|             buf_2d_out             |    1   |    0   |    0   |    0   |
|              col_inbuf             |    0   |   16   |    4   |    0   |
|             col_inbuf_1            |    0   |   16   |    4   |    0   |
|             col_inbuf_2            |    0   |   16   |    4   |    0   |
|             col_inbuf_3            |    0   |   16   |    4   |    0   |
|             col_inbuf_4            |    0   |   16   |    4   |    0   |
|             col_inbuf_5            |    0   |   16   |    4   |    0   |
|             col_inbuf_6            |    0   |   16   |    4   |    0   |
|             col_inbuf_7            |    0   |   16   |    4   |    0   |
|             col_outbuf             |    1   |    0   |    0   |    0   |
| dct_1d_short_short_dct_coeff_table |    0   |   14   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_1|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_2|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_3|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_4|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_5|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_6|    0   |   15   |    2   |    -   |
|dct_1d_short_short_dct_coeff_table_7|    0   |   15   |    2   |    -   |
|             row_outbuf             |    1   |    0   |    0   |    0   |
+------------------------------------+--------+--------+--------+--------+
|                Total               |    3   |   375  |   80   |    0   |
+------------------------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   108  |  1857  |  1332  |    -   |
|   Memory  |    3   |    -   |    -   |   375  |   80   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |   16   |   108  |  2232  |  1412  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
