                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module __stdc_bit_ceilull
                                      6 	.optsdcc -mmcs51 --model-medium
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl ___stdc_bit_ceilull
                                     12 ;--------------------------------------------------------
                                     13 ; special function registers
                                     14 ;--------------------------------------------------------
                                     15 	.area RSEG    (ABS,DATA)
      000000                         16 	.org 0x0000
                                     17 ;--------------------------------------------------------
                                     18 ; special function bits
                                     19 ;--------------------------------------------------------
                                     20 	.area RSEG    (ABS,DATA)
      000000                         21 	.org 0x0000
                                     22 ;--------------------------------------------------------
                                     23 ; overlayable register banks
                                     24 ;--------------------------------------------------------
                                     25 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         26 	.ds 8
                                     27 ;--------------------------------------------------------
                                     28 ; internal ram data
                                     29 ;--------------------------------------------------------
                                     30 	.area DSEG    (DATA)
                                     31 ;--------------------------------------------------------
                                     32 ; overlayable items in internal ram
                                     33 ;--------------------------------------------------------
                                     34 	.area	OSEG    (OVR,DATA)
      000000                         35 ___stdc_bit_ceilull_sloc0_1_0:
      000000                         36 	.ds 8
                                     37 ;--------------------------------------------------------
                                     38 ; indirectly addressable internal ram data
                                     39 ;--------------------------------------------------------
                                     40 	.area ISEG    (DATA)
                                     41 ;--------------------------------------------------------
                                     42 ; absolute internal ram data
                                     43 ;--------------------------------------------------------
                                     44 	.area IABS    (ABS,DATA)
                                     45 	.area IABS    (ABS,DATA)
                                     46 ;--------------------------------------------------------
                                     47 ; bit data
                                     48 ;--------------------------------------------------------
                                     49 	.area BSEG    (BIT)
                                     50 ;--------------------------------------------------------
                                     51 ; paged external ram data
                                     52 ;--------------------------------------------------------
                                     53 	.area PSEG    (PAG,XDATA)
      000000                         54 ___stdc_bit_ceilull_value_65536_9:
      000000                         55 	.ds 8
                                     56 ;--------------------------------------------------------
                                     57 ; uninitialized external ram data
                                     58 ;--------------------------------------------------------
                                     59 	.area XSEG    (XDATA)
                                     60 ;--------------------------------------------------------
                                     61 ; absolute external ram data
                                     62 ;--------------------------------------------------------
                                     63 	.area XABS    (ABS,XDATA)
                                     64 ;--------------------------------------------------------
                                     65 ; initialized external ram data
                                     66 ;--------------------------------------------------------
                                     67 	.area XISEG   (XDATA)
                                     68 	.area HOME    (CODE)
                                     69 	.area GSINIT0 (CODE)
                                     70 	.area GSINIT1 (CODE)
                                     71 	.area GSINIT2 (CODE)
                                     72 	.area GSINIT3 (CODE)
                                     73 	.area GSINIT4 (CODE)
                                     74 	.area GSINIT5 (CODE)
                                     75 	.area GSINIT  (CODE)
                                     76 	.area GSFINAL (CODE)
                                     77 	.area CSEG    (CODE)
                                     78 ;--------------------------------------------------------
                                     79 ; global & static initialisations
                                     80 ;--------------------------------------------------------
                                     81 	.area HOME    (CODE)
                                     82 	.area GSINIT  (CODE)
                                     83 	.area GSFINAL (CODE)
                                     84 	.area GSINIT  (CODE)
                                     85 ;--------------------------------------------------------
                                     86 ; Home
                                     87 ;--------------------------------------------------------
                                     88 	.area HOME    (CODE)
                                     89 	.area HOME    (CODE)
                                     90 ;--------------------------------------------------------
                                     91 ; code
                                     92 ;--------------------------------------------------------
                                     93 	.area CSEG    (CODE)
                                     94 ;------------------------------------------------------------
                                     95 ;Allocation info for local variables in function '__stdc_bit_ceilull'
                                     96 ;------------------------------------------------------------
                                     97 ;sloc0                     Allocated with name '___stdc_bit_ceilull_sloc0_1_0'
                                     98 ;------------------------------------------------------------
                                     99 ;	__stdc_bit_ceilull.c:37: unsigned long long __stdc_bit_ceilull(unsigned long long value)
                                    100 ;	-----------------------------------------
                                    101 ;	 function __stdc_bit_ceilull
                                    102 ;	-----------------------------------------
      000000                        103 ___stdc_bit_ceilull:
                           000007   104 	ar7 = 0x07
                           000006   105 	ar6 = 0x06
                           000005   106 	ar5 = 0x05
                           000004   107 	ar4 = 0x04
                           000003   108 	ar3 = 0x03
                           000002   109 	ar2 = 0x02
                           000001   110 	ar1 = 0x01
                           000000   111 	ar0 = 0x00
      000000 C0 07            [24]  112 	push	ar7
      000002 C0 06            [24]  113 	push	ar6
      000004 C0 05            [24]  114 	push	ar5
      000006 C0 04            [24]  115 	push	ar4
      000008 C0 E0            [24]  116 	push	acc
      00000A C0 F0            [24]  117 	push	b
      00000C C0 83            [24]  118 	push	dph
      00000E C0 82            [24]  119 	push	dpl
      000010 78r00            [12]  120 	mov	r0,#___stdc_bit_ceilull_value_65536_9
      000012 D0 E0            [24]  121 	pop	acc
      000014 F2               [24]  122 	movx	@r0,a
      000015 D0 E0            [24]  123 	pop	acc
      000017 08               [12]  124 	inc	r0
      000018 F2               [24]  125 	movx	@r0,a
      000019 D0 E0            [24]  126 	pop	acc
      00001B 08               [12]  127 	inc	r0
      00001C F2               [24]  128 	movx	@r0,a
      00001D D0 E0            [24]  129 	pop	acc
      00001F 08               [12]  130 	inc	r0
      000020 F2               [24]  131 	movx	@r0,a
      000021 D0 E0            [24]  132 	pop	acc
      000023 08               [12]  133 	inc	r0
      000024 F2               [24]  134 	movx	@r0,a
      000025 D0 E0            [24]  135 	pop	acc
      000027 08               [12]  136 	inc	r0
      000028 F2               [24]  137 	movx	@r0,a
      000029 D0 E0            [24]  138 	pop	acc
      00002B 08               [12]  139 	inc	r0
      00002C F2               [24]  140 	movx	@r0,a
      00002D D0 E0            [24]  141 	pop	acc
      00002F 08               [12]  142 	inc	r0
      000030 F2               [24]  143 	movx	@r0,a
                                    144 ;	__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
      000031 7F 00            [12]  145 	mov	r7,#0x00
      000033                        146 00104$:
                                    147 ;	__stdc_bit_ceilull.c:41: if(value <= (1ull << i))
      000033 8F F0            [24]  148 	mov	b,r7
      000035 05 F0            [12]  149 	inc	b
      000037 75*00 01         [24]  150 	mov	___stdc_bit_ceilull_sloc0_1_0,#0x01
      00003A 75*01 00         [24]  151 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 1),#0x00
      00003D 75*02 00         [24]  152 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 2),#0x00
      000040 75*03 00         [24]  153 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 3),#0x00
      000043 75*04 00         [24]  154 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 4),#0x00
      000046 75*05 00         [24]  155 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 5),#0x00
      000049 75*06 00         [24]  156 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 6),#0x00
      00004C 75*07 00         [24]  157 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 7),#0x00
      00004F 80 29            [24]  158 	sjmp	00118$
      000051                        159 00117$:
      000051 E5*00            [12]  160 	mov	a,___stdc_bit_ceilull_sloc0_1_0
      000053 25*00            [12]  161 	add	a,___stdc_bit_ceilull_sloc0_1_0
      000055 F5*00            [12]  162 	mov	___stdc_bit_ceilull_sloc0_1_0,a
      000057 E5*01            [12]  163 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 1)
      000059 33               [12]  164 	rlc	a
      00005A F5*01            [12]  165 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 1),a
      00005C E5*02            [12]  166 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 2)
      00005E 33               [12]  167 	rlc	a
      00005F F5*02            [12]  168 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 2),a
      000061 E5*03            [12]  169 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 3)
      000063 33               [12]  170 	rlc	a
      000064 F5*03            [12]  171 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 3),a
      000066 E5*04            [12]  172 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 4)
      000068 33               [12]  173 	rlc	a
      000069 F5*04            [12]  174 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 4),a
      00006B E5*05            [12]  175 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 5)
      00006D 33               [12]  176 	rlc	a
      00006E F5*05            [12]  177 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 5),a
      000070 E5*06            [12]  178 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 6)
      000072 33               [12]  179 	rlc	a
      000073 F5*06            [12]  180 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 6),a
      000075 E5*07            [12]  181 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 7)
      000077 33               [12]  182 	rlc	a
      000078 F5*07            [12]  183 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 7),a
      00007A                        184 00118$:
      00007A D5 F0 D4         [24]  185 	djnz	b,00117$
      00007D 78r00            [12]  186 	mov	r0,#___stdc_bit_ceilull_value_65536_9
      00007F C3               [12]  187 	clr	c
      000080 E2               [24]  188 	movx	a,@r0
      000081 F5 F0            [12]  189 	mov	b,a
      000083 E5*00            [12]  190 	mov	a,___stdc_bit_ceilull_sloc0_1_0
      000085 95 F0            [12]  191 	subb	a,b
      000087 08               [12]  192 	inc	r0
      000088 E2               [24]  193 	movx	a,@r0
      000089 F5 F0            [12]  194 	mov	b,a
      00008B E5*01            [12]  195 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 1)
      00008D 95 F0            [12]  196 	subb	a,b
      00008F 08               [12]  197 	inc	r0
      000090 E2               [24]  198 	movx	a,@r0
      000091 F5 F0            [12]  199 	mov	b,a
      000093 E5*02            [12]  200 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 2)
      000095 95 F0            [12]  201 	subb	a,b
      000097 08               [12]  202 	inc	r0
      000098 E2               [24]  203 	movx	a,@r0
      000099 F5 F0            [12]  204 	mov	b,a
      00009B E5*03            [12]  205 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 3)
      00009D 95 F0            [12]  206 	subb	a,b
      00009F 08               [12]  207 	inc	r0
      0000A0 E2               [24]  208 	movx	a,@r0
      0000A1 F5 F0            [12]  209 	mov	b,a
      0000A3 E5*04            [12]  210 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 4)
      0000A5 95 F0            [12]  211 	subb	a,b
      0000A7 08               [12]  212 	inc	r0
      0000A8 E2               [24]  213 	movx	a,@r0
      0000A9 F5 F0            [12]  214 	mov	b,a
      0000AB E5*05            [12]  215 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 5)
      0000AD 95 F0            [12]  216 	subb	a,b
      0000AF 08               [12]  217 	inc	r0
      0000B0 E2               [24]  218 	movx	a,@r0
      0000B1 F5 F0            [12]  219 	mov	b,a
      0000B3 E5*06            [12]  220 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 6)
      0000B5 95 F0            [12]  221 	subb	a,b
      0000B7 08               [12]  222 	inc	r0
      0000B8 E2               [24]  223 	movx	a,@r0
      0000B9 F5 F0            [12]  224 	mov	b,a
      0000BB E5*07            [12]  225 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 7)
      0000BD 95 F0            [12]  226 	subb	a,b
      0000BF 50 09            [24]  227 	jnc	00103$
                                    228 ;	__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
      0000C1 0F               [12]  229 	inc	r7
      0000C2 BF 40 00         [24]  230 	cjne	r7,#0x40,00120$
      0000C5                        231 00120$:
      0000C5 50 03            [24]  232 	jnc	00121$
      0000C7 02r00r33         [24]  233 	ljmp	00104$
      0000CA                        234 00121$:
      0000CA                        235 00103$:
                                    236 ;	__stdc_bit_ceilull.c:43: return (1ull << i);
      0000CA 8F F0            [24]  237 	mov	b,r7
      0000CC 05 F0            [12]  238 	inc	b
      0000CE 75*00 01         [24]  239 	mov	___stdc_bit_ceilull_sloc0_1_0,#0x01
      0000D1 75*01 00         [24]  240 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 1),#0x00
      0000D4 75*02 00         [24]  241 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 2),#0x00
      0000D7 75*03 00         [24]  242 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 3),#0x00
      0000DA 75*04 00         [24]  243 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 4),#0x00
      0000DD 75*05 00         [24]  244 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 5),#0x00
      0000E0 75*06 00         [24]  245 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 6),#0x00
      0000E3 75*07 00         [24]  246 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 7),#0x00
      0000E6 80 29            [24]  247 	sjmp	00123$
      0000E8                        248 00122$:
      0000E8 E5*00            [12]  249 	mov	a,___stdc_bit_ceilull_sloc0_1_0
      0000EA 25*00            [12]  250 	add	a,___stdc_bit_ceilull_sloc0_1_0
      0000EC F5*00            [12]  251 	mov	___stdc_bit_ceilull_sloc0_1_0,a
      0000EE E5*01            [12]  252 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 1)
      0000F0 33               [12]  253 	rlc	a
      0000F1 F5*01            [12]  254 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 1),a
      0000F3 E5*02            [12]  255 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 2)
      0000F5 33               [12]  256 	rlc	a
      0000F6 F5*02            [12]  257 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 2),a
      0000F8 E5*03            [12]  258 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 3)
      0000FA 33               [12]  259 	rlc	a
      0000FB F5*03            [12]  260 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 3),a
      0000FD E5*04            [12]  261 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 4)
      0000FF 33               [12]  262 	rlc	a
      000100 F5*04            [12]  263 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 4),a
      000102 E5*05            [12]  264 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 5)
      000104 33               [12]  265 	rlc	a
      000105 F5*05            [12]  266 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 5),a
      000107 E5*06            [12]  267 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 6)
      000109 33               [12]  268 	rlc	a
      00010A F5*06            [12]  269 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 6),a
      00010C E5*07            [12]  270 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 7)
      00010E 33               [12]  271 	rlc	a
      00010F F5*07            [12]  272 	mov	(___stdc_bit_ceilull_sloc0_1_0 + 7),a
      000111                        273 00123$:
      000111 D5 F0 D4         [24]  274 	djnz	b,00122$
      000114 85*00 82         [24]  275 	mov	dpl,___stdc_bit_ceilull_sloc0_1_0
      000117 85*01 83         [24]  276 	mov	dph,(___stdc_bit_ceilull_sloc0_1_0 + 1)
      00011A 85*02 F0         [24]  277 	mov	b,(___stdc_bit_ceilull_sloc0_1_0 + 2)
      00011D E5*03            [12]  278 	mov	a,(___stdc_bit_ceilull_sloc0_1_0 + 3)
      00011F AC*04            [24]  279 	mov	r4,(___stdc_bit_ceilull_sloc0_1_0 + 4)
      000121 AD*05            [24]  280 	mov	r5,(___stdc_bit_ceilull_sloc0_1_0 + 5)
      000123 AE*06            [24]  281 	mov	r6,(___stdc_bit_ceilull_sloc0_1_0 + 6)
      000125 AF*07            [24]  282 	mov	r7,(___stdc_bit_ceilull_sloc0_1_0 + 7)
                                    283 ;	__stdc_bit_ceilull.c:44: }
      000127 22               [24]  284 	ret
                                    285 	.area CSEG    (CODE)
                                    286 	.area CONST   (CODE)
                                    287 	.area XINIT   (CODE)
                                    288 	.area CABS    (ABS,CODE)
