# Summary

Date : 2024-12-11 01:53:02

Directory /Users/yucheng/Documents/FYP/convolution-accelerator-FYP

Total : 36 files,  1758 codes, 734 comments, 480 blanks, all 2972 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| System Verilog | 24 | 1,392 | 592 | 377 | 2,361 |
| Verilog | 4 | 300 | 142 | 78 | 520 |
| Markdown | 7 | 54 | 0 | 25 | 79 |
| JSON with Comments | 1 | 12 | 0 | 0 | 12 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 36 | 1,758 | 734 | 480 | 2,972 |
| . (Files) | 2 | 60 | 0 | 15 | 75 |
| design source | 24 | 1,321 | 590 | 391 | 2,302 |
| design source/spinalHDL | 1 | 1 | 0 | 2 | 3 |
| design source/system_verilog | 18 | 1,019 | 448 | 309 | 1,776 |
| design source/system_verilog (Files) | 13 | 746 | 285 | 215 | 1,246 |
| design source/system_verilog/dummy_pe | 5 | 273 | 163 | 94 | 530 |
| design source/verilog | 5 | 301 | 142 | 80 | 523 |
| design source/verilog (Files) | 2 | 29 | 5 | 8 | 42 |
| design source/verilog/axi_example | 3 | 272 | 137 | 72 | 481 |
| design source/verilog/axi_example/sample_generator | 3 | 272 | 137 | 72 | 481 |
| simulation source | 10 | 377 | 144 | 74 | 595 |
| simulation source/spinalHDL | 1 | 1 | 0 | 2 | 3 |
| simulation source/system_verilog | 8 | 375 | 144 | 71 | 590 |
| simulation source/verilog | 1 | 1 | 0 | 1 | 2 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)