<img width="1920" height="1020" alt="Screenshot 2025-10-31 230423" src="https://github.com/user-attachments/assets/9b04c696-f238-4054-8188-f15899ad71cd" />

# 32-bit ALU in Verilog

### ğŸ“˜ Overview

This project implements a **32-bit Arithmetic Logic Unit (ALU)** using **Verilog HDL**.
The ALU is capable of performing a wide range of arithmetic and logical operations, controlled through **enable (EN)** and **select (SEL)** signals for dynamic operation selection.

---

### âš™ï¸ Features

* **Arithmetic Operations**

  * Addition (using CLA for faster computation)
  * Subtraction
  * Multiplication (Boothâ€™s algorithm)
  * Division

* **Logical Operations**

  * AND, OR, NOR, NAND, XOR, XNOR, NOT

* **Shift & Comparison**

  * Logical Shift Left / Right
  * Equality and Greater-than comparison

* **Flags**

  * Carry Flag
  * Zero Flag
  * Overflow Flag
  * Parity Flag

* **Control Signals**

  * **Enable (EN):** Activates the ALU operation
  * **Select (SEL):** Determines which operation is executed

---

### ğŸ§© Design Structure

```
32_bit_ALU/
â”‚
â”œâ”€â”€ rtl/                # Verilog source files
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ add.v
â”‚   â”œâ”€â”€ sub.v
â”‚   â”œâ”€â”€ mul.v
â”‚   â”œâ”€â”€ div.v
â”‚   â”œâ”€â”€ and.v
â”‚   â”œâ”€â”€ or.v
â”‚   â”œâ”€â”€ xor.v
â”‚   â”œâ”€â”€ ...
â”‚
â”œâ”€â”€ tb/                 # Testbench files
â”‚   â”œâ”€â”€ alu_tb.v
â”‚
â””â”€â”€ README.md           # Project documentation
```
