
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -17.99

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.20

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.20

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[4]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u3.d[4]$_DFF_P_/QN (DFF_X1)
                                         _00414_ (net)
                  0.01    0.00    0.06 ^ _15881_/A (XNOR2_X1)
     2    4.09    0.01    0.02    0.08 v _15881_/ZN (XNOR2_X1)
                                         _06729_ (net)
                  0.01    0.00    0.08 v _15989_/B1 (AOI21_X1)
     1    1.34    0.01    0.03    0.11 ^ _15989_/ZN (AOI21_X1)
                                         _00347_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][4]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][4]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u0.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     1    2.77    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.00    0.00    0.16 ^ input128/A (CLKBUF_X3)
     2   25.50    0.02    0.04    0.20 ^ input128/Z (CLKBUF_X3)
                                         net226 (net)
                  0.02    0.01    0.21 ^ _15332_/A (BUF_X16)
     8   36.42    0.01    0.03    0.24 ^ _15332_/Z (BUF_X16)
                                         _06216_ (net)
                  0.01    0.00    0.24 ^ _15341_/A (BUF_X8)
     6   26.50    0.01    0.03    0.27 ^ _15341_/Z (BUF_X8)
                                         _06225_ (net)
                  0.01    0.00    0.27 ^ _15362_/A (BUF_X8)
    10   36.96    0.01    0.03    0.30 ^ _15362_/Z (BUF_X8)
                                         _06245_ (net)
                  0.01    0.00    0.30 ^ _15377_/A1 (NOR2_X1)
     1    1.58    0.01    0.01    0.31 v _15377_/ZN (NOR2_X1)
                                         _06259_ (net)
                  0.01    0.00    0.31 v _15382_/B (MUX2_X2)
     3   17.72    0.02    0.07    0.38 v _15382_/Z (MUX2_X2)
                                         _06264_ (net)
                  0.02    0.00    0.38 v _15383_/A1 (NOR2_X4)
     6   30.42    0.04    0.05    0.43 ^ _15383_/ZN (NOR2_X4)
                                         _06265_ (net)
                  0.04    0.00    0.44 ^ _16112_/A (BUF_X8)
     6   26.82    0.01    0.03    0.47 ^ _16112_/Z (BUF_X8)
                                         _06868_ (net)
                  0.01    0.00    0.47 ^ _16113_/A (BUF_X16)
     9   29.15    0.01    0.02    0.49 ^ _16113_/Z (BUF_X16)
                                         _14658_ (net)
                  0.01    0.00    0.49 ^ _29550_/A (HA_X1)
     7   15.23    0.08    0.11    0.61 ^ _29550_/S (HA_X1)
                                         _14661_ (net)
                  0.08    0.00    0.61 ^ _16123_/A (INV_X2)
     5    9.03    0.02    0.02    0.62 v _16123_/ZN (INV_X2)
                                         _06876_ (net)
                  0.02    0.00    0.62 v _16551_/A (MUX2_X1)
     2    2.17    0.01    0.06    0.69 v _16551_/Z (MUX2_X1)
                                         _07298_ (net)
                  0.01    0.00    0.69 v _16552_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.75 v _16552_/Z (MUX2_X1)
                                         _07299_ (net)
                  0.01    0.00    0.75 v _16553_/B (MUX2_X1)
     1    1.11    0.01    0.06    0.80 v _16553_/Z (MUX2_X1)
                                         _07300_ (net)
                  0.01    0.00    0.80 v _16558_/A (MUX2_X1)
     1    3.80    0.01    0.06    0.87 v _16558_/Z (MUX2_X1)
                                         _07305_ (net)
                  0.01    0.00    0.87 v _16559_/B (MUX2_X1)
     1    1.15    0.01    0.06    0.92 v _16559_/Z (MUX2_X1)
                                         _07306_ (net)
                  0.01    0.00    0.92 v _16585_/A (MUX2_X1)
     1    1.26    0.01    0.06    0.98 v _16585_/Z (MUX2_X1)
                                         _00006_ (net)
                  0.01    0.00    0.98 v u0.u0.d[6]$_DFF_P_/D (DFF_X1)
                                  0.98   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u0.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u0.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     1    2.77    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.00    0.00    0.16 ^ input128/A (CLKBUF_X3)
     2   25.50    0.02    0.04    0.20 ^ input128/Z (CLKBUF_X3)
                                         net226 (net)
                  0.02    0.01    0.21 ^ _15332_/A (BUF_X16)
     8   36.42    0.01    0.03    0.24 ^ _15332_/Z (BUF_X16)
                                         _06216_ (net)
                  0.01    0.00    0.24 ^ _15341_/A (BUF_X8)
     6   26.50    0.01    0.03    0.27 ^ _15341_/Z (BUF_X8)
                                         _06225_ (net)
                  0.01    0.00    0.27 ^ _15362_/A (BUF_X8)
    10   36.96    0.01    0.03    0.30 ^ _15362_/Z (BUF_X8)
                                         _06245_ (net)
                  0.01    0.00    0.30 ^ _15377_/A1 (NOR2_X1)
     1    1.58    0.01    0.01    0.31 v _15377_/ZN (NOR2_X1)
                                         _06259_ (net)
                  0.01    0.00    0.31 v _15382_/B (MUX2_X2)
     3   17.72    0.02    0.07    0.38 v _15382_/Z (MUX2_X2)
                                         _06264_ (net)
                  0.02    0.00    0.38 v _15383_/A1 (NOR2_X4)
     6   30.42    0.04    0.05    0.43 ^ _15383_/ZN (NOR2_X4)
                                         _06265_ (net)
                  0.04    0.00    0.44 ^ _16112_/A (BUF_X8)
     6   26.82    0.01    0.03    0.47 ^ _16112_/Z (BUF_X8)
                                         _06868_ (net)
                  0.01    0.00    0.47 ^ _16113_/A (BUF_X16)
     9   29.15    0.01    0.02    0.49 ^ _16113_/Z (BUF_X16)
                                         _14658_ (net)
                  0.01    0.00    0.49 ^ _29550_/A (HA_X1)
     7   15.23    0.08    0.11    0.61 ^ _29550_/S (HA_X1)
                                         _14661_ (net)
                  0.08    0.00    0.61 ^ _16123_/A (INV_X2)
     5    9.03    0.02    0.02    0.62 v _16123_/ZN (INV_X2)
                                         _06876_ (net)
                  0.02    0.00    0.62 v _16551_/A (MUX2_X1)
     2    2.17    0.01    0.06    0.69 v _16551_/Z (MUX2_X1)
                                         _07298_ (net)
                  0.01    0.00    0.69 v _16552_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.75 v _16552_/Z (MUX2_X1)
                                         _07299_ (net)
                  0.01    0.00    0.75 v _16553_/B (MUX2_X1)
     1    1.11    0.01    0.06    0.80 v _16553_/Z (MUX2_X1)
                                         _07300_ (net)
                  0.01    0.00    0.80 v _16558_/A (MUX2_X1)
     1    3.80    0.01    0.06    0.87 v _16558_/Z (MUX2_X1)
                                         _07305_ (net)
                  0.01    0.00    0.87 v _16559_/B (MUX2_X1)
     1    1.15    0.01    0.06    0.92 v _16559_/Z (MUX2_X1)
                                         _07306_ (net)
                  0.01    0.00    0.92 v _16585_/A (MUX2_X1)
     1    1.26    0.01    0.06    0.98 v _16585_/Z (MUX2_X1)
                                         _00006_ (net)
                  0.01    0.00    0.98 v u0.u0.d[6]$_DFF_P_/D (DFF_X1)
                                  0.98   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u0.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07216527312994003

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3635

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.12449181824922562

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0049

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa01_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa11_sr[7]$_DFF_P_/CK (DFF_X2)
   0.12    0.12 ^ sa11_sr[7]$_DFF_P_/Q (DFF_X2)
   0.04    0.15 ^ _19015_/Z (BUF_X4)
   0.07    0.22 ^ _19016_/Z (XOR2_X2)
   0.05    0.26 ^ _19020_/ZN (XNOR2_X1)
   0.05    0.31 ^ _19026_/ZN (XNOR2_X1)
   0.10    0.41 v _19027_/Z (MUX2_X2)
   0.06    0.46 ^ _19035_/ZN (NOR2_X4)
   0.04    0.50 ^ _19310_/Z (BUF_X8)
   0.02    0.52 ^ _19317_/Z (BUF_X16)
   0.16    0.68 ^ _29619_/S (HA_X1)
   0.03    0.72 v _19296_/ZN (INV_X2)
   0.04    0.76 ^ _19322_/ZN (OAI21_X2)
   0.02    0.78 v _19384_/ZN (OAI21_X1)
   0.03    0.81 ^ _19385_/ZN (AOI21_X1)
   0.03    0.84 v _19386_/ZN (OAI221_X1)
   0.04    0.88 v _19387_/ZN (AND2_X1)
   0.07    0.95 ^ _19405_/ZN (AOI221_X2)
   0.00    0.95 ^ sa01_sr[1]$_DFF_P_/D (DFF_X2)
           0.95   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa01_sr[1]$_DFF_P_/CK (DFF_X2)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.95   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u3.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u3.d[4]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u3.d[4]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15881_/ZN (XNOR2_X1)
   0.03    0.11 ^ _15989_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][4]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][4]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9799

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.2005

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-20.461272

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.76e-03   1.76e-03   4.81e-05   1.16e-02   2.7%
Combinational          2.06e-01   2.15e-01   6.56e-04   4.22e-01  97.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.16e-01   2.17e-01   7.04e-04   4.34e-01 100.0%
                          49.8%      50.0%       0.2%
