
5. Printing statistics.

=== $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2583
   Number of public wires:           9
   Number of public wire bits:    1037
   Number of memories:               1
   Number of memory bits:         1280
   Number of processes:              0
   Number of cells:                 12
     $dffe                         512
     $mux                          524

=== $paramod$4fd442b091a108698966967405a6589cbf6b5b5d\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            299
   Number of public wires:           9
   Number of public wire bits:     123
   Number of memories:               1
   Number of memory bits:          112
   Number of processes:              0
   Number of cells:                 12
     $dffe                          56
     $mux                           66

=== $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            355
   Number of public wires:           9
   Number of public wire bits:     147
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 12
     $dffe                          64
     $mux                           82

=== $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            659
   Number of public wires:           9
   Number of public wire bits:     267
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 12
     $dffe                         128
     $mux                          138

=== $paramod\dual_port_ram\DATA_WIDTH=10'0100000000\ADDR_WIDTH=4'0100 ===

   Number of wires:                 17
   Number of wire bits:           2579
   Number of public wires:           9
   Number of public wire bits:    1035
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 12
     $dffe                         512
     $mux                          522

=== $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100 ===

   Number of wires:                 17
   Number of wire bits:             69
   Number of public wires:           9
   Number of public wire bits:      31
   Number of memories:               1
   Number of memory bits:           20
   Number of processes:              0
   Number of cells:                 12
     $dffe                          10
     $mux                           20

=== DataTransferUnit ===

   Number of wires:                149
   Number of wire bits:           2495
   Number of public wires:          69
   Number of public wire bits:    2057
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add                           60
     $dff                            1
     $eq                             4
     $ge                             3
     $logic_and                     10
     $logic_not                     11
     $logic_or                       2
     $lt                            35
     $mux                          302
     $ne                            14
     $not                            4
     $pmux                           2
     $reduce_and                    13
     $reduce_bool                   13
     $reduce_or                     13
     $sdff                           7
     $sdffe                        183
     $sub                           39

=== LU ===

   Number of wires:                194
   Number of wire bits:          10633
   Number of public wires:         165
   Number of public wire bits:    9343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $dff                         3585
     $dffe                          32
     $eq                            21
     $logic_not                      3
     $mux                         2530
     $pmux                          64
     $sdffe                         32

=== LU8PEEng ===

   Number of wires:                 50
   Number of wire bits:           1681
   Number of public wires:          49
   Number of public wire bits:    1680
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $logic_and                      2
     $not                            1

=== LUControl ===

   Number of wires:                450
   Number of wire bits:           3829
   Number of public wires:         214
   Number of public wire bits:    2097
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                433
     $add                          821
     $dff                         1799
     $dffe                          25
     $eq                           379
     $ge                            96
     $gt                             5
     $logic_and                     23
     $logic_not                     14
     $logic_or                      11
     $lt                            96
     $mux                          416
     $ne                            18
     $not                            2
     $pmux                          39
     $reduce_and                     2
     $reduce_bool                   13
     $reduce_or                     13
     $sdff                          80
     $sdffe                         66
     $sub                          224

=== MarshallerController ===

   Number of wires:                232
   Number of wire bits:           1660
   Number of public wires:          49
   Number of public wire bits:     457
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                217
     $add                          266
     $dff                           39
     $dffe                         177
     $eq                           235
     $le                            20
     $logic_and                      5
     $logic_not                     13
     $logic_or                      28
     $lt                            40
     $mux                          671
     $ne                             7
     $not                            2
     $pmux                          11
     $reduce_and                     7
     $reduce_bool                   18
     $reduce_or                      6
     $sdff                          19
     $sdffe                        106
     $sub                          103

=== addr_fifo ===

   Number of wires:                 28
   Number of wire bits:            107
   Number of public wires:          13
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           40
     $dffe                          18
     $eq                             5
     $logic_and                      4
     $logic_not                      7
     $mux                           10
     $ne                             5
     $reduce_bool                    7
     $sub                            5

=== assemble ===

   Number of wires:                 16
   Number of wire bits:            257
   Number of public wires:          12
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux                          156
     $xor                            1

=== div_24b ===

   Number of wires:                 75
   Number of wire bits:           2076
   Number of public wires:          28
   Number of public wire bits:    1247
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     $le                           852
     $mux                         1105
     $sub                          805

=== exponent ===

   Number of wires:                 10
   Number of wire bits:            130
   Number of public wires:           5
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           64
     $logic_not                      1
     $or                             1
     $reduce_or                      9
     $sub                           32

=== flag ===

   Number of wires:                 10
   Number of wire bits:             14
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            2
     $not                            1
     $or                             2

=== fpmul ===

   Number of wires:                 41
   Number of wire bits:            501
   Number of public wires:          41
   Number of public wire bits:     501
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dff                           32
     $or                             1

=== fpu_add ===

   Number of wires:                126
   Number of wire bits:           1419
   Number of public wires:          11
   Number of public wire bits:     243
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $add                           33
     $dff                           64
     $eq                           368
     $gt                             8
     $logic_and                      3
     $lt                            32
     $mux                          905
     $not                            2
     $pmux                          48
     $sub                          250

=== fpu_div ===

   Number of wires:                 62
   Number of wire bits:           1094
   Number of public wires:          12
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     $add                            8
     $dff                           64
     $ge                             8
     $mux                          721
     $sub                          208
     $xor                            1

=== memcmd_fifo ===

   Number of wires:                 28
   Number of wire bits:            195
   Number of public wires:          13
   Number of public wire bits:     158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           13
     $dffe                          41
     $eq                             5
     $logic_and                      4
     $logic_not                      7
     $mux                           10
     $ne                             5
     $reduce_bool                    7
     $sub                            5

=== mult_add ===

   Number of wires:                 10
   Number of wire bits:            262
   Number of public wires:          10
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                           64

=== multiply_a ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                           48

=== normalize ===

   Number of wires:                  7
   Number of wire bits:            148
   Number of public wires:           4
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and                            1
     $mux                           96
     $xor                            1

=== prenorm ===

   Number of wires:                108
   Number of wire bits:           1792
   Number of public wires:          14
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $eq                           230
     $mux                         1520
     $pmux                          48
     $sub                           64

=== preprocess ===

   Number of wires:                 31
   Number of wire bits:            153
   Number of public wires:          23
   Number of public wire bits:     145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            8
     $logic_not                      4
     $or                             2
     $reduce_and                    16
     $reduce_or                     62
     $xor                            1

=== ram ===

   Number of wires:                 11
   Number of wire bits:           1580
   Number of public wires:          11
   Number of public wire bits:    1580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                          256
     $or                           256

=== ram1 ===

   Number of wires:                 11
   Number of wire bits:           1580
   Number of public wires:          11
   Number of public wire bits:    1580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                          256
     $or                           256

=== ram2 ===

   Number of wires:                 11
   Number of wire bits:           1580
   Number of public wires:          11
   Number of public wire bits:    1580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                          256
     $or                           256

=== ram3 ===

   Number of wires:                 11
   Number of wire bits:           1580
   Number of public wires:          11
   Number of public wire bits:    1580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                          256
     $or                           256

=== rfifo ===

   Number of wires:                 37
   Number of wire bits:            578
   Number of public wires:          13
   Number of public wire bits:     531
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                           15
     $dffe                         269
     $eq                             6
     $logic_and                      3
     $logic_not                      9
     $mux                           10
     $not                            3
     $reduce_and                     9
     $reduce_bool                    7
     $sdff                           2
     $sub                            5

=== round ===

   Number of wires:                 45
   Number of wire bits:            327
   Number of public wires:          22
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                           42
     $and                           10
     $logic_not                      1
     $mux                           64
     $not                            4
     $or                             9
     $reduce_and                     8
     $reduce_or                    153
     $xor                            1

=== shift ===

   Number of wires:                 47
   Number of wire bits:            472
   Number of public wires:          11
   Number of public wire bits:     374
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $and                            2
     $eq                           155
     $gt                            32
     $mux                          160
     $neg                           10
     $not                            1
     $or                             1
     $pmux                          96
     $reduce_or                     48

=== special ===

   Number of wires:                 24
   Number of wire bits:            206
   Number of public wires:          14
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            2
     $ge                            23
     $mux                          126
     $not                            1
     $or                             7

=== top_ram ===

   Number of wires:                  9
   Number of wire bits:            178
   Number of public wires:           9
   Number of public wire bits:     178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                           32
     $or                            32

=== wfifo ===

   Number of wires:                 39
   Number of wire bits:           1411
   Number of public wires:          14
   Number of public wire bits:    1111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           15
     $dffe                          77
     $eq                             6
     $logic_and                      4
     $logic_not                      9
     $mux                          266
     $ne                             5
     $reduce_bool                   11
     $sdff                           2
     $sub                            5

=== design hierarchy ===

   LU8PEEng                          1
     DataTransferUnit                0
       addr_fifo                     0
         $paramod\dual_port_ram\DATA_WIDTH=4'0101\ADDR_WIDTH=4'0100      0
       memcmd_fifo                   0
         $paramod$4fd442b091a108698966967405a6589cbf6b5b5d\dual_port_ram      0
       rfifo                         0
         $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram      0
       wfifo                         0
         $paramod\dual_port_ram\DATA_WIDTH=10'0100000000\ADDR_WIDTH=4'0100      0
     LU                              0
       LUControl                     0
       fpu_div                       0
         div_24b                     0
       mult_add                      0
         fpmul                       0
           assemble                  0
           exponent                  0
           flag                      0
           multiply_a                0
           normalize                 0
           prenorm                   0
           preprocess                0
           round                     0
           shift                     0
           special                   0
         fpu_add                     0
       ram                           0
         $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram      0
       ram1                          0
         $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram      0
       ram2                          0
         $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram      0
       ram3                          0
         $paramod$1562f140864cc7fdf547927d88f1d7d4344d72f7\dual_port_ram      0
       top_ram                       0
         $paramod$ce0c38940747abe9a6fc0e1739aaf602f7b0afe8\dual_port_ram      0
     MarshallerController            0

   Number of wires:                 50
   Number of wire bits:           1681
   Number of public wires:          49
   Number of public wire bits:    1680
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $logic_and                      2
     $not                            1

