From 78588416f52622538991b920a8b637b59f536b00 Mon Sep 17 00:00:00 2001
From: Chandrakala Chavva <cchavva@caviumnetworks.com>
Date: Fri, 6 Mar 2015 16:20:16 -0800
Subject: [PATCH 096/184] MIPS:OCTEON: Change the default bus_number to 1.

Source: Cavium Networks, Inc.
MR: 00000
Type: Integration
Disposition: Merged from Octeon Tree
ChangeID: 12a9ad8d9fe5de2e60f76b945c53f46bd34e9cd5
Description:

Change back the default bus_number to 1, so that all the existing
PCIe cards work.

Signed-off-by: Chandrakala Chavva <cchavva@caviumnetworks.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
[Original patch taken from octeon-linux-kernel-patches-SDK-3.1.2-release]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/pci/pcie-octeon.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/mips/pci/pcie-octeon.c b/arch/mips/pci/pcie-octeon.c
index 305d52e..5f0a452 100644
--- a/arch/mips/pci/pcie-octeon.c
+++ b/arch/mips/pci/pcie-octeon.c
@@ -31,7 +31,7 @@
 static int pcie_disable;
 module_param(pcie_disable, int, S_IRUGO);
 
-int cvmx_primary_pcie_bus_number = 0;
+int cvmx_primary_pcie_bus_number = 1;
 module_param(cvmx_primary_pcie_bus_number, int, S_IRUGO);
 
 static int enable_pcie_14459_war;
@@ -290,7 +290,7 @@ static int octeon_pcie_read_config(struct pci_bus *bus, unsigned int devfn,
 {
 	union octeon_cvmemctl cvmmemctl;
 	union octeon_cvmemctl cvmmemctl_save;
-	int bus_number = cvmx_primary_pcie_bus_number;
+	int bus_number = bus->number;
 	int cfg_retry = 0;
 	int retry_cnt = 0;
 	int max_retry_cnt = 10;
-- 
1.9.1

