m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/simulation/modelsim
vadder
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1725238153
!i10b 1
!s100 9P38b4ok8>WNK?GgSaK;o0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHGQiFKZa[Vh79QlWMIPM83
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1724562179
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv
!i122 10
L0 1 7
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1725238153.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/adder.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work {+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core}
Z9 tCvgOpt 0
vALU
R1
Z10 !s110 1725238152
!i10b 1
!s100 RF5zc4IOiR_4fC2^iMePG1
R3
ITX3N@OoQzF8dGFhLDK4n_3
R4
S1
R0
Z11 w1724921572
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv
!i122 9
L0 1 23
R5
r1
!s85 0
31
Z12 !s108 1725238152.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ALU.sv|
!i113 1
R7
R8
R9
n@a@l@u
vcomparator_branch
R1
R2
!i10b 1
!s100 Ti>n:C<RZREK0F4KW`VDG2
R3
I4iRCQ7=?W:nOM8aYgAbGL1
R4
S1
R0
w1725221246
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/comparator_branch.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/comparator_branch.sv
!i122 13
L0 1 25
R5
r1
!s85 0
31
R6
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/comparator_branch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/comparator_branch.sv|
!i113 1
R7
R8
R9
vcontrolUnit
R1
R10
!i10b 1
!s100 3JZTD=Bn;NdzfBcg<j3jT1
R3
IMgO:HlzY6fT:2Z0QoSR4H0
R4
S1
R0
R11
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv
!i122 7
Z13 L0 1 56
R5
r1
!s85 0
31
R12
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/controlUnit.sv|
!i113 1
R7
R8
R9
ncontrol@unit
vcpu_top_tb
R1
Z14 !s110 1725238155
!i10b 1
!s100 PeLmC;6:GeCQ6S8];jz=;0
R3
ITJ@=oSVB_G@0:6M8lO41j2
R4
S1
R0
w1725236227
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/cpu_top_tb.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/cpu_top_tb.sv
!i122 18
L0 2 309
R5
r1
!s85 0
31
!s108 1725238155.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/cpu_top_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches/cpu_top_tb.sv|
!i113 1
R7
!s92 -sv -work work {+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/testbenches}
R9
vDecodeExecute_register
R1
R10
!i10b 1
!s100 [oBdVWR@]FalWTBVno@2U2
R3
I?7BFXE^]0Y=ET2z<GP:k72
R4
S1
R0
R11
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv
!i122 8
R13
R5
r1
!s85 0
31
R12
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/DecodeExecute_register.sv|
!i113 1
R7
R8
R9
n@decode@execute_register
vExecuteMemory_register
R1
R2
!i10b 1
!s100 BERWCXaA^[Z_^E:X3;>Ua1
R3
I3d;85k?1eSY=W778JoQ1D1
R4
S1
R0
w1725235496
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv
!i122 11
L0 1 71
R5
r1
!s85 0
31
R6
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/ExecuteMemory_register.sv|
!i113 1
R7
R8
R9
n@execute@memory_register
vFetchDecode_register
R1
Z15 !s110 1725238151
!i10b 1
!s100 >NBK`NH3=dH<b4GN=0R<73
R3
ITNU:A`n@L^50b<VmE=9[m0
R4
S1
R0
w1725221351
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv
!i122 5
L0 1 35
R5
r1
!s85 0
31
Z16 !s108 1725238151.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/FetchDecode_register.sv|
!i113 1
R7
R8
R9
n@fetch@decode_register
vforwarding_unit
R1
Z17 !s110 1725238154
!i10b 1
!s100 d9=SFO`k1_73GV4eWj8Y10
R3
I0<WT>HfA:@8iz3T8F[5:b2
R4
S1
R0
w1725238077
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/forwarding_unit.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/forwarding_unit.sv
!i122 16
L0 1 48
R5
r1
!s85 0
31
Z18 !s108 1725238154.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/forwarding_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/forwarding_unit.sv|
!i113 1
R7
R8
R9
vhazard_detection_unit
R1
R17
!i10b 1
!s100 QHa`;C^P6gYUFnX9NZ7o]3
R3
IYe]7l5]Qb[GJYPbmVSCa52
R4
S1
R0
w1725226318
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/hazard_detection_unit.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/hazard_detection_unit.sv
!i122 15
L0 1 32
R5
r1
!s85 0
31
R18
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/hazard_detection_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/hazard_detection_unit.sv|
!i113 1
R7
R8
R9
vMemoryWriteback_register
R1
R2
!i10b 1
!s100 EgfS04k;2`8;=;<QXi8O21
R3
IJT=HI@2o>dBQAfSgEMV8e0
R4
S1
R0
w1725235477
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv
!i122 12
L0 1 53
R5
r1
!s85 0
31
R6
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/MemoryWriteback_register.sv|
!i113 1
R7
R8
R9
n@memory@writeback_register
vmux_2inputs
R1
R15
!i10b 1
!s100 em5G30f1JkX_gh6L1MW850
R3
IdOl0c@VAB``5E4ea[kbaF0
R4
S1
R0
w1724565306
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv
!i122 4
L0 1 15
R5
r1
!s85 0
31
R16
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_2inputs.sv|
!i113 1
R7
R8
R9
vmux_3inputs
R1
R17
!i10b 1
!s100 i9CNad55f0;[P6[kGH=JM2
R3
IN1^XOOgbmNBinQk;;K>`M0
R4
S1
R0
w1724615235
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_3inputs.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_3inputs.sv
!i122 14
L0 1 18
R5
r1
!s85 0
31
R18
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_3inputs.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/mux_3inputs.sv|
!i113 1
R7
R8
R9
vPC_register
R1
R15
!i10b 1
!s100 A78QcKT?OP9cgA[9SI6Sm0
R3
I7Ni7Lh]@<b`W0_WAoI>Hm2
R4
S1
R0
w1725226332
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv
!i122 3
L0 1 28
R5
r1
!s85 0
31
R16
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/PC_register.sv|
!i113 1
R7
R8
R9
n@p@c_register
vRAM
Z19 !s110 1725238150
!i10b 1
!s100 SlcMk?1@bFf^0bcGN6LF52
R3
IY><75Slh^he@0XTTAg>@i2
R4
R0
R11
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v
!i122 1
L0 39 66
R5
r1
!s85 0
31
Z20 !s108 1725238150.000000
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/RAM.v|
!i113 1
Z21 o-vlog01compat -work work
Z22 !s92 -vlog01compat -work work {+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory}
R9
n@r@a@m
vRegfile_scalar
R1
R10
!i10b 1
!s100 bf2d_>DBA1REI^WgSNM2I2
R3
I4fZ2`OIR1WJ>jQzK9L@=91
R4
S1
R0
w1724973315
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv
!i122 6
L0 1 17
R5
r1
!s85 0
31
R16
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/Regfile_scalar.sv|
!i113 1
R7
R8
R9
n@regfile_scalar
vROM
R19
!i10b 1
!s100 3C532ZA:Q9j60?l@ZQa_X1
R3
IY89?o5`Dbl>Fjb=2kNE[g3
R4
R0
w1724562180
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v
!i122 0
L0 39 61
R5
r1
!s85 0
31
R20
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/memory/ROM.v|
!i113 1
R21
R22
R9
n@r@o@m
vtop
R1
R15
!i10b 1
!s100 C[R`EN1=e0YDNkP__X;6M2
R3
IoDe0;_BP[2<a5ZS<gF_[V2
R4
S1
R0
w1725236252
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv
!i122 2
L0 1 281
R5
r1
!s85 0
31
R20
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/top.sv|
!i113 1
R7
!s92 -sv -work work {+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined}
R9
vzeroExtend
R1
R14
!i10b 1
!s100 z^jjI6UHL7f5jWc;DmPNm2
R3
IF2;i@2CnZFJ=;Ic`jd3AO1
R4
S1
R0
w1724979488
8C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/zeroExtend.sv
FC:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/zeroExtend.sv
!i122 17
L0 1 6
R5
r1
!s85 0
31
R18
!s107 C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/zeroExtend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core|C:/Users/Manuel/Documents/TEC/Arqui 2/CPU/CPU-Pipelined/core/zeroExtend.sv|
!i113 1
R7
R8
R9
nzero@extend
