Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 28 20:03:52 2025
| Host         : LAPTOP-N6MHDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zynq_system_timing_summary_routed.rpt -pb zynq_system_timing_summary_routed.pb -rpx zynq_system_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_system
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 196 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 196 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: rtc_clk_gen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2944 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8219 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.902        0.000                      0                22502        0.035        0.000                      0                22502        2.000        0.000                       0                  8225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
CLK50MHZ           {0.000 10.000}     20.000          50.000          
  CLK_O_16M_PLL    {0.000 31.250}     62.500          16.000          
  clkfbout_PLL     {0.000 10.000}     20.000          50.000          
sys_clk_pin        {0.000 5.000}      20.000          50.000          
  CLK_O_16M_PLL_1  {0.000 31.250}     62.500          16.000          
  clkfbout_PLL_1   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK50MHZ                                                                                                                                                             7.000        0.000                       0                     1  
  CLK_O_16M_PLL         24.902        0.000                      0                16550        0.170        0.000                      0                16550       30.120        0.000                       0                  8221  
  clkfbout_PLL                                                                                                                                                      18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          2.000        0.000                       0                     1  
  CLK_O_16M_PLL_1       24.924        0.000                      0                16550        0.170        0.000                      0                16550       30.120        0.000                       0                  8221  
  clkfbout_PLL_1                                                                                                                                                    18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_O_16M_PLL_1  CLK_O_16M_PLL         24.902        0.000                      0                16550        0.035        0.000                      0                16550  
CLK_O_16M_PLL    CLK_O_16M_PLL_1       24.902        0.000                      0                16550        0.035        0.000                      0                16550  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL           38.574        0.000                      0                 5952        0.652        0.000                      0                 5952  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL           38.574        0.000                      0                 5952        0.517        0.000                      0                 5952  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL_1         38.574        0.000                      0                 5952        0.517        0.000                      0                 5952  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL_1         38.596        0.000                      0                 5952        0.652        0.000                      0                 5952  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK50MHZ
  To Clock:  CLK50MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK50MHZ
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       24.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.902ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.011ns  (logic 8.459ns (22.856%)  route 28.552ns (77.144%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.765    34.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.300    36.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.431    
  -------------------------------------------------------------------
                         slack                                 24.902    

Slack (MET) :             24.934ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.981ns  (logic 8.459ns (22.874%)  route 28.522ns (77.126%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.151    36.401    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.414    61.960    
                         clock uncertainty           -0.135    61.825    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.335    
                         arrival time                         -36.401    
  -------------------------------------------------------------------
                         slack                                 24.934    

Slack (MET) :             25.031ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.884ns  (logic 8.459ns (22.934%)  route 28.425ns (77.066%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.765    34.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.105    34.126 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=17, routed)          2.179    36.304    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[3]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.960    
                         clock uncertainty           -0.135    61.825    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    61.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.335    
                         arrival time                         -36.304    
  -------------------------------------------------------------------
                         slack                                 25.031    

Slack (MET) :             25.042ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.870ns  (logic 8.459ns (22.943%)  route 28.411ns (77.057%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.673    33.929    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.105    34.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=17, routed)          2.256    36.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.291    
  -------------------------------------------------------------------
                         slack                                 25.042    

Slack (MET) :             25.056ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.857ns  (logic 8.459ns (22.951%)  route 28.398ns (77.049%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.027    36.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.277    
  -------------------------------------------------------------------
                         slack                                 25.056    

Slack (MET) :             25.060ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.852ns  (logic 8.459ns (22.954%)  route 28.393ns (77.046%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.042    33.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.786    34.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.105    34.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.049    36.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.273    
  -------------------------------------------------------------------
                         slack                                 25.060    

Slack (MET) :             25.092ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.708ns  (logic 8.459ns (23.044%)  route 28.249ns (76.956%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.042    33.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.786    34.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.105    34.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          1.905    36.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.129    
  -------------------------------------------------------------------
                         slack                                 25.092    

Slack (MET) :             25.107ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.693ns  (logic 8.459ns (23.053%)  route 28.234ns (76.947%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.864    36.113    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.114    
  -------------------------------------------------------------------
                         slack                                 25.107    

Slack (MET) :             25.125ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.676ns  (logic 8.459ns (23.064%)  route 28.217ns (76.936%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.028    33.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.319 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[83]_i_1/O
                         net (fo=2, routed)           0.682    34.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[47]
    SLICE_X45Y30         LUT6 (Prop_lut6_I2_O)        0.105    34.106 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          1.990    36.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.096    
  -------------------------------------------------------------------
                         slack                                 25.125    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.785ns  (logic 8.459ns (22.996%)  route 28.326ns (77.004%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.652    33.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.105    34.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.192    36.205    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.205    
  -------------------------------------------------------------------
                         slack                                 25.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.236%)  route 0.057ns (27.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X36Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/Q
                         net (fo=2, routed)           0.057    -0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/D[6]
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/CLK_O_16M
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.022    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.577    -0.606    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/CLK_O_16M
    SLICE_X61Y61         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/Q
                         net (fo=2, routed)           0.116    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]_0[1]
    SLICE_X61Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.846    -0.846    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X61Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/C
                         clock pessimism              0.256    -0.590    
    SLICE_X61Y60         FDCE (Hold_fdce_C_D)         0.070    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.895%)  route 0.107ns (43.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.660    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CLK_O_16M
    SLICE_X65Y109        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/Q
                         net (fo=17, routed)          0.107    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[15][8]_0[4]
    SLICE_X66Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.933    -0.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/CLK_O_16M
    SLICE_X66Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/C
                         clock pessimism              0.253    -0.506    
    SLICE_X66Y108        FDCE (Hold_fdce_C_D)         0.059    -0.447    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.227%)  route 0.057ns (27.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X36Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/Q
                         net (fo=2, routed)           0.057    -0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/D[4]
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/CLK_O_16M
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.017    -0.601    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.751%)  route 0.097ns (34.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.576    -0.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/CLK_O_16M
    SLICE_X73Y26         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/dp_gt0.vec_r[0]
    SLICE_X72Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r[0]_i_1__67/O
                         net (fo=1, routed)           0.000    -0.324    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/D[0]
    SLICE_X72Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.840    -0.852    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/CLK_O_16M
    SLICE_X72Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.258    -0.594    
    SLICE_X72Y26         FDCE (Hold_fdce_C_D)         0.092    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.101%)  route 0.106ns (42.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.556    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/Q
                         net (fo=2, routed)           0.106    -0.380    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[15]_0[2]
    SLICE_X46Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.824    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/CLK_O_16M
    SLICE_X46Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/C
                         clock pessimism              0.257    -0.611    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.052    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.425%)  route 0.127ns (40.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.571    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/CLK_O_16M
    SLICE_X59Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/Q
                         net (fo=3, routed)           0.127    -0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_18
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[32]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu_rsp_bypbuf_i_data[32]
    SLICE_X58Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.836    -0.856    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X58Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/C
                         clock pessimism              0.256    -0.600    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.120    -0.480    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.148ns (68.213%)  route 0.069ns (31.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X46Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/Q
                         net (fo=2, routed)           0.069    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]_0[31]
    SLICE_X47Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/CLK_O_16M
    SLICE_X47Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.022    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.658    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/CLK_O_16M
    SLICE_X55Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.129    -0.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_i_1__2/O
                         net (fo=1, routed)           0.000    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_i_1__2_n_0
    SLICE_X54Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.931    -0.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/CLK_O_16M
    SLICE_X54Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/C
                         clock pessimism              0.250    -0.511    
    SLICE_X54Y103        FDCE (Hold_fdce_C_D)         0.120    -0.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.985%)  route 0.109ns (40.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.578    -0.605    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X62Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/Q
                         net (fo=2, routed)           0.109    -0.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]_1[8]
    SLICE_X60Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.846    -0.846    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/CLK_O_16M
    SLICE_X60Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/C
                         clock pessimism              0.256    -0.590    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.076    -0.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { CLK50MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         15.000      12.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         15.000      12.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       24.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.924ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.011ns  (logic 8.459ns (22.856%)  route 28.552ns (77.144%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.765    34.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.300    36.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.113    61.845    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -36.431    
  -------------------------------------------------------------------
                         slack                                 24.924    

Slack (MET) :             24.956ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.981ns  (logic 8.459ns (22.874%)  route 28.522ns (77.126%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.151    36.401    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.414    61.960    
                         clock uncertainty           -0.113    61.847    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -36.401    
  -------------------------------------------------------------------
                         slack                                 24.956    

Slack (MET) :             25.053ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.884ns  (logic 8.459ns (22.934%)  route 28.425ns (77.066%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.765    34.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.105    34.126 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=17, routed)          2.179    36.304    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[3]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.960    
                         clock uncertainty           -0.113    61.847    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    61.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -36.304    
  -------------------------------------------------------------------
                         slack                                 25.053    

Slack (MET) :             25.065ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.870ns  (logic 8.459ns (22.943%)  route 28.411ns (77.057%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.673    33.929    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.105    34.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=17, routed)          2.256    36.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.113    61.845    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -36.291    
  -------------------------------------------------------------------
                         slack                                 25.065    

Slack (MET) :             25.078ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.857ns  (logic 8.459ns (22.951%)  route 28.398ns (77.049%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.027    36.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.113    61.845    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -36.277    
  -------------------------------------------------------------------
                         slack                                 25.078    

Slack (MET) :             25.083ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.852ns  (logic 8.459ns (22.954%)  route 28.393ns (77.046%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.042    33.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.786    34.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.105    34.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.049    36.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.113    61.845    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -36.273    
  -------------------------------------------------------------------
                         slack                                 25.083    

Slack (MET) :             25.114ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.708ns  (logic 8.459ns (23.044%)  route 28.249ns (76.956%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.042    33.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.786    34.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.105    34.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          1.905    36.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.113    61.733    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.243    
                         arrival time                         -36.129    
  -------------------------------------------------------------------
                         slack                                 25.114    

Slack (MET) :             25.129ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.693ns  (logic 8.459ns (23.053%)  route 28.234ns (76.947%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.864    36.113    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.113    61.733    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.243    
                         arrival time                         -36.114    
  -------------------------------------------------------------------
                         slack                                 25.129    

Slack (MET) :             25.147ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.676ns  (logic 8.459ns (23.064%)  route 28.217ns (76.936%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.028    33.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.319 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[83]_i_1/O
                         net (fo=2, routed)           0.682    34.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[47]
    SLICE_X45Y30         LUT6 (Prop_lut6_I2_O)        0.105    34.106 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          1.990    36.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.113    61.733    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.243    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.243    
                         arrival time                         -36.096    
  -------------------------------------------------------------------
                         slack                                 25.147    

Slack (MET) :             25.150ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.785ns  (logic 8.459ns (22.996%)  route 28.326ns (77.004%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.652    33.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.105    34.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.192    36.205    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.113    61.845    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.355    
                         arrival time                         -36.205    
  -------------------------------------------------------------------
                         slack                                 25.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.236%)  route 0.057ns (27.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X36Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/Q
                         net (fo=2, routed)           0.057    -0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/D[6]
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/CLK_O_16M
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.022    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.577    -0.606    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/CLK_O_16M
    SLICE_X61Y61         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/Q
                         net (fo=2, routed)           0.116    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]_0[1]
    SLICE_X61Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.846    -0.846    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X61Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/C
                         clock pessimism              0.256    -0.590    
    SLICE_X61Y60         FDCE (Hold_fdce_C_D)         0.070    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.895%)  route 0.107ns (43.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.660    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CLK_O_16M
    SLICE_X65Y109        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/Q
                         net (fo=17, routed)          0.107    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[15][8]_0[4]
    SLICE_X66Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.933    -0.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/CLK_O_16M
    SLICE_X66Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/C
                         clock pessimism              0.253    -0.506    
    SLICE_X66Y108        FDCE (Hold_fdce_C_D)         0.059    -0.447    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.227%)  route 0.057ns (27.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X36Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/Q
                         net (fo=2, routed)           0.057    -0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/D[4]
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/CLK_O_16M
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.017    -0.601    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.751%)  route 0.097ns (34.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.576    -0.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/CLK_O_16M
    SLICE_X73Y26         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/dp_gt0.vec_r[0]
    SLICE_X72Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r[0]_i_1__67/O
                         net (fo=1, routed)           0.000    -0.324    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/D[0]
    SLICE_X72Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.840    -0.852    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/CLK_O_16M
    SLICE_X72Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.258    -0.594    
    SLICE_X72Y26         FDCE (Hold_fdce_C_D)         0.092    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.101%)  route 0.106ns (42.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.556    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/Q
                         net (fo=2, routed)           0.106    -0.380    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[15]_0[2]
    SLICE_X46Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.824    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/CLK_O_16M
    SLICE_X46Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/C
                         clock pessimism              0.257    -0.611    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.052    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.425%)  route 0.127ns (40.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.571    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/CLK_O_16M
    SLICE_X59Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/Q
                         net (fo=3, routed)           0.127    -0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_18
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[32]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu_rsp_bypbuf_i_data[32]
    SLICE_X58Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.836    -0.856    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X58Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/C
                         clock pessimism              0.256    -0.600    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.120    -0.480    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.148ns (68.213%)  route 0.069ns (31.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X46Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/Q
                         net (fo=2, routed)           0.069    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]_0[31]
    SLICE_X47Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/CLK_O_16M
    SLICE_X47Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/C
                         clock pessimism              0.255    -0.618    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.022    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.658    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/CLK_O_16M
    SLICE_X55Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.129    -0.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_i_1__2/O
                         net (fo=1, routed)           0.000    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_i_1__2_n_0
    SLICE_X54Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.931    -0.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/CLK_O_16M
    SLICE_X54Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/C
                         clock pessimism              0.250    -0.511    
    SLICE_X54Y103        FDCE (Hold_fdce_C_D)         0.120    -0.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.985%)  route 0.109ns (40.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.578    -0.605    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X62Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/Q
                         net (fo=2, routed)           0.109    -0.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]_1[8]
    SLICE_X60Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.846    -0.846    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/CLK_O_16M
    SLICE_X60Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/C
                         clock pessimism              0.256    -0.590    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.076    -0.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X3Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.500      60.028     RAMB36_X2Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         31.250      30.120     SLICE_X58Y56     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.250      30.120     SLICE_X62Y55     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_1
  To Clock:  clkfbout_PLL_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       24.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.902ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        37.011ns  (logic 8.459ns (22.856%)  route 28.552ns (77.144%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.765    34.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.300    36.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.431    
  -------------------------------------------------------------------
                         slack                                 24.902    

Slack (MET) :             24.934ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.981ns  (logic 8.459ns (22.874%)  route 28.522ns (77.126%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.151    36.401    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.414    61.960    
                         clock uncertainty           -0.135    61.825    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.335    
                         arrival time                         -36.401    
  -------------------------------------------------------------------
                         slack                                 24.934    

Slack (MET) :             25.031ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.884ns  (logic 8.459ns (22.934%)  route 28.425ns (77.066%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.765    34.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.105    34.126 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=17, routed)          2.179    36.304    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[3]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.960    
                         clock uncertainty           -0.135    61.825    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    61.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.335    
                         arrival time                         -36.304    
  -------------------------------------------------------------------
                         slack                                 25.031    

Slack (MET) :             25.042ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.870ns  (logic 8.459ns (22.943%)  route 28.411ns (77.057%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.673    33.929    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.105    34.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=17, routed)          2.256    36.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.291    
  -------------------------------------------------------------------
                         slack                                 25.042    

Slack (MET) :             25.056ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.857ns  (logic 8.459ns (22.951%)  route 28.398ns (77.049%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.027    36.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.277    
  -------------------------------------------------------------------
                         slack                                 25.056    

Slack (MET) :             25.060ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.852ns  (logic 8.459ns (22.954%)  route 28.393ns (77.046%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.042    33.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.786    34.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.105    34.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.049    36.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.273    
  -------------------------------------------------------------------
                         slack                                 25.060    

Slack (MET) :             25.092ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.708ns  (logic 8.459ns (23.044%)  route 28.249ns (76.956%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.042    33.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.786    34.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.105    34.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          1.905    36.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.129    
  -------------------------------------------------------------------
                         slack                                 25.092    

Slack (MET) :             25.107ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.693ns  (logic 8.459ns (23.053%)  route 28.234ns (76.947%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.864    36.113    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.114    
  -------------------------------------------------------------------
                         slack                                 25.107    

Slack (MET) :             25.125ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.676ns  (logic 8.459ns (23.064%)  route 28.217ns (76.936%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.028    33.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.319 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[83]_i_1/O
                         net (fo=2, routed)           0.682    34.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[47]
    SLICE_X45Y30         LUT6 (Prop_lut6_I2_O)        0.105    34.106 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          1.990    36.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.096    
  -------------------------------------------------------------------
                         slack                                 25.125    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        36.785ns  (logic 8.459ns (22.996%)  route 28.326ns (77.004%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.652    33.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.105    34.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.192    36.205    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.205    
  -------------------------------------------------------------------
                         slack                                 25.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.236%)  route 0.057ns (27.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X36Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/Q
                         net (fo=2, routed)           0.057    -0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/D[6]
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/CLK_O_16M
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.135    -0.483    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.022    -0.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.577    -0.606    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/CLK_O_16M
    SLICE_X61Y61         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/Q
                         net (fo=2, routed)           0.116    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]_0[1]
    SLICE_X61Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.846    -0.846    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X61Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/C
                         clock pessimism              0.256    -0.590    
                         clock uncertainty            0.135    -0.455    
    SLICE_X61Y60         FDCE (Hold_fdce_C_D)         0.070    -0.385    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.895%)  route 0.107ns (43.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.660    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CLK_O_16M
    SLICE_X65Y109        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/Q
                         net (fo=17, routed)          0.107    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[15][8]_0[4]
    SLICE_X66Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.933    -0.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/CLK_O_16M
    SLICE_X66Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/C
                         clock pessimism              0.253    -0.506    
                         clock uncertainty            0.135    -0.371    
    SLICE_X66Y108        FDCE (Hold_fdce_C_D)         0.059    -0.312    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.227%)  route 0.057ns (27.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X36Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/Q
                         net (fo=2, routed)           0.057    -0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/D[4]
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/CLK_O_16M
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.135    -0.483    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.017    -0.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.751%)  route 0.097ns (34.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.576    -0.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/CLK_O_16M
    SLICE_X73Y26         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/dp_gt0.vec_r[0]
    SLICE_X72Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r[0]_i_1__67/O
                         net (fo=1, routed)           0.000    -0.324    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/D[0]
    SLICE_X72Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.840    -0.852    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/CLK_O_16M
    SLICE_X72Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.258    -0.594    
                         clock uncertainty            0.135    -0.459    
    SLICE_X72Y26         FDCE (Hold_fdce_C_D)         0.092    -0.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.101%)  route 0.106ns (42.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.556    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/Q
                         net (fo=2, routed)           0.106    -0.380    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[15]_0[2]
    SLICE_X46Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.824    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/CLK_O_16M
    SLICE_X46Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/C
                         clock pessimism              0.257    -0.611    
                         clock uncertainty            0.135    -0.476    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.052    -0.424    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.425%)  route 0.127ns (40.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.571    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/CLK_O_16M
    SLICE_X59Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/Q
                         net (fo=3, routed)           0.127    -0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_18
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[32]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu_rsp_bypbuf_i_data[32]
    SLICE_X58Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.836    -0.856    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X58Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/C
                         clock pessimism              0.256    -0.600    
                         clock uncertainty            0.135    -0.465    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.120    -0.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.148ns (68.213%)  route 0.069ns (31.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X46Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/Q
                         net (fo=2, routed)           0.069    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]_0[31]
    SLICE_X47Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/CLK_O_16M
    SLICE_X47Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.135    -0.483    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.022    -0.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.658    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/CLK_O_16M
    SLICE_X55Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.129    -0.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_i_1__2/O
                         net (fo=1, routed)           0.000    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_i_1__2_n_0
    SLICE_X54Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.931    -0.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/CLK_O_16M
    SLICE_X54Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.135    -0.376    
    SLICE_X54Y103        FDCE (Hold_fdce_C_D)         0.120    -0.256    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.985%)  route 0.109ns (40.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.578    -0.605    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X62Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/Q
                         net (fo=2, routed)           0.109    -0.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]_1[8]
    SLICE_X60Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.846    -0.846    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/CLK_O_16M
    SLICE_X60Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/C
                         clock pessimism              0.256    -0.590    
                         clock uncertainty            0.135    -0.455    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.076    -0.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       24.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.902ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        37.011ns  (logic 8.459ns (22.856%)  route 28.552ns (77.144%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.765    34.026    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.131 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.300    36.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.431    
  -------------------------------------------------------------------
                         slack                                 24.902    

Slack (MET) :             24.934ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.981ns  (logic 8.459ns (22.874%)  route 28.522ns (77.126%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.151    36.401    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.414    61.960    
                         clock uncertainty           -0.135    61.825    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.335    
                         arrival time                         -36.401    
  -------------------------------------------------------------------
                         slack                                 24.934    

Slack (MET) :             25.031ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.884ns  (logic 8.459ns (22.934%)  route 28.425ns (77.066%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.765    34.021    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.105    34.126 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=17, routed)          2.179    36.304    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[3]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
                         clock pessimism              0.414    61.960    
                         clock uncertainty           -0.135    61.825    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    61.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.335    
                         arrival time                         -36.304    
  -------------------------------------------------------------------
                         slack                                 25.031    

Slack (MET) :             25.042ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.870ns  (logic 8.459ns (22.943%)  route 28.411ns (77.057%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.673    33.929    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.105    34.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=17, routed)          2.256    36.291    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.291    
  -------------------------------------------------------------------
                         slack                                 25.042    

Slack (MET) :             25.056ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.857ns  (logic 8.459ns (22.951%)  route 28.398ns (77.049%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.027    36.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.277    
  -------------------------------------------------------------------
                         slack                                 25.056    

Slack (MET) :             25.060ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.852ns  (logic 8.459ns (22.954%)  route 28.393ns (77.046%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.042    33.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.786    34.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.105    34.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.049    36.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKBWRCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.273    
  -------------------------------------------------------------------
                         slack                                 25.060    

Slack (MET) :             25.092ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.708ns  (logic 8.459ns (23.044%)  route 28.249ns (76.956%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.042    33.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.786    34.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.105    34.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          1.905    36.129    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.129    
  -------------------------------------------------------------------
                         slack                                 25.092    

Slack (MET) :             25.107ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.693ns  (logic 8.459ns (23.053%)  route 28.234ns (76.947%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.970    33.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.105    33.261 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__31/O
                         net (fo=23, routed)          0.884    34.145    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.105    34.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.864    36.113    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.114    
  -------------------------------------------------------------------
                         slack                                 25.107    

Slack (MET) :             25.125ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.676ns  (logic 8.459ns (23.064%)  route 28.217ns (76.936%))
  Logic Levels:           55  (CARRY4=13 LUT3=7 LUT4=4 LUT5=5 LUT6=26)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 61.516 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          1.028    33.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.105    33.319 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[83]_i_1/O
                         net (fo=2, routed)           0.682    34.001    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[47]
    SLICE_X45Y30         LUT6 (Prop_lut6_I2_O)        0.105    34.106 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          1.990    36.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.359    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X1Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.330    61.846    
                         clock uncertainty           -0.135    61.711    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         61.221    
                         arrival time                         -36.096    
  -------------------------------------------------------------------
                         slack                                 25.125    

Slack (MET) :             25.128ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        36.785ns  (logic 8.459ns (22.996%)  route 28.326ns (77.004%))
  Logic Levels:           55  (CARRY4=13 LUT3=8 LUT4=4 LUT5=4 LUT6=26)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 61.544 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.446    -0.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X71Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y26         FDCE (Prop_fdce_C_Q)         0.348    -0.232 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]/Q
                         net (fo=20, routed)          1.384     1.153    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[11]
    SLICE_X89Y26         LUT5 (Prop_lut5_I4_O)        0.256     1.409 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8/O
                         net (fo=9, routed)           0.680     2.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_8__8_n_0
    SLICE_X84Y26         LUT6 (Prop_lut6_I1_O)        0.267     2.356 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33/O
                         net (fo=1, routed)           0.458     2.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_33_n_0
    SLICE_X84Y27         LUT6 (Prop_lut6_I0_O)        0.105     2.919 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15/O
                         net (fo=2, routed)           0.819     3.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_15_n_0
    SLICE_X84Y28         LUT6 (Prop_lut6_I1_O)        0.105     3.842 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_req_alu_op1_i_5/O
                         net (fo=18, routed)          0.659     4.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_7
    SLICE_X79Y29         LUT5 (Prop_lut5_I0_O)        0.105     4.607 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_20/O
                         net (fo=7, routed)           0.246     4.853    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X76Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.958 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=6, routed)           0.397     5.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.105     5.459 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_14__5/O
                         net (fo=88, routed)          1.156     6.615    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_32
    SLICE_X58Y39         LUT3 (Prop_lut3_I2_O)        0.125     6.740 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_4__6/O
                         net (fo=7, routed)           0.680     7.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_4
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.284     7.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__16/O
                         net (fo=3, routed)           0.416     8.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_31
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.275     8.394 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__8/O
                         net (fo=4, routed)           0.358     8.752    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52_0
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     8.857 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84/O
                         net (fo=1, routed)           0.340     9.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_84_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.302 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_52/O
                         net (fo=1, routed)           0.393     9.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X70Y34         LUT6 (Prop_lut6_I0_O)        0.105     9.800 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=71, routed)          0.407    10.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X69Y36         LUT6 (Prop_lut6_I0_O)        0.105    10.312 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.396    10.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X68Y36         LUT3 (Prop_lut3_I2_O)        0.105    10.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__21/O
                         net (fo=1, routed)           0.523    11.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    11.817 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000    11.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__4_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.915 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    11.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__2_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.013    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__2_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.111 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    12.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__2_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.503    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    12.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          0.892    13.586    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.249    13.835 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.401    14.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X70Y38         LUT4 (Prop_lut4_I3_O)        0.105    14.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9/O
                         net (fo=1, routed)           0.573    14.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__9_n_0
    SLICE_X71Y35         LUT6 (Prop_lut6_I4_O)        0.105    15.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.687    15.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I4_O)        0.105    15.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__21/O
                         net (fo=12, routed)          1.063    16.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__22_0
    SLICE_X71Y31         LUT6 (Prop_lut6_I5_O)        0.105    16.978 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          0.406    17.384    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_88
    SLICE_X75Y30         LUT6 (Prop_lut6_I4_O)        0.105    17.489 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__21/O
                         net (fo=8, routed)           0.416    17.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__12_2
    SLICE_X76Y29         LUT6 (Prop_lut6_I4_O)        0.105    18.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__15/O
                         net (fo=8, routed)           0.418    18.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119
    SLICE_X76Y28         LUT6 (Prop_lut6_I5_O)        0.105    18.533 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__102/O
                         net (fo=7, routed)           0.381    18.914    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X79Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.752    19.771    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_152
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.105    19.876 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__17/O
                         net (fo=6, routed)           0.637    20.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_16
    SLICE_X75Y27         LUT3 (Prop_lut3_I2_O)        0.105    20.618 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17/O
                         net (fo=5, routed)           0.544    21.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__17_n_0
    SLICE_X75Y29         LUT6 (Prop_lut6_I2_O)        0.105    21.266 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7/O
                         net (fo=1, routed)           0.358    21.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__7_n_0
    SLICE_X76Y30         LUT6 (Prop_lut6_I4_O)        0.105    21.730 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_4__12/O
                         net (fo=19, routed)          0.664    22.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_34
    SLICE_X80Y31         LUT6 (Prop_lut6_I1_O)        0.105    22.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6/O
                         net (fo=28, routed)          0.858    23.356    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_9__6_n_0
    SLICE_X83Y40         LUT6 (Prop_lut6_I5_O)        0.105    23.461 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__7/O
                         net (fo=1, routed)           0.816    24.277    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.105    24.382 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__4/O
                         net (fo=4, routed)           0.476    24.858    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[20]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.105    24.963 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    24.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.420    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.552 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.531    26.083    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_146[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.275    26.358 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__57/O
                         net (fo=8, routed)           0.347    26.705    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.105    26.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24/O
                         net (fo=39, routed)          0.916    27.726    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__24_n_0
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.105    27.831 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_9/O
                         net (fo=2, routed)           0.623    28.454    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[19]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.105    28.559 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    28.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.016 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    29.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.700    29.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_1[0]
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.275    30.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__5/O
                         net (fo=6, routed)           0.772    30.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.105    31.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=4, routed)           0.501    31.501    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_148
    SLICE_X66Y26         LUT6 (Prop_lut6_I5_O)        0.105    31.606 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=7, routed)           0.475    32.081    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_24
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.105    32.186 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_3/O
                         net (fo=18, routed)          0.965    33.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X46Y29         LUT3 (Prop_lut3_I1_O)        0.105    33.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__42/O
                         net (fo=16, routed)          0.652    33.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I4_O)        0.105    34.013 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.192    36.205    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.387    61.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X4Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
                         clock pessimism              0.414    61.958    
                         clock uncertainty           -0.135    61.823    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    61.333    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.333    
                         arrival time                         -36.205    
  -------------------------------------------------------------------
                         slack                                 25.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.236%)  route 0.057ns (27.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X36Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[6]/Q
                         net (fo=2, routed)           0.057    -0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/D[6]
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/CLK_O_16M
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.135    -0.483    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.022    -0.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.577    -0.606    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/CLK_O_16M
    SLICE_X61Y61         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[1]/Q
                         net (fo=2, routed)           0.116    -0.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]_0[1]
    SLICE_X61Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.846    -0.846    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/CLK_O_16M
    SLICE_X61Y60         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]/C
                         clock pessimism              0.256    -0.590    
                         clock uncertainty            0.135    -0.455    
    SLICE_X61Y60         FDCE (Hold_fdce_C_D)         0.070    -0.385    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.895%)  route 0.107ns (43.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.660    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CLK_O_16M
    SLICE_X65Y109        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data_reg[4]/Q
                         net (fo=17, routed)          0.107    -0.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[15][8]_0[4]
    SLICE_X66Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.933    -0.759    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/CLK_O_16M
    SLICE_X66Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]/C
                         clock pessimism              0.253    -0.506    
                         clock uncertainty            0.135    -0.371    
    SLICE_X66Y108        FDCE (Hold_fdce_C_D)         0.059    -0.312    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.227%)  route 0.057ns (27.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X36Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_in_sel_reg[4]/Q
                         net (fo=2, routed)           0.057    -0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/D[4]
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/CLK_O_16M
    SLICE_X37Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.135    -0.483    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.017    -0.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_sel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.751%)  route 0.097ns (34.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.576    -0.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/CLK_O_16M
    SLICE_X73Y26         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/dp_gt0.vec_r[0]
    SLICE_X72Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_0_dfflrs/qout_r[0]_i_1__67/O
                         net (fo=1, routed)           0.000    -0.324    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/D[0]
    SLICE_X72Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.840    -0.852    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/CLK_O_16M
    SLICE_X72Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.258    -0.594    
                         clock uncertainty            0.135    -0.459    
    SLICE_X72Y26         FDCE (Hold_fdce_C_D)         0.092    -0.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.101%)  route 0.106ns (42.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.556    -0.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch0_th_reg[2]/Q
                         net (fo=2, routed)           0.106    -0.380    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[15]_0[2]
    SLICE_X46Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.824    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/CLK_O_16M
    SLICE_X46Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]/C
                         clock pessimism              0.257    -0.611    
                         clock uncertainty            0.135    -0.476    
    SLICE_X46Y93         FDCE (Hold_fdce_C_D)         0.052    -0.424    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.425%)  route 0.127ns (40.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.571    -0.612    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/CLK_O_16M
    SLICE_X59Y26         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/leftover_err_dfflr/qout_r_reg[0]/Q
                         net (fo=3, routed)           0.127    -0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_18
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[32]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ifu_rsp_bypbuf_i_data[32]
    SLICE_X58Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.836    -0.856    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X58Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]/C
                         clock pessimism              0.256    -0.600    
                         clock uncertainty            0.135    -0.465    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.120    -0.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.148ns (68.213%)  route 0.069ns (31.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.552    -0.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X46Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.148    -0.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_th_reg[31]/Q
                         net (fo=2, routed)           0.069    -0.414    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]_0[31]
    SLICE_X47Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.819    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/CLK_O_16M
    SLICE_X47Y86         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]/C
                         clock pessimism              0.255    -0.618    
                         clock uncertainty            0.135    -0.483    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.022    -0.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/r_end_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.658    -0.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/CLK_O_16M
    SLICE_X55Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op_reg[0]/Q
                         net (fo=9, routed)           0.129    -0.254    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_comp_op[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.209 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_i_1__2/O
                         net (fo=1, routed)           0.000    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_i_1__2_n_0
    SLICE_X54Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.931    -0.761    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/CLK_O_16M
    SLICE_X54Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.135    -0.376    
    SLICE_X54Y103        FDCE (Hold_fdce_C_D)         0.120    -0.256    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch1/r_is_2nd_event_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.985%)  route 0.109ns (40.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.578    -0.605    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X62Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[8]/Q
                         net (fo=2, routed)           0.109    -0.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]_1[8]
    SLICE_X60Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.846    -0.846    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/CLK_O_16M
    SLICE_X60Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]/C
                         clock pessimism              0.256    -0.590    
                         clock uncertainty            0.135    -0.455    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.076    -0.379    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       38.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.574ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.414ns  (logic 0.484ns (2.067%)  route 22.930ns (97.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.715    22.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/AS[0]
    SLICE_X49Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X49Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X49Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.836    
  -------------------------------------------------------------------
                         slack                                 38.574    

Slack (MET) :             38.707ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.281ns  (logic 0.484ns (2.079%)  route 22.797ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.582    22.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.703    
  -------------------------------------------------------------------
                         slack                                 38.707    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 0.484ns (2.079%)  route 22.793ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.578    22.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 0.484ns (2.079%)  route 22.793ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.578    22.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.808ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.179ns  (logic 0.484ns (2.088%)  route 22.695ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.480    22.601    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.601    
  -------------------------------------------------------------------
                         slack                                 38.808    

Slack (MET) :             38.812ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.176ns  (logic 0.484ns (2.088%)  route 22.692ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.476    22.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 38.812    

Slack (MET) :             38.812ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.176ns  (logic 0.484ns (2.088%)  route 22.692ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.476    22.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 38.812    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.945%)  route 0.415ns (69.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.197    -0.022    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X42Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.827    -0.865    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X42Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.258    -0.607    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.674    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.698%)  route 0.440ns (70.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.354     0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X65Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X65Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X65Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.698%)  route 0.440ns (70.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.354     0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X65Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X65Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X65Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.522%)  route 0.444ns (70.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.358     0.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X64Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X64Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/C
                         clock pessimism              0.275    -0.573    
    SLICE_X64Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/PRE
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.522%)  route 0.444ns (70.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.358     0.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X64Y62         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X64Y62         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/C
                         clock pessimism              0.275    -0.573    
    SLICE_X64Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.668    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/PRE
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X66Y63         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X66Y63         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X66Y63         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.356%)  route 0.494ns (72.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.275     0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X39Y45         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.829    -0.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X39Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.276    -0.587    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X67Y63         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X67Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X67Y63         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X67Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.715%)  route 0.567ns (75.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.348     0.130    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_6
    SLICE_X46Y45         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.829    -0.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X46Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.276    -0.587    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.784    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       38.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.574ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.414ns  (logic 0.484ns (2.067%)  route 22.930ns (97.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.715    22.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/AS[0]
    SLICE_X49Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X49Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X49Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.836    
  -------------------------------------------------------------------
                         slack                                 38.574    

Slack (MET) :             38.707ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.281ns  (logic 0.484ns (2.079%)  route 22.797ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.582    22.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.703    
  -------------------------------------------------------------------
                         slack                                 38.707    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 0.484ns (2.079%)  route 22.793ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.578    22.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 0.484ns (2.079%)  route 22.793ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.578    22.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.808ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.179ns  (logic 0.484ns (2.088%)  route 22.695ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.480    22.601    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.601    
  -------------------------------------------------------------------
                         slack                                 38.808    

Slack (MET) :             38.812ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.176ns  (logic 0.484ns (2.088%)  route 22.692ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.476    22.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 38.812    

Slack (MET) :             38.812ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.176ns  (logic 0.484ns (2.088%)  route 22.692ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.476    22.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 38.812    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.945%)  route 0.415ns (69.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.197    -0.022    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X42Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.827    -0.865    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X42Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.258    -0.607    
                         clock uncertainty            0.135    -0.472    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.698%)  route 0.440ns (70.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.354     0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X65Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X65Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.135    -0.438    
    SLICE_X65Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.698%)  route 0.440ns (70.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.354     0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X65Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X65Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.135    -0.438    
    SLICE_X65Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.522%)  route 0.444ns (70.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.358     0.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X64Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X64Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.135    -0.438    
    SLICE_X64Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/PRE
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.522%)  route 0.444ns (70.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.358     0.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X64Y62         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X64Y62         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.135    -0.438    
    SLICE_X64Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/PRE
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X66Y63         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X66Y63         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.135    -0.439    
    SLICE_X66Y63         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.510    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.356%)  route 0.494ns (72.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.275     0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X39Y45         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.829    -0.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X39Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.276    -0.587    
                         clock uncertainty            0.135    -0.452    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X67Y63         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.135    -0.439    
    SLICE_X67Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X67Y63         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.135    -0.439    
    SLICE_X67Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.715%)  route 0.567ns (75.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.348     0.130    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_6
    SLICE_X46Y45         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.829    -0.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X46Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.276    -0.587    
                         clock uncertainty            0.135    -0.452    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       38.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.574ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.414ns  (logic 0.484ns (2.067%)  route 22.930ns (97.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.715    22.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/AS[0]
    SLICE_X49Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X49Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X49Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.836    
  -------------------------------------------------------------------
                         slack                                 38.574    

Slack (MET) :             38.707ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.281ns  (logic 0.484ns (2.079%)  route 22.797ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.582    22.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.703    
  -------------------------------------------------------------------
                         slack                                 38.707    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 0.484ns (2.079%)  route 22.793ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.578    22.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 0.484ns (2.079%)  route 22.793ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.578    22.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.808ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.179ns  (logic 0.484ns (2.088%)  route 22.695ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.480    22.601    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.601    
  -------------------------------------------------------------------
                         slack                                 38.808    

Slack (MET) :             38.812ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.176ns  (logic 0.484ns (2.088%)  route 22.692ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.476    22.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 38.812    

Slack (MET) :             38.812ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.176ns  (logic 0.484ns (2.088%)  route 22.692ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.476    22.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 38.812    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.135    61.740    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.409    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]
  -------------------------------------------------------------------
                         required time                         61.409    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.945%)  route 0.415ns (69.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.197    -0.022    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X42Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.827    -0.865    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X42Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.258    -0.607    
                         clock uncertainty            0.135    -0.472    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.698%)  route 0.440ns (70.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.354     0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X65Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X65Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.135    -0.438    
    SLICE_X65Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.698%)  route 0.440ns (70.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.354     0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X65Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X65Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.135    -0.438    
    SLICE_X65Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.522%)  route 0.444ns (70.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.358     0.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X64Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X64Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.135    -0.438    
    SLICE_X64Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/PRE
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.522%)  route 0.444ns (70.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.358     0.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X64Y62         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X64Y62         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.135    -0.438    
    SLICE_X64Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.533    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/PRE
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X66Y63         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X66Y63         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.135    -0.439    
    SLICE_X66Y63         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.510    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.356%)  route 0.494ns (72.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.275     0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X39Y45         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.829    -0.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X39Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.276    -0.587    
                         clock uncertainty            0.135    -0.452    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X67Y63         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.135    -0.439    
    SLICE_X67Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X67Y63         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.135    -0.439    
    SLICE_X67Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.715%)  route 0.567ns (75.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.348     0.130    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_6
    SLICE_X46Y45         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.829    -0.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X46Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.276    -0.587    
                         clock uncertainty            0.135    -0.452    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.519    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       38.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.596ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.414ns  (logic 0.484ns (2.067%)  route 22.930ns (97.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.715    22.836    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/AS[0]
    SLICE_X49Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/CLK_O_16M
    SLICE_X49Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X49Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.836    
  -------------------------------------------------------------------
                         slack                                 38.596    

Slack (MET) :             38.729ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.281ns  (logic 0.484ns (2.079%)  route 22.797ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.582    22.703    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X44Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch0_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.703    
  -------------------------------------------------------------------
                         slack                                 38.729    

Slack (MET) :             38.733ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 0.484ns (2.079%)  route 22.793ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.578    22.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 38.733    

Slack (MET) :             38.733ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.277ns  (logic 0.484ns (2.079%)  route 22.793ns (97.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.578    22.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y100        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X45Y100        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch0_lut_reg[13]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 38.733    

Slack (MET) :             38.831ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.179ns  (logic 0.484ns (2.088%)  route 22.695ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.480    22.601    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X44Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_lut_reg[11]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.601    
  -------------------------------------------------------------------
                         slack                                 38.831    

Slack (MET) :             38.834ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.176ns  (logic 0.484ns (2.088%)  route 22.692ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.476    22.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[12]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 38.834    

Slack (MET) :             38.834ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.176ns  (logic 0.484ns (2.088%)  route 22.692ns (97.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.476    22.597    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X45Y103        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X45Y103        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X45Y103        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer2_ch2_lut_reg[15]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 38.834    

Slack (MET) :             38.838ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[0]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.838    

Slack (MET) :             38.838ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[10]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.838    

Slack (MET) :             38.838ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK_O_16M_PLL_1 rise@62.500ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 0.484ns (2.089%)  route 22.688ns (97.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 61.546 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.447    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.379    -0.200 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215     0.016    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.105     0.121 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)       22.473    22.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/AS[0]
    SLICE_X44Y101        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.500    62.500 r  
    U18                                               0.000    62.500 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000    62.500    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         1.363    63.863 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.867    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    58.625 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    60.080    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    60.157 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        1.389    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/CLK_O_16M
    SLICE_X44Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]/C
                         clock pessimism              0.330    61.875    
                         clock uncertainty           -0.113    61.762    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.331    61.431    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer0_ch1_lut_reg[13]
  -------------------------------------------------------------------
                         required time                         61.431    
                         arrival time                         -22.594    
  -------------------------------------------------------------------
                         slack                                 38.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.945%)  route 0.415ns (69.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.197    -0.022    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X42Y38         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.827    -0.865    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X42Y38         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.258    -0.607    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.674    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_sft_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.698%)  route 0.440ns (70.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.354     0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X65Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X65Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X65Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.698%)  route 0.440ns (70.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.354     0.024    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X65Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X65Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X65Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.522%)  route 0.444ns (70.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.358     0.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/AS[0]
    SLICE_X64Y62         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X64Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg/C
                         clock pessimism              0.275    -0.573    
    SLICE_X64Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/shift_reg
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/PRE
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.522%)  route 0.444ns (70.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.358     0.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X64Y62         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.844    -0.848    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X64Y62         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg/C
                         clock pessimism              0.275    -0.573    
    SLICE_X64Y62         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.668    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/scl_oen_reg
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/PRE
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X66Y63         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X66Y63         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg/C
                         clock pessimism              0.275    -0.574    
    SLICE_X66Y63         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.645    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/dSCL_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.356%)  route 0.494ns (72.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.275     0.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X39Y45         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.829    -0.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/CLK_O_16M
    SLICE_X39Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.276    -0.587    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_tmr_irq_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X67Y63         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X67Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.317%)  route 0.495ns (72.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.580    -0.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X83Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X82Y62         LUT1 (Prop_lut1_I0_O)        0.045    -0.330 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__45/O
                         net (fo=5213, routed)        0.408     0.078    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/AS[0]
    SLICE_X67Y63         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.843    -0.849    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/CLK_O_16M
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X67Y63         FDCE (Remov_fdce_C_CLR)     -0.092    -0.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.715%)  route 0.567ns (75.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.560    -0.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X43Y39         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/p_0_in_0
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.218 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/qout_r[1]_i_2__13/O
                         net (fo=739, routed)         0.348     0.130    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_6
    SLICE_X46Y45         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK50MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=8219, routed)        0.829    -0.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/CLK_O_16M
    SLICE_X46Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.276    -0.587    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.654    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.784    





