`timescale 1ns / 1ns
`include "modules.vl"


module main;

reg [31:0]a;
reg [31:0]b;
wire cout;
wire [31:0]s;

adder_la_test uuf(a, b, cout, s);

initial begin
    $dumpfile("main.vcd");
    $dumpvars(0, main);
    a = 0;
    b = 0;
    #5;
    a = 505;
    b = 1233;
    #5;
    #20;

end
endmodule
