; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 | FileCheck %s -check-prefixes=CHECK,Z14
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z15 | FileCheck %s -check-prefixes=CHECK,Z15
;
; Check that int-to-fp conversions from a narrower type get a vector extension.

define void @fun0(<2 x i8> %Src, ptr %Dst) {
; CHECK-LABEL: fun0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vuphb %v0, %v24
; CHECK-NEXT:    vuphh %v0, %v0
; CHECK-NEXT:    vuphf %v0, %v0
; CHECK-NEXT:    vcdgb %v0, %v0, 0, 0
; CHECK-NEXT:    vst %v0, 0(%r2), 3
; CHECK-NEXT:    br %r14
  %c = sitofp <2 x i8> %Src to <2 x double>
  store <2 x double> %c, ptr %Dst
  ret void
}

define void @fun1(<2 x i16> %Src, ptr %Dst) {
; CHECK-LABEL: fun1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vuphh %v0, %v24
; CHECK-NEXT:    vuphf %v0, %v0
; CHECK-NEXT:    vcdgb %v0, %v0, 0, 0
; CHECK-NEXT:    vst %v0, 0(%r2), 3
; CHECK-NEXT:    br %r14
  %c = sitofp <2 x i16> %Src to <2 x double>
  store <2 x double> %c, ptr %Dst
  ret void
}

define void @fun2(<2 x i32> %Src, ptr %Dst) {
; CHECK-LABEL: fun2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vuphf %v0, %v24
; CHECK-NEXT:    vcdgb %v0, %v0, 0, 0
; CHECK-NEXT:    vst %v0, 0(%r2), 3
; CHECK-NEXT:    br %r14
  %c = sitofp <2 x i32> %Src to <2 x double>
  store <2 x double> %c, ptr %Dst
  ret void
}

define void @fun3(<4 x i16> %Src, ptr %Dst) {
; Z14-LABEL: fun3:
; Z14:       # %bb.0:
; Z14-NEXT:    vuphh %v0, %v24
; Z14-NEXT:    vlgvf %r0, %v0, 3
; Z14-NEXT:    vlgvf %r1, %v0, 2
; Z14-NEXT:    cefbr %f1, %r1
; Z14-NEXT:    vlgvf %r3, %v0, 1
; Z14-NEXT:    cefbr %f2, %r3
; Z14-NEXT:    vlgvf %r4, %v0, 0
; Z14-NEXT:    cefbr %f0, %r0
; Z14-NEXT:    vmrhf %v0, %v1, %v0
; Z14-NEXT:    cefbr %f3, %r4
; Z14-NEXT:    vmrhf %v1, %v3, %v2
; Z14-NEXT:    vmrhg %v0, %v1, %v0
; Z14-NEXT:    vst %v0, 0(%r2), 3
; Z14-NEXT:    br %r14
;
; Z15-LABEL: fun3:
; Z15:       # %bb.0:
; Z15-NEXT:    vuphh %v0, %v24
; Z15-NEXT:    vcefb %v0, %v0, 0, 0
; Z15-NEXT:    vst %v0, 0(%r2), 3
; Z15-NEXT:    br %r14


  %c = sitofp <4 x i16> %Src to <4 x float>
  store <4 x float> %c, ptr %Dst
  ret void
}

define void @fun4(<2 x i8> %Src, ptr %Dst) {
; CHECK-LABEL: fun4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    larl %r1, .LCPI4_0
; CHECK-NEXT:    vl %v0, 0(%r1), 3
; CHECK-NEXT:    vperm %v0, %v0, %v24, %v0
; CHECK-NEXT:    vcdlgb %v0, %v0, 0, 0
; CHECK-NEXT:    vst %v0, 0(%r2), 3
; CHECK-NEXT:    br %r14
  %c = uitofp <2 x i8> %Src to <2 x double>
  store <2 x double> %c, ptr %Dst
  ret void
}

define void @fun5(<2 x i16> %Src, ptr %Dst) {
; CHECK-LABEL: fun5:
; CHECK:       # %bb.0:
; CHECK-NEXT:    larl %r1, .LCPI5_0
; CHECK-NEXT:    vl %v0, 0(%r1), 3
; CHECK-NEXT:    vperm %v0, %v0, %v24, %v0
; CHECK-NEXT:    vcdlgb %v0, %v0, 0, 0
; CHECK-NEXT:    vst %v0, 0(%r2), 3
; CHECK-NEXT:    br %r14
  %c = uitofp <2 x i16> %Src to <2 x double>
  store <2 x double> %c, ptr %Dst
  ret void
}

define void @fun6(<2 x i32> %Src, ptr %Dst) {
; CHECK-LABEL: fun6:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vuplhf %v0, %v24
; CHECK-NEXT:    vcdlgb %v0, %v0, 0, 0
; CHECK-NEXT:    vst %v0, 0(%r2), 3
; CHECK-NEXT:    br %r14
  %c = uitofp <2 x i32> %Src to <2 x double>
  store <2 x double> %c, ptr %Dst
  ret void
}

define void @fun7(<4 x i16> %Src, ptr %Dst) {
; Z14-LABEL: fun7:
; Z14:       # %bb.0:
; Z14-NEXT:    vuplhh %v0, %v24
; Z14-NEXT:    vlgvf %r0, %v0, 3
; Z14-NEXT:    vlgvf %r1, %v0, 2
; Z14-NEXT:    celfbr %f1, 0, %r1, 0
; Z14-NEXT:    vlgvf %r3, %v0, 1
; Z14-NEXT:    celfbr %f2, 0, %r3, 0
; Z14-NEXT:    vlgvf %r4, %v0, 0
; Z14-NEXT:    celfbr %f0, 0, %r0, 0
; Z14-NEXT:    vmrhf %v0, %v1, %v0
; Z14-NEXT:    celfbr %f3, 0, %r4, 0
; Z14-NEXT:    vmrhf %v1, %v3, %v2
; Z14-NEXT:    vmrhg %v0, %v1, %v0
; Z14-NEXT:    vst %v0, 0(%r2), 3
; Z14-NEXT:    br %r14
;
; Z15-LABEL: fun7:
; Z15:       # %bb.0:
; Z15-NEXT:    vuplhh %v0, %v24
; Z15-NEXT:    vcelfb %v0, %v0, 0, 0
; Z15-NEXT:    vst %v0, 0(%r2), 3
; Z15-NEXT:    br %r14


  %c = uitofp <4 x i16> %Src to <4 x float>
  store <4 x float> %c, ptr %Dst
  ret void
}

; Test that this does not crash but results in scalarized conversions.
define void @fun8(<2 x i64> %dwords, ptr %ptr) {
; CHECK-LABEL: fun8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vlgvg %r0, %v24, 0
; CHECK-NEXT:    vlgvg %r1, %v24, 1
; CHECK-NEXT:    cxlgbr %f0, 0, %r0, 0
; CHECK-NEXT:    cxlgbr %f1, 0, %r1, 0
; CHECK-NEXT:    vmrhg %v1, %v1, %v3
; CHECK-NEXT:    vmrhg %v0, %v0, %v2
; CHECK-NEXT:    vst %v1, 16(%r2), 4
; CHECK-NEXT:    vst %v0, 0(%r2), 4
; CHECK-NEXT:    br %r14
 %conv = uitofp <2 x i64> %dwords to <2 x fp128>
 store <2 x fp128> %conv, ptr %ptr
 ret void
}

; Test that this results in vectorized conversions.
define void @fun9(ptr %Src, ptr %ptr) {
; Z14-LABEL: fun9:
; Z14:       # %bb.0:
; Z14-NEXT:    stmg %r10, %r15, 80(%r15)
; Z14-NEXT:    .cfi_offset %r10, -80
; Z14-NEXT:    .cfi_offset %r11, -72
; Z14-NEXT:    .cfi_offset %r12, -64
; Z14-NEXT:    .cfi_offset %r13, -56
; Z14-NEXT:    .cfi_offset %r14, -48
; Z14-NEXT:    .cfi_offset %r15, -40
; Z14-NEXT:    aghi %r15, -16
; Z14-NEXT:    .cfi_def_cfa_offset 176
; Z14-NEXT:    std %f8, 8(%r15) # 8-byte Spill
; Z14-NEXT:    std %f9, 0(%r15) # 8-byte Spill
; Z14-NEXT:    .cfi_offset %f8, -168
; Z14-NEXT:    .cfi_offset %f9, -176
; Z14-NEXT:    vl %v0, 16(%r2), 4
; Z14-NEXT:    vl %v1, 0(%r2), 4
; Z14-NEXT:    vuplhh %v2, %v1
; Z14-NEXT:    vupllh %v1, %v1
; Z14-NEXT:    vuplhh %v0, %v0
; Z14-NEXT:    vlgvf %r0, %v2, 3
; Z14-NEXT:    vlgvf %r1, %v2, 2
; Z14-NEXT:    vlgvf %r2, %v2, 1
; Z14-NEXT:    vlgvf %r4, %v2, 0
; Z14-NEXT:    celfbr %f2, 0, %r2, 0
; Z14-NEXT:    vlgvf %r5, %v1, 3
; Z14-NEXT:    celfbr %f3, 0, %r4, 0
; Z14-NEXT:    vlgvf %r14, %v1, 2
; Z14-NEXT:    celfbr %f4, 0, %r5, 0
; Z14-NEXT:    vlgvf %r13, %v1, 1
; Z14-NEXT:    celfbr %f5, 0, %r14, 0
; Z14-NEXT:    vlgvf %r12, %v1, 0
; Z14-NEXT:    celfbr %f1, 0, %r1, 0
; Z14-NEXT:    vlgvf %r11, %v0, 1
; Z14-NEXT:    celfbr %f6, 0, %r13, 0
; Z14-NEXT:    vlgvf %r10, %v0, 0
; Z14-NEXT:    celfbr %f0, 0, %r0, 0
; Z14-NEXT:    vmrhf %v0, %v1, %v0
; Z14-NEXT:    celfbr %f7, 0, %r12, 0
; Z14-NEXT:    vmrhf %v1, %v3, %v2
; Z14-NEXT:    celfbr %f8, 0, %r11, 0
; Z14-NEXT:    vmrhf %v2, %v5, %v4
; Z14-NEXT:    celfbr %f9, 0, %r10, 0
; Z14-NEXT:    vmrhf %v3, %v7, %v6
; Z14-NEXT:    vmrhf %v4, %v9, %v8
; Z14-NEXT:    ld %f8, 8(%r15) # 8-byte Reload
; Z14-NEXT:    ld %f9, 0(%r15) # 8-byte Reload
; Z14-NEXT:    vmrhg %v0, %v1, %v0
; Z14-NEXT:    vmrhg %v1, %v3, %v2
; Z14-NEXT:    vmrhg %v2, %v4, %v4
; Z14-NEXT:    vsteg %v2, 32(%r3), 0
; Z14-NEXT:    vst %v1, 16(%r3), 4
; Z14-NEXT:    vst %v0, 0(%r3), 4
; Z14-NEXT:    lmg %r10, %r15, 96(%r15)
; Z14-NEXT:    br %r14
;
; Z15-LABEL: fun9:
; Z15:       # %bb.0:
; Z15-NEXT:    vl %v0, 16(%r2), 4
; Z15-NEXT:    vl %v1, 0(%r2), 4
; Z15-NEXT:    vuplhh %v2, %v1
; Z15-NEXT:    vupllh %v1, %v1
; Z15-NEXT:    vuplhh %v0, %v0
; Z15-NEXT:    vcelfb %v2, %v2, 0, 0
; Z15-NEXT:    vcelfb %v1, %v1, 0, 0
; Z15-NEXT:    vcelfb %v0, %v0, 0, 0
; Z15-NEXT:    vsteg %v0, 32(%r3), 0
; Z15-NEXT:    vst %v1, 16(%r3), 4
; Z15-NEXT:    vst %v2, 0(%r3), 4
; Z15-NEXT:    br %r14

 %Val = load <10 x i16>, ptr %Src
 %conv = uitofp <10 x i16> %Val to <10 x float>
 store <10 x float> %conv, ptr %ptr
 ret void
}
