Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pilotnet_behav xil_defaultlib.tb_pilotnet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myproject_flow_control_loop_pipe
Compiling module xil_defaultlib.myproject_regslice_both
Compiling module xil_defaultlib.myproject_linear_array_ap_uint_1...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_dense_resource_rf_gt_n...
Compiling module xil_defaultlib.myproject_dense_resource_rf_gt_n...
Compiling module xil_defaultlib.myproject_sparsemux_51_5_8_1_1(d...
Compiling module xil_defaultlib.myproject_mac_muladd_8s_5s_20s_2...
Compiling module xil_defaultlib.myproject_mac_muladd_8s_5s_20s_2...
Compiling module xil_defaultlib.myproject_dense_resource_rf_gt_n...
Compiling module xil_defaultlib.myproject_compute_output_buffer_...
Compiling module xil_defaultlib.myproject_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.myproject_relu_array_ap_fixed_2u...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_dense_resource_rf_leq_...
Compiling module xil_defaultlib.myproject_sparsemux_101_6_6_1_1(...
Compiling module xil_defaultlib.myproject_mac_muladd_6s_6ns_18s_...
Compiling module xil_defaultlib.myproject_mac_muladd_6s_6ns_18s_...
Compiling module xil_defaultlib.myproject_mac_muladd_6ns_4s_16s_...
Compiling module xil_defaultlib.myproject_mac_muladd_6ns_4s_16s_...
Compiling module xil_defaultlib.myproject_dense_resource_rf_leq_...
Compiling module xil_defaultlib.myproject_compute_output_buffer_...
Compiling module xil_defaultlib.myproject_conv_2d_cl_array_ap_uf...
Compiling module xil_defaultlib.myproject_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_dense_resource_rf_leq_...
Compiling module xil_defaultlib.myproject_mul_6s_6ns_12_1_1(NUM_...
Compiling module xil_defaultlib.myproject_mac_muladd_6s_6ns_12s_...
Compiling module xil_defaultlib.myproject_mac_muladd_6s_6ns_12s_...
Compiling module xil_defaultlib.myproject_mac_muladd_6ns_4s_12s_...
Compiling module xil_defaultlib.myproject_mac_muladd_6ns_4s_12s_...
Compiling module xil_defaultlib.myproject_dense_resource_rf_leq_...
Compiling module xil_defaultlib.myproject_compute_output_buffer_...
Compiling module xil_defaultlib.myproject_conv_2d_cl_array_ap_uf...
Compiling module xil_defaultlib.myproject_relu_array_ap_fixed_5u...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...
Compiling module xil_defaultlib.myproject_dense_resource_rf_leq_...
Compiling module xil_defaultlib.myproject_sparsemux_91_6_6_1_1(d...
Compiling module xil_defaultlib.myproject_dense_resource_rf_leq_...
Compiling module xil_defaultlib.myproject_compute_output_buffer_...
Compiling module xil_defaultlib.myproject_conv_2d_cl_array_ap_uf...
Compiling module xil_defaultlib.myproject_relu_array_ap_fixed_6u...
Compiling module xil_defaultlib.myproject_flow_control_loop_pipe...
Compiling module xil_defaultlib.myproject_dense_array_array_ap_f...
Compiling module xil_defaultlib.myproject_dense_resource_rf_leq_...
Compiling module xil_defaultlib.myproject_sparsemux_109_6_6_1_1(...
Compiling module xil_defaultlib.myproject_dense_resource_rf_leq_...
Compiling module xil_defaultlib.myproject_regslice_both(DataWidt...
Compiling module xil_defaultlib.myproject_dense_array_ap_ufixed_...
Compiling module xil_defaultlib.myproject_fifo_w8_d4096_A_ram(DE...
Compiling module xil_defaultlib.myproject_fifo_w8_d4096_A_defaul...
Compiling module xil_defaultlib.myproject_fifo_w40_d900_A_ram(DE...
Compiling module xil_defaultlib.myproject_fifo_w40_d900_A_defaul...
Compiling module xil_defaultlib.myproject_fifo_w12_d900_A_ram(DE...
Compiling module xil_defaultlib.myproject_fifo_w12_d900_A_defaul...
Compiling module xil_defaultlib.myproject_fifo_w76_d169_A_ram(DE...
Compiling module xil_defaultlib.myproject_fifo_w76_d169_A_defaul...
Compiling module xil_defaultlib.myproject_fifo_w24_d169_A_ram(DE...
Compiling module xil_defaultlib.myproject_fifo_w24_d169_A_defaul...
Compiling module xil_defaultlib.myproject_fifo_w100_d25_A_ram(DE...
Compiling module xil_defaultlib.myproject_fifo_w100_d25_A_defaul...
Compiling module xil_defaultlib.myproject_fifo_w30_d25_S_ShiftRe...
Compiling module xil_defaultlib.myproject_fifo_w30_d25_S_default
Compiling module xil_defaultlib.myproject_fifo_w114_d9_A_ram(ADD...
Compiling module xil_defaultlib.myproject_fifo_w114_d9_A_default
Compiling module xil_defaultlib.myproject_fifo_w36_d9_S_ShiftReg
Compiling module xil_defaultlib.myproject_fifo_w36_d9_S_default
Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...
Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...
Compiling module xil_defaultlib.myproject_start_for_relu_array_a...
Compiling module xil_defaultlib.myproject_start_for_relu_array_a...
Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...
Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...
Compiling module xil_defaultlib.myproject_start_for_relu_array_a...
Compiling module xil_defaultlib.myproject_start_for_relu_array_a...
Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...
Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...
Compiling module xil_defaultlib.myproject_start_for_relu_array_a...
Compiling module xil_defaultlib.myproject_start_for_relu_array_a...
Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...
Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...
Compiling module xil_defaultlib.myproject_start_for_relu_array_a...
Compiling module xil_defaultlib.myproject_start_for_relu_array_a...
Compiling module xil_defaultlib.myproject_start_for_dense_array_...
Compiling module xil_defaultlib.myproject_start_for_dense_array_...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_detect_un...
Compiling module xil_defaultlib.myproject_hls_deadlock_idx0_moni...
Compiling module xil_defaultlib.myproject_default
Compiling module xil_defaultlib.accel_myproject_0_0
Compiling module xil_defaultlib.accel
Compiling module xil_defaultlib.accel_wrapper
Compiling module xil_defaultlib.tb_pilotnet
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pilotnet_behav
