#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x149804c10 .scope module, "apix_receiver_tb" "apix_receiver_tb" 2 3;
 .timescale -9 -12;
P_0x1498045c0 .param/l "CLK_PERIOD" 0 2 16, +C4<00000000000000000000000000001010>;
v0x14872be10_0 .var "apix_clk", 0 0;
v0x14872bea0_0 .var "apix_data", 0 0;
v0x14872bf30_0 .var "clk", 0 0;
v0x14872c000_0 .net "error_flag", 0 0, v0x14872b870_0;  1 drivers
v0x14872c0b0_0 .var/i "i", 31 0;
v0x14872c180_0 .net "pixel_data", 23 0, v0x14872ba70_0;  1 drivers
v0x14872c210_0 .var "rst_n", 0 0;
S_0x148705840 .scope module, "dut" "apix_receiver" 2 19, 3 1 0, S_0x149804c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "apix_data";
    .port_info 3 /INPUT 1 "apix_clk";
    .port_info 4 /OUTPUT 24 "pixel_data";
    .port_info 5 /OUTPUT 1 "error_flag";
P_0x1487059b0 .param/l "CRC" 1 3 19, C4<11>;
P_0x1487059f0 .param/l "DATA" 1 3 19, C4<10>;
P_0x148705a30 .param/l "IDLE" 1 3 19, C4<00>;
P_0x148705a70 .param/l "SYNC" 1 3 19, C4<01>;
v0x14871c3c0_0 .net "apix_clk", 0 0, v0x14872be10_0;  1 drivers
v0x14872b580_0 .net "apix_data", 0 0, v0x14872bea0_0;  1 drivers
v0x14872b620_0 .net "clk", 0 0, v0x14872bf30_0;  1 drivers
v0x14872b6d0_0 .var "crc_calc", 7 0;
v0x14872b780_0 .var "crc_received", 7 0;
v0x14872b870_0 .var "error_flag", 0 0;
v0x14872b910_0 .var "next_state", 1 0;
v0x14872b9c0_0 .var "pixel_buffer", 23 0;
v0x14872ba70_0 .var "pixel_data", 23 0;
v0x14872bb80_0 .net "rst_n", 0 0, v0x14872c210_0;  1 drivers
v0x14872bc20_0 .var "serdes_counter", 2 0;
v0x14872bcd0_0 .var "state", 1 0;
E_0x148706200/0 .event negedge, v0x14872bb80_0;
E_0x148706200/1 .event posedge, v0x14872b620_0;
E_0x148706200 .event/or E_0x148706200/0, E_0x148706200/1;
E_0x148706070 .event anyedge, v0x14872bcd0_0, v0x14872b580_0, v0x14872bc20_0;
    .scope S_0x148705840;
T_0 ;
    %wait E_0x148706200;
    %load/vec4 v0x14872bb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14872bcd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14872bc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14872b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14872b870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14872b910_0;
    %assign/vec4 v0x14872bcd0_0, 0;
    %load/vec4 v0x14872bcd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x14872b580_0;
    %pad/u 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x14872bc20_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x14872b9c0_0, 4, 5;
    %load/vec4 v0x14872b6d0_0;
    %load/vec4 v0x14872b580_0;
    %pad/u 8;
    %xor;
    %assign/vec4 v0x14872b6d0_0, 0;
    %load/vec4 v0x14872bc20_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x14872b9c0_0;
    %assign/vec4 v0x14872ba70_0, 0;
T_0.4 ;
T_0.2 ;
    %load/vec4 v0x14872bcd0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x14872b580_0;
    %pad/u 8;
    %assign/vec4 v0x14872b780_0, 0;
    %load/vec4 v0x14872b780_0;
    %load/vec4 v0x14872b6d0_0;
    %cmp/ne;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14872b870_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14872b870_0, 0;
T_0.9 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x148705840;
T_1 ;
    %wait E_0x148706070;
    %load/vec4 v0x14872bcd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14872b910_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x14872b580_0;
    %pad/u 8;
    %cmpi/e 255, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x14872b910_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14872b910_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x14872bc20_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x14872b910_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14872b910_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x148705840;
T_2 ;
    %wait E_0x148706200;
    %load/vec4 v0x14872bb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14872bc20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14872bcd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x14872bc20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x14872bc20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14872bc20_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x149804c10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14872bf30_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x14872bf30_0;
    %inv;
    %store/vec4 v0x14872bf30_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x149804c10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14872be10_0, 0, 1;
T_4.0 ;
    %delay 10000, 0;
    %load/vec4 v0x14872be10_0;
    %inv;
    %store/vec4 v0x14872be10_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x149804c10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14872c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14872bea0_0, 0, 1;
    %vpi_call 2 48 "$dumpfile", "apix_receiver_tb.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x149804c10 {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14872c210_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x14872c0b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 16755285, 0, 24;
    %load/vec4 v0x14872c0b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 24;
    %and;
    %pad/u 1;
    %store/vec4 v0x14872bea0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x14872c0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 200000, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x14872c0b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1193046, 0, 24;
    %load/vec4 v0x14872c0b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 24;
    %and;
    %pad/u 1;
    %store/vec4 v0x14872bea0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x14872c0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x14872c0b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x14872c0b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 8;
    %and;
    %pad/u 1;
    %store/vec4 v0x14872bea0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x14872c0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %delay 200000, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x14872c0b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 7903932, 0, 24;
    %load/vec4 v0x14872c0b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 24;
    %and;
    %pad/u 1;
    %store/vec4 v0x14872bea0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x14872c0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x14872c0b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.9, 5;
    %load/vec4 v0x14872b6d0_0;
    %load/vec4 v0x14872c0b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 8;
    %and;
    %pad/u 1;
    %store/vec4 v0x14872bea0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x14872c0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14872c0b0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %delay 200000, 0;
    %vpi_call 2 86 "$display", "Simulation completed successfully" {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "apix_receiver_tb.v";
    "apix_receiver.v";
