	component nios is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			led_export    : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n : in  std_logic                    := 'X'; -- reset_n
			rs232_rxd     : in  std_logic                    := 'X'; -- rxd
			rs232_txd     : out std_logic                            -- txd
		);
	end component nios;

