chip_select	,	V_100
tx_dma	,	V_108
DIV_ROUND_UP	,	F_26
prev	,	V_104
of_match_device	,	F_49
IMX23_SSP	,	V_77
BM_SSP_CTRL0_WAIT_FOR_IRQ	,	V_30
vmalloced_buf	,	V_56
"Failed to get DMA data write descriptor.\n"	,	L_6
BM_SSP_CTRL0_RUN	,	V_93
ssp	,	V_9
dev	,	V_2
len	,	V_50
time_before	,	F_18
mxs_ssp_id	,	V_135
DMA_MEM_TO_DEV	,	V_87
PAGE_MASK	,	V_80
spi_unregister_master	,	F_75
sg_buf	,	V_66
spi_message	,	V_96
dma_map_sg	,	F_32
DMA_FROM_DEVICE	,	V_82
mxs_ssp_wait	,	F_15
"%s[%i] CTRL1=%08x STATUS=%08x\n"	,	L_4
SPI_MASTER_HALF_DUPLEX	,	V_146
wait_for_completion_timeout	,	F_36
rx_dma	,	V_107
mxs_ssp	,	V_8
mxs_spi_txrx_dma	,	F_24
uint8_t	,	T_1
INIT_COMPLETION	,	F_28
of_node	,	V_124
GFP_KERNEL	,	V_71
SPI_CPOL	,	V_19
spi_master_get_devdata	,	F_2
devid	,	V_76
iores	,	V_126
actual_length	,	V_110
clk_freq	,	V_130
SG_MAXLEN	,	V_59
device_node	,	V_122
"%s, unsupported bits_per_word=%d\n"	,	L_1
of_property_read_u32	,	F_57
min	,	F_4
sg	,	V_69
irq_err	,	V_131
num_chipselect	,	V_144
mxs_spi	,	V_5
scatterlist	,	V_68
devm_ioremap_resource	,	F_52
"Failed to setup transfer, error = %d\n"	,	L_3
set	,	V_38
c	,	V_45
mxs_spi_remove	,	F_72
uint32_t	,	T_2
irq	,	V_46
spi_device	,	V_1
m	,	V_97
cs	,	V_27
BF_SSP_CTRL1_WORD_LENGTH	,	F_8
buf	,	V_49
t	,	V_4
jiffies	,	V_40
dma_release_channel	,	F_69
dmares	,	V_127
dma_data	,	V_116
platform_device	,	V_117
"fsl,ssp-dma-channel"	,	L_9
BV_SSP_CTRL1_SSP_MODE__SPI	,	V_16
tx_buf	,	V_106
__iomem	,	T_4
DRIVER_NAME	,	V_147
BF_SSP_CTRL1_SSP_MODE	,	F_7
ctrl0	,	V_63
max_speed_hz	,	V_14
reg	,	V_42
vm_page	,	V_65
dmaengine_submit	,	F_34
BM_SSP_CTRL1_POLARITY	,	V_20
sgs	,	V_60
platform_get_irq	,	F_51
ret	,	V_62
dmaengine_prep_slave_sg	,	F_33
last	,	V_52
chan_irq	,	V_150
stmp_reset_block	,	F_44
clk_get_rate	,	F_66
ETIMEDOUT	,	V_43
dma_async_tx_descriptor	,	V_54
readl_relaxed	,	F_17
callback_param	,	V_91
BM_SSP_CTRL0_LOCK_CS	,	V_35
page	,	V_64
platform_get_resource	,	F_50
IORESOURCE_DMA	,	V_137
transfer_one_message	,	V_141
desc	,	V_55
next	,	V_103
HW_SSP_XFER_SIZE	,	V_92
private	,	V_115
spi_finalize_current_message	,	F_45
mxs_ssp_irq_handler	,	F_21
timeout	,	V_39
dev_err	,	F_3
of_id	,	V_120
param	,	V_44
kzalloc	,	F_27
dma_chan	,	V_111
of_device_id	,	V_119
vmalloc_to_page	,	F_29
BM_SSP_CTRL0_READ	,	V_75
mask	,	V_31
devm_clk_get	,	F_56
clk_rate	,	V_151
start	,	V_140
dmach	,	V_83
"Cannot register SPI master, %d\n"	,	L_13
clk_disable_unprepare	,	F_70
speed_hz	,	V_15
DMA_TRANS_NONE	,	V_84
"Cannot continue with zero clock\n"	,	L_2
mxs_spi_disable	,	F_14
is_vmalloc_addr	,	F_25
HW_SSP_DATA	,	F_41
err_mapped	,	V_86
setup	,	V_142
base	,	V_23
mxs_ssp_dma_irq_callback	,	F_19
ENOMEM	,	V_72
select	,	V_28
"Failed to get DMA channel\n"	,	L_10
spi_master_put	,	F_71
BM_SSP_CTRL1_PHASE	,	V_22
hz	,	V_11
spi_master	,	V_95
HW_SSP_STATUS	,	F_23
SPI_CPHA	,	V_21
write	,	V_53
DMA_TO_DEVICE	,	V_81
chan_id	,	V_113
clk	,	V_129
list_for_each_entry_safe	,	F_43
mxs_ssp_set_clk_rate	,	F_5
"DMA transfer timeout\n"	,	L_7
IRQ_HANDLED	,	V_48
dma_request_channel	,	F_63
mxs_spi_setup_transfer	,	F_1
__func__	,	V_12
out_master_free	,	V_148
dma_unmap_sg	,	F_38
PAGE_SIZE	,	V_58
mxs_spi_enable	,	F_13
BM_SSP_CTRL0_DATA_XFER	,	V_74
mxs_spi_probe	,	F_48
status	,	V_99
HW_SSP_CMD0	,	V_24
kfree	,	F_39
spi_master_get	,	F_73
HW_SSP_CMD1	,	V_25
mxs_ssp_dma_filter	,	F_46
flags	,	V_145
mxs_spi_transfer_one	,	F_42
init_completion	,	F_59
mxs_spi_txrx_pio	,	F_40
mode_bits	,	V_143
transfers	,	V_102
page_address	,	F_30
bits_per_word	,	V_10
BM_SSP_CTRL0_WAIT_FOR_CMD	,	V_29
clk_prepare_enable	,	F_64
err	,	V_26
id_entry	,	V_138
EINVAL	,	V_13
DMA_DEV_TO_MEM	,	V_88
STMP_OFFSET_REG_CLR	,	V_33
complete	,	F_20
chan	,	V_112
first	,	V_51
devm_pinctrl_get_select_default	,	F_55
mxs_spi_dt_ids	,	V_121
transfer_list	,	V_101
data	,	V_136
size_t	,	V_79
mxs_spi_setup	,	F_10
mode	,	V_18
SSP_TIMEOUT	,	V_41
pdev	,	V_118
"Failed to request DMA\n"	,	L_12
mxs_spi_set_cs	,	F_12
BM_SSP_CTRL1_DMA_ENABLE	,	V_109
"Cannot send and receive simultaneously\n"	,	L_8
pio	,	V_67
dma_channel	,	V_114
mxs_dma_is_apbh	,	F_47
pinctrl	,	V_128
offset	,	V_37
err_vmalloc	,	V_78
dma_async_issue_pending	,	F_35
resource	,	V_125
spi_transfer	,	V_3
mxs_spi_cs_to_reg	,	F_11
rx_buf	,	V_105
spi	,	V_6
PTR_ERR	,	F_54
STMP_OFFSET_REG_SET	,	V_34
BM_SSP_CTRL0_XFER_COUNT	,	V_73
DMA_PREP_INTERRUPT	,	V_85
dma_cap_zero	,	F_61
DMA_SLAVE	,	V_149
clk_set_rate	,	F_65
platform_set_drvdata	,	F_67
np	,	V_123
platform_get_drvdata	,	F_74
"Failed to get PIO reg. write descriptor.\n"	,	L_5
clk_freq_default	,	V_133
driver_data	,	V_139
desc_len	,	V_57
dma_cap_set	,	F_62
spi_register_master	,	F_68
msecs_to_jiffies	,	F_16
tmp_t	,	V_98
BM_SSP_CTRL0_IGNORE_CRC	,	V_36
DMA_CTRL_ACK	,	V_89
IORESOURCE_MEM	,	V_134
readl	,	F_22
writel	,	F_6
irqreturn_t	,	T_3
BV_SSP_CTRL1_WORD_LENGTH__EIGHT_BITS	,	V_17
sg_count	,	V_61
"clock-frequency"	,	L_11
HW_SSP_CTRL0	,	V_32
master	,	V_7
HW_SSP_CTRL1	,	F_9
dev_id	,	V_47
BM_SSP_STATUS_FIFO_EMPTY	,	V_94
dmaengine_terminate_all	,	F_37
sg_init_one	,	F_31
dma_xfer	,	V_70
callback	,	V_90
irq_dma	,	V_132
dma_cap_mask_t	,	T_5
out_free_dma	,	V_152
IS_ERR	,	F_53
spi_alloc_master	,	F_58
devm_request_irq	,	F_60
