Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  1 17:33:27 2021
| Host         : Riptide running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|      8 |            2 |
|     14 |            2 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             180 |           31 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             220 |           38 |
| Yes          | No                    | No                     |             212 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+
|          Clock Signal          |                 Enable Signal                 |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+
|  DM3/lane_car1_reg_LDC_i_1_n_0 |                                               | DM3/lane_car1_reg_LDC_i_2_n_0              |                1 |              2 |
|  down/dff1/D_out               |                                               |                                            |                1 |              2 |
|  down/dff1/D_out               |                                               | DM3/lane_car1_reg_LDC_i_2_n_0              |                1 |              2 |
|  down/dff1/D_out               |                                               | DM3/lane_car1_reg_LDC_i_1_n_0              |                1 |              2 |
| ~clk625_BUFG                   |                                               |                                            |                2 |              4 |
|  clock_3hz/clk                 |                                               |                                            |                2 |              8 |
|  clk625_BUFG                   | DM3/Oled_Display/oled_data_reg[0]_0           | DM3/Oled_Display/oled_data_reg[0]_12       |                4 |              8 |
|  clk625_BUFG                   | DM3/sel                                       |                                            |                2 |             14 |
|  clk625_BUFG                   | DM3/x1_offset                                 |                                            |                3 |             14 |
|  CLK100MHZ_IBUF_BUFG           | vdispseg/an[3]_i_1_n_0                        |                                            |                3 |             20 |
|  CLK100MHZ_IBUF_BUFG           |                                               | sample_clk/new_clk                         |                3 |             22 |
|  clk625_BUFG                   | DM3/Oled_Display/oled_data_reg[0]_0           |                                            |                8 |             22 |
| ~ac/J_MIC_Pin4_OBUF            |                                               |                                            |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG           |                                               | J_MIC_Pin1_OBUF_BUFG                       |                3 |             24 |
|  J_MIC_Pin1_OBUF_BUFG          | vdisp/max[11]_i_2_n_0                         | vdisp/max[11]_i_1_n_0                      |                4 |             24 |
| ~clk625_BUFG                   |                                               | DM3/Oled_Display/frame_counter[16]_i_1_n_0 |                4 |             32 |
|  clk625_BUFG                   |                                               |                                            |                6 |             36 |
|  J_MIC_Pin1_OBUF_BUFG          | vdisp/lights[15]_i_1_n_0                      |                                            |               11 |             38 |
| ~clk625_BUFG                   | DM3/Oled_Display/delay[0]_i_1_n_0             |                                            |                5 |             40 |
|  J_MIC_Pin1_OBUF_BUFG          |                                               |                                            |                7 |             44 |
|  CLK100MHZ_IBUF_BUFG           |                                               | clock_3hz/clk_0                            |                7 |             50 |
|  CLK100MHZ_IBUF_BUFG           |                                               |                                            |               10 |             62 |
| ~clk625_BUFG                   | DM3/Oled_Display/FSM_onehot_state[31]_i_1_n_0 |                                            |               10 |             64 |
| ~clk625_BUFG                   |                                               | DM3/Oled_Display/spi_word[39]_i_1_n_0      |               20 |             90 |
+--------------------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+


