

================================================================
== Vitis HLS Report for 'convertSuperStreamToArrayNScale_1_1_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_8_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:16 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.083 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.680 us|  0.680 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_222_1  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     363|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      10|     453|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_3_fu_136_p2                     |         +|   0|  0|  13|           6|           1|
    |sub_ln1201_1_fu_205_p2            |         -|   0|  0|  28|           1|          21|
    |sub_ln1201_2_fu_246_p2            |         -|   0|  0|  34|           1|          27|
    |sub_ln1201_3_fu_262_p2            |         -|   0|  0|  28|           1|          21|
    |sub_ln1201_4_fu_303_p2            |         -|   0|  0|  34|           1|          27|
    |sub_ln1201_5_fu_319_p2            |         -|   0|  0|  28|           1|          21|
    |sub_ln1201_6_fu_360_p2            |         -|   0|  0|  34|           1|          27|
    |sub_ln1201_7_fu_376_p2            |         -|   0|  0|  28|           1|          21|
    |sub_ln1201_fu_189_p2              |         -|   0|  0|  34|           1|          27|
    |ap_condition_117                  |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op43          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op58          |       and|   0|  0|   2|           1|           1|
    |icmp_ln222_fu_130_p2              |      icmp|   0|  0|  10|           6|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1201_1_fu_278_p3         |    select|   0|  0|  20|           1|          21|
    |select_ln1201_2_fu_335_p3         |    select|   0|  0|  20|           1|          21|
    |select_ln1201_3_fu_392_p3         |    select|   0|  0|  20|           1|          21|
    |select_ln1201_fu_221_p3           |    select|   0|  0|  20|           1|          21|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 363|          30|         291|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2             |   9|          2|    6|         12|
    |fftOutData_local_blk_n           |   9|          2|    1|          2|
    |i_fu_92                          |   9|          2|    6|         12|
    |p_outDataArray_0_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |p_outDataArray_0_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |p_outDataArray_0_1_0_0_02_blk_n  |   9|          2|    1|          2|
    |p_outDataArray_0_1_0_0_0_blk_n   |   9|          2|    1|          2|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  90|         20|   20|         40|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_92                  |  6|   0|    6|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                                                         Source Object                                                         |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > >|  return value|
|fftOutData_local_dout             |   in|  128|     ap_fifo|                                                                                                               fftOutData_local|       pointer|
|fftOutData_local_empty_n          |   in|    1|     ap_fifo|                                                                                                               fftOutData_local|       pointer|
|fftOutData_local_read             |  out|    1|     ap_fifo|                                                                                                               fftOutData_local|       pointer|
|p_outDataArray_0_0_0_0_0_din      |  out|   27|     ap_fifo|                                                                                                       p_outDataArray_0_0_0_0_0|       pointer|
|p_outDataArray_0_0_0_0_0_full_n   |   in|    1|     ap_fifo|                                                                                                       p_outDataArray_0_0_0_0_0|       pointer|
|p_outDataArray_0_0_0_0_0_write    |  out|    1|     ap_fifo|                                                                                                       p_outDataArray_0_0_0_0_0|       pointer|
|p_outDataArray_0_1_0_0_0_din      |  out|   27|     ap_fifo|                                                                                                       p_outDataArray_0_1_0_0_0|       pointer|
|p_outDataArray_0_1_0_0_0_full_n   |   in|    1|     ap_fifo|                                                                                                       p_outDataArray_0_1_0_0_0|       pointer|
|p_outDataArray_0_1_0_0_0_write    |  out|    1|     ap_fifo|                                                                                                       p_outDataArray_0_1_0_0_0|       pointer|
|p_outDataArray_0_0_0_0_01_din     |  out|   27|     ap_fifo|                                                                                                      p_outDataArray_0_0_0_0_01|       pointer|
|p_outDataArray_0_0_0_0_01_full_n  |   in|    1|     ap_fifo|                                                                                                      p_outDataArray_0_0_0_0_01|       pointer|
|p_outDataArray_0_0_0_0_01_write   |  out|    1|     ap_fifo|                                                                                                      p_outDataArray_0_0_0_0_01|       pointer|
|p_outDataArray_0_1_0_0_02_din     |  out|   27|     ap_fifo|                                                                                                      p_outDataArray_0_1_0_0_02|       pointer|
|p_outDataArray_0_1_0_0_02_full_n  |   in|    1|     ap_fifo|                                                                                                      p_outDataArray_0_1_0_0_02|       pointer|
|p_outDataArray_0_1_0_0_02_write   |  out|    1|     ap_fifo|                                                                                                      p_outDataArray_0_1_0_0_02|       pointer|
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_outDataArray_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_outDataArray_0_1_0_0_0, i27 %p_outDataArray_0_1_0_0_02, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_outDataArray_0_0_0_0_0, i27 %p_outDataArray_0_0_0_0_01, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln222 = store i6 0, i6 %i" [../fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 14 'store' 'store_ln222' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln222 = br void %_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26" [../fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 15 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [../fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 16 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%icmp_ln222 = icmp_eq  i6 %i_2, i6 32" [../fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 17 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%i_3 = add i6 %i_2, i6 1" [../fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 19 'add' 'i_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26.split, void" [../fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 20 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln222 = store i6 %i_3, i6 %i" [../fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:222]   --->   Operation 21 'store' 'store_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [../fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:233]   --->   Operation 60 'ret' 'ret_ln233' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.93ns)   --->   "%fftOutData_local_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'fftOutData_local_read' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_V = trunc i128 %fftOutData_local_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'trunc' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_V_2 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%t_V_3 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %fftOutData_local_read, i32 26"   --->   Operation 29 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.96ns)   --->   "%sub_ln1201 = sub i27 0, i27 %t_V"   --->   Operation 30 'sub' 'sub_ln1201' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1201_1 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %sub_ln1201, i32 6, i32 26"   --->   Operation 31 'partselect' 'trunc_ln1201_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.90ns)   --->   "%sub_ln1201_1 = sub i21 0, i21 %trunc_ln1201_1"   --->   Operation 32 'sub' 'sub_ln1201_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i21 @_ssdm_op_PartSelect.i21.i128.i32.i32, i128 %fftOutData_local_read, i32 6, i32 26"   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.35ns)   --->   "%select_ln1201 = select i1 %tmp_48, i21 %sub_ln1201_1, i21 %tmp"   --->   Operation 34 'select' 'select_ln1201' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %select_ln1201, i6 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %fftOutData_local_read, i32 58"   --->   Operation 36 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.96ns)   --->   "%sub_ln1201_2 = sub i27 0, i27 %t_V_1"   --->   Operation 37 'sub' 'sub_ln1201_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1201_4 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %sub_ln1201_2, i32 6, i32 26"   --->   Operation 38 'partselect' 'trunc_ln1201_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "%sub_ln1201_3 = sub i21 0, i21 %trunc_ln1201_4"   --->   Operation 39 'sub' 'sub_ln1201_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i21 @_ssdm_op_PartSelect.i21.i128.i32.i32, i128 %fftOutData_local_read, i32 38, i32 58"   --->   Operation 40 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%select_ln1201_1 = select i1 %tmp_49, i21 %sub_ln1201_3, i21 %tmp_s"   --->   Operation 41 'select' 'select_ln1201_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln740_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %select_ln1201_1, i6 0"   --->   Operation 42 'bitconcatenate' 'shl_ln740_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outDataArray_0_0_0_0_0, i27 %p_outDataArray_0_1_0_0_0, i27 %shl_ln, i27 %shl_ln740_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %fftOutData_local_read, i32 90"   --->   Operation 44 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.96ns)   --->   "%sub_ln1201_4 = sub i27 0, i27 %t_V_2"   --->   Operation 45 'sub' 'sub_ln1201_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1201_7 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %sub_ln1201_4, i32 6, i32 26"   --->   Operation 46 'partselect' 'trunc_ln1201_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.90ns)   --->   "%sub_ln1201_5 = sub i21 0, i21 %trunc_ln1201_7"   --->   Operation 47 'sub' 'sub_ln1201_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i128.i32.i32, i128 %fftOutData_local_read, i32 70, i32 90"   --->   Operation 48 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.35ns)   --->   "%select_ln1201_2 = select i1 %tmp_50, i21 %sub_ln1201_5, i21 %tmp_2"   --->   Operation 49 'select' 'select_ln1201_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln740_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %select_ln1201_2, i6 0"   --->   Operation 50 'bitconcatenate' 'shl_ln740_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %fftOutData_local_read, i32 122"   --->   Operation 51 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.96ns)   --->   "%sub_ln1201_6 = sub i27 0, i27 %t_V_3"   --->   Operation 52 'sub' 'sub_ln1201_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1201_s = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %sub_ln1201_6, i32 6, i32 26"   --->   Operation 53 'partselect' 'trunc_ln1201_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.90ns)   --->   "%sub_ln1201_7 = sub i21 0, i21 %trunc_ln1201_s"   --->   Operation 54 'sub' 'sub_ln1201_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i21 @_ssdm_op_PartSelect.i21.i128.i32.i32, i128 %fftOutData_local_read, i32 102, i32 122"   --->   Operation 55 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.35ns)   --->   "%select_ln1201_3 = select i1 %tmp_51, i21 %sub_ln1201_7, i21 %tmp_3"   --->   Operation 56 'select' 'select_ln1201_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln740_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %select_ln1201_3, i6 0"   --->   Operation 57 'bitconcatenate' 'shl_ln740_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A, i27 %p_outDataArray_0_0_0_0_01, i27 %p_outDataArray_0_1_0_0_02, i27 %shl_ln740_2, i27 %shl_ln740_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 8> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi27ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit26"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outDataArray_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln222           (store            ) [ 000]
br_ln222              (br               ) [ 000]
i_2                   (load             ) [ 000]
icmp_ln222            (icmp             ) [ 010]
empty                 (speclooptripcount) [ 000]
i_3                   (add              ) [ 000]
br_ln222              (br               ) [ 000]
store_ln222           (store            ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
fftOutData_local_read (read             ) [ 000]
t_V                   (trunc            ) [ 000]
t_V_1                 (partselect       ) [ 000]
t_V_2                 (partselect       ) [ 000]
t_V_3                 (partselect       ) [ 000]
tmp_48                (bitselect        ) [ 000]
sub_ln1201            (sub              ) [ 000]
trunc_ln1201_1        (partselect       ) [ 000]
sub_ln1201_1          (sub              ) [ 000]
tmp                   (partselect       ) [ 000]
select_ln1201         (select           ) [ 000]
shl_ln                (bitconcatenate   ) [ 000]
tmp_49                (bitselect        ) [ 000]
sub_ln1201_2          (sub              ) [ 000]
trunc_ln1201_4        (partselect       ) [ 000]
sub_ln1201_3          (sub              ) [ 000]
tmp_s                 (partselect       ) [ 000]
select_ln1201_1       (select           ) [ 000]
shl_ln740_1           (bitconcatenate   ) [ 000]
write_ln174           (write            ) [ 000]
tmp_50                (bitselect        ) [ 000]
sub_ln1201_4          (sub              ) [ 000]
trunc_ln1201_7        (partselect       ) [ 000]
sub_ln1201_5          (sub              ) [ 000]
tmp_2                 (partselect       ) [ 000]
select_ln1201_2       (select           ) [ 000]
shl_ln740_2           (bitconcatenate   ) [ 000]
tmp_51                (bitselect        ) [ 000]
sub_ln1201_6          (sub              ) [ 000]
trunc_ln1201_s        (partselect       ) [ 000]
sub_ln1201_7          (sub              ) [ 000]
tmp_3                 (partselect       ) [ 000]
select_ln1201_3       (select           ) [ 000]
shl_ln740_3           (bitconcatenate   ) [ 000]
write_ln174           (write            ) [ 000]
br_ln0                (br               ) [ 000]
ret_ln233             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_outDataArray_0_0_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_outDataArray_0_0_0_0_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_outDataArray_0_1_0_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_outDataArray_0_1_0_0_02">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i21.i6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="fftOutData_local_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln174_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="27" slack="0"/>
<pin id="105" dir="0" index="2" bw="27" slack="0"/>
<pin id="106" dir="0" index="3" bw="27" slack="0"/>
<pin id="107" dir="0" index="4" bw="27" slack="0"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln174_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="27" slack="0"/>
<pin id="115" dir="0" index="2" bw="27" slack="0"/>
<pin id="116" dir="0" index="3" bw="27" slack="0"/>
<pin id="117" dir="0" index="4" bw="27" slack="0"/>
<pin id="118" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln222_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_2_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln222_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln222_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="t_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="128" slack="0"/>
<pin id="149" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="t_V_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="27" slack="0"/>
<pin id="153" dir="0" index="1" bw="128" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="0" index="3" bw="7" slack="0"/>
<pin id="156" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="t_V_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="27" slack="0"/>
<pin id="163" dir="0" index="1" bw="128" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="0" index="3" bw="8" slack="0"/>
<pin id="166" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="t_V_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="27" slack="0"/>
<pin id="173" dir="0" index="1" bw="128" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="8" slack="0"/>
<pin id="176" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_48_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="128" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sub_ln1201_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="27" slack="0"/>
<pin id="192" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln1201_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="21" slack="0"/>
<pin id="197" dir="0" index="1" bw="27" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_ln1201_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="21" slack="0"/>
<pin id="208" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="21" slack="0"/>
<pin id="213" dir="0" index="1" bw="128" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="0" index="3" bw="6" slack="0"/>
<pin id="216" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln1201_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="21" slack="0"/>
<pin id="224" dir="0" index="2" bw="21" slack="0"/>
<pin id="225" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1201/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="27" slack="0"/>
<pin id="231" dir="0" index="1" bw="21" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_49_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="128" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln1201_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="27" slack="0"/>
<pin id="249" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln1201_4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="21" slack="0"/>
<pin id="254" dir="0" index="1" bw="27" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_4/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln1201_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="21" slack="0"/>
<pin id="265" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_3/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="21" slack="0"/>
<pin id="270" dir="0" index="1" bw="128" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="0" index="3" bw="7" slack="0"/>
<pin id="273" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln1201_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="21" slack="0"/>
<pin id="281" dir="0" index="2" bw="21" slack="0"/>
<pin id="282" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1201_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln740_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="27" slack="0"/>
<pin id="288" dir="0" index="1" bw="21" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln740_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_50_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="128" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sub_ln1201_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="27" slack="0"/>
<pin id="306" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_4/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln1201_7_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="21" slack="0"/>
<pin id="311" dir="0" index="1" bw="27" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_7/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sub_ln1201_5_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="21" slack="0"/>
<pin id="322" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_5/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="21" slack="0"/>
<pin id="327" dir="0" index="1" bw="128" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="0" index="3" bw="8" slack="0"/>
<pin id="330" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln1201_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="21" slack="0"/>
<pin id="338" dir="0" index="2" bw="21" slack="0"/>
<pin id="339" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1201_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln740_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="27" slack="0"/>
<pin id="345" dir="0" index="1" bw="21" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln740_2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_51_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="128" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sub_ln1201_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="27" slack="0"/>
<pin id="363" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_6/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln1201_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="21" slack="0"/>
<pin id="368" dir="0" index="1" bw="27" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1201_s/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sub_ln1201_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="21" slack="0"/>
<pin id="379" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1201_7/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="21" slack="0"/>
<pin id="384" dir="0" index="1" bw="128" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="0" index="3" bw="8" slack="0"/>
<pin id="387" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln1201_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="21" slack="0"/>
<pin id="395" dir="0" index="2" bw="21" slack="0"/>
<pin id="396" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1201_3/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln740_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="27" slack="0"/>
<pin id="402" dir="0" index="1" bw="21" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln740_3/2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="109"><net_src comp="86" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="119"><net_src comp="86" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="96" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="96" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="96" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="96" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="96" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="72" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="147" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="74" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="76" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="195" pin="4"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="80" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="96" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="76" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="226"><net_src comp="181" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="205" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="211" pin="4"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="82" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="221" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="102" pin=3"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="96" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="72" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="151" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="76" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="252" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="80" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="96" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="84" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="283"><net_src comp="238" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="262" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="268" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="82" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="278" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="102" pin=4"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="96" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="161" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="76" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="78" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="309" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="80" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="96" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="295" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="319" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="325" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="82" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="335" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="343" pin="3"/><net_sink comp="112" pin=3"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="96" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="171" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="380"><net_src comp="78" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="366" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="96" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="90" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="397"><net_src comp="352" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="376" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="382" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="82" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="392" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="112" pin=4"/></net>

<net id="412"><net_src comp="92" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outDataArray_0_0_0_0_0 | {2 }
	Port: p_outDataArray_0_0_0_0_01 | {2 }
	Port: p_outDataArray_0_1_0_0_0 | {2 }
	Port: p_outDataArray_0_1_0_0_02 | {2 }
 - Input state : 
	Port: convertSuperStreamToArrayNScale<1, 1, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 8, 5, 3, 0> > > : fftOutData_local | {2 }
  - Chain level:
	State 1
		store_ln222 : 1
		i_2 : 1
		icmp_ln222 : 2
		i_3 : 2
		br_ln222 : 3
		store_ln222 : 3
	State 2
		sub_ln1201 : 1
		trunc_ln1201_1 : 2
		sub_ln1201_1 : 3
		select_ln1201 : 4
		shl_ln : 5
		sub_ln1201_2 : 1
		trunc_ln1201_4 : 2
		sub_ln1201_3 : 3
		select_ln1201_1 : 4
		shl_ln740_1 : 5
		write_ln174 : 6
		sub_ln1201_4 : 1
		trunc_ln1201_7 : 2
		sub_ln1201_5 : 3
		select_ln1201_2 : 4
		shl_ln740_2 : 5
		sub_ln1201_6 : 1
		trunc_ln1201_s : 2
		sub_ln1201_7 : 3
		select_ln1201_3 : 4
		shl_ln740_3 : 5
		write_ln174 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         sub_ln1201_fu_189        |    0    |    34   |
|          |        sub_ln1201_1_fu_205       |    0    |    28   |
|          |        sub_ln1201_2_fu_246       |    0    |    34   |
|    sub   |        sub_ln1201_3_fu_262       |    0    |    28   |
|          |        sub_ln1201_4_fu_303       |    0    |    34   |
|          |        sub_ln1201_5_fu_319       |    0    |    28   |
|          |        sub_ln1201_6_fu_360       |    0    |    34   |
|          |        sub_ln1201_7_fu_376       |    0    |    28   |
|----------|----------------------------------|---------|---------|
|          |       select_ln1201_fu_221       |    0    |    20   |
|  select  |      select_ln1201_1_fu_278      |    0    |    20   |
|          |      select_ln1201_2_fu_335      |    0    |    20   |
|          |      select_ln1201_3_fu_392      |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    add   |            i_3_fu_136            |    0    |    13   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln222_fu_130        |    0    |    10   |
|----------|----------------------------------|---------|---------|
|   read   | fftOutData_local_read_read_fu_96 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln174_write_fu_102     |    0    |    0    |
|          |     write_ln174_write_fu_112     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |            t_V_fu_147            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           t_V_1_fu_151           |    0    |    0    |
|          |           t_V_2_fu_161           |    0    |    0    |
|          |           t_V_3_fu_171           |    0    |    0    |
|          |       trunc_ln1201_1_fu_195      |    0    |    0    |
|          |            tmp_fu_211            |    0    |    0    |
|partselect|       trunc_ln1201_4_fu_252      |    0    |    0    |
|          |           tmp_s_fu_268           |    0    |    0    |
|          |       trunc_ln1201_7_fu_309      |    0    |    0    |
|          |           tmp_2_fu_325           |    0    |    0    |
|          |       trunc_ln1201_s_fu_366      |    0    |    0    |
|          |           tmp_3_fu_382           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_48_fu_181          |    0    |    0    |
| bitselect|           tmp_49_fu_238          |    0    |    0    |
|          |           tmp_50_fu_295          |    0    |    0    |
|          |           tmp_51_fu_352          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           shl_ln_fu_229          |    0    |    0    |
|bitconcatenate|        shl_ln740_1_fu_286        |    0    |    0    |
|          |        shl_ln740_2_fu_343        |    0    |    0    |
|          |        shl_ln740_3_fu_400        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   351   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_409|    6   |
+---------+--------+
|  Total  |    6   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   351  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   351  |
+-----------+--------+--------+
