[
    {
        "age": null,
        "album": "",
        "author": "/u/Adventurous-Bite-406",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-10-30T15:51:47.444222+00:00",
        "date_dead_since": null,
        "date_published": "2025-10-30T14:34:21+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi all,<br/> I want to boot kernel in uboot by command<br/> <code>booti $kernel_addr $initrd_addr_r:$filesize $dtb_addr</code></p> <p>It works if I already have an <em>Image</em> file. But if I don&#39;t have such file I can&#39;t convert standart linux kernel like <em>vmlinux-6.6.100-th1520</em> to the suitable format.</p> <p>I&#39;ve aready tried</p> <p><code>mkimage -A riscv -O linux -f auto -T kernel -C none -a f07f0100 -e f07f0100 -d ./vmlinux-6.6.100-th1520 Image</code></p> <p>But it doesn&#39;t work</p> <pre><code>Light LPI4A 16G# booti $kernel_addr $initrd_addr_r:$filesize $dtb_addr; Bad Linux RISCV Image magic! </code></pre> <p>If I try to look that the format I have on worked file <em>Image</em> (with an old kernel) I can see not so many details</p> <pre><code>mkimage -l /boot/5.10.113-th1520/Image GP Header: Size 4d5a6f10 LoadAddr f07f0100 </code></pre> <p>So, I need help.</p> <p>Can anybody provide some idea how to convert from <code>/boot",
        "id": 3942451,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ok1dlk/licheepi4a_how_to_convert_a_standart_vmlinux_to",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "LicheePI4A, how to convert a standart vmlinux to FDT RISC-V image format ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/fullgrid",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-10-30T13:46:12.114689+00:00",
        "date_dead_since": null,
        "date_published": "2025-10-30T13:35:12+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ojzvmz/nanoesp32c5_board_from_muselab/\"> <img src=\"https://external-preview.redd.it/Vt9G-tmkXkGFqcBnmPfLcin95XT_Ojz8jxwqp4ZtZB8.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=03bbb55719d3baf6ae9fbbf29ec82e3f0bdf1d19\" alt=\"nanoESP32-C5 board from MuseLab\" title=\"nanoESP32-C5 board from MuseLab\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><blockquote> <p>One of the two TYPE-C interfaces is CH343 USB for debugging and downloading, and the other is the USB of ESP32-C5</p> </blockquote> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fullgrid\"> /u/fullgrid </a> <br/> <span><a href=\"https://github.com/wuxx/nanoESP32-C5\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ojzvmz/nanoesp32c5_board_from_muselab/\">[comments]</a></span> </td></tr></table>",
        "id": 3941470,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ojzvmz/nanoesp32c5_board_from_muselab",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/Vt9G-tmkXkGFqcBnmPfLcin95XT_Ojz8jxwqp4ZtZB8.png?width=640&crop=smart&auto=webp&s=03bbb55719d3baf6ae9fbbf29ec82e3f0bdf1d19",
        "title": "nanoESP32-C5 board from MuseLab",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/ratatatata25",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-10-30T13:46:12.320271+00:00",
        "date_dead_since": null,
        "date_published": "2025-10-30T12:16:39+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi! A month ago I <a href=\"https://www.reddit.com/r/RISCV/comments/1njstk6/mode_filtering_on_banana_pi_bpif3/\">created a post</a> asking about mode filtering on the Banana Pi BPI-F3. Long story short, according to the RISC-V Privileged Spec, there are two relevant extensions to enable mode filtering:</p> <ul> <li><code>Ssmcntrpmf</code>: Cycle/Instret privilege mode filtering (Ch. 7, p. 90)</li> <li><code>Sscofpmf</code>: Count overflow + mode-based filtering (Ch. 20, p. 156)</li> </ul> <p>For some reason, I&#39;ve been unable to find a RISC-V commercially available machine that implements <code>Ssmcntrpmf</code> . I&#39;d like to know if that reason is because I&#39;m not smart enough to find things, or because there is actually no machine that implements it.</p> <p>I&#39;m working on extending PAPI support to different RISC-V machines, and it would be interesting to be able to fully test the mode filtering feature in at least one.</p> <p>Thank you v",
        "id": 3941471,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ojy2jr/mode_filtering_on_riscv_machines",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Mode filtering on RISC-V machines",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/DefiantBridge6865",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-10-30T10:04:39.856859+00:00",
        "date_dead_since": null,
        "date_published": "2025-10-30T09:59:08+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi All,<br/> 1- Does Store Buffer make sense for pipelined single in-order core?<br/> 2- My data cache is controlled by a FSM, And i find the hit after 2 cycles, Why would i like to write my Stores to a store buffer instead of my tag arrays directly?<br/> I couldn&#39;t find a lot of information online and resources would be much appreciated. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/DefiantBridge6865\"> /u/DefiantBridge6865 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ojvj67/store_buffer_implementation_for_rv32i_core/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ojvj67/store_buffer_implementation_for_rv32i_core/\">[comments]</a></span>",
        "id": 3939697,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ojvj67/store_buffer_implementation_for_rv32i_core",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Store Buffer Implementation for RV32I Core",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-10-30T02:47:51.202198+00:00",
        "date_dead_since": null,
        "date_published": "2025-10-30T02:11:39+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><strong>UBUNTU SUMMIT</strong> One of the more unexpected talks at last week&#39;s Ubuntu Summit 25.10 in London was by Antonio Salvemini of Bolt Graphics, who <a href=\"https://discourse.ubuntu.com/t/beyond-the-silicon-redefining-gpu-innovation-through-software-and-methodology/67240\">introduced</a> the company&#39;s forthcoming range of Zeus graphics accelerator hardware. These are very unlike any conventional GPUs \u2013 or indeed anything else.</p> <p><a href=\"https://www.theregister.com/2025/10/29/bolt_graphics_zeus_gpu/\">https://www.theregister.com/2025/10/29/bolt_graphics_zeus_gpu/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ojnr0q/bolt_graphics_unveils_zeus_gpu_built_on_riscv_and/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ojnr0q/bolt_graphics_unveils_zeus_gpu_built_on_riscv_a",
        "id": 3938165,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ojnr0q/bolt_graphics_unveils_zeus_gpu_built_on_riscv_and",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Bolt Graphics unveils Zeus GPU built on RISC-V and path tracing tech",
        "vote": 0
    }
]