0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new/lab4_3_test.v,1648452461,verilog,,,,lab4_3_test,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/binary_down_1digit_counter.v,1647510203,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/frequency_divider.v,,binary_down_1digit_counter,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/frequency_divider.v,1647512664,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v,,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v,1647510286,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v,,lab4_3,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v,1647509953,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new/lab4_3_test.v,,segment7,,,,,,,,
