vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/sid_coeffs.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/zpuino_uart_mv_filter.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/uart_brgen.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/sid_voice.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/sid_filters.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/sid_components.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/prescaler.vhd"
vhdl DesignLab "../../../HQVGA/generic_dp_ram.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/zpuino_uart_rx.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/tx_unit.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/spiclkgen.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/spi.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/sid_6581.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/fifo.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"
vhdl DesignLab "../../../ZPUino_2/sram_ctrl8.vhd"
vhdl DesignLab "../../../ZPUino_2/pad.vhd"
vhdl DesignLab "../../../HQVGA/zpuino_vga_ram.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/Wishbone_Empty_Slot.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter4.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_UART.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_YM2149.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_sid6581.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"
vhdl DesignLab "../../../ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_audiomixer.vhd"
vhdl DesignLab "../../../ZPUino_2/ZPUino_Papilio_DUO_V2.vhd"
vhdl DesignLab "../../../Papilio_Hardware/Computing_Shield_Pinout.vhd"
vhdl DesignLab "../../../HQVGA/HQVGA_char_ram_8x8_sp.vhd"
vhdl DesignLab "../../../HQVGA/HQVGA.vhd"
vhdl DesignLab "../../../Clocks/clk_32to50_dcm.vhd"
vhdl work "Papilio_DUO_LX9.vhf"
