
-------------------------------------------------------------------------
TASK0          0, Master node and Processor wake up
-------------------------------------------------------------------------
Processor Wakeup
N0 RX Fail
N1 RX Fail
N2 RX Fail
N3 RX Fail

-------------------------------------------------------------------------
TASK          1, Query
Master node sends out query
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb0f
N0 TX Success

C0 RX Success
C0 Data out =	32'h10bbbb1f
N1 TX Success

C0 RX Success
C0 Data out =	32'h10bbbb2f
N2 TX Success

C0 RX Success
C0 Data out =	32'h10bbbb2f
N3 TX Success


-------------------------------------------------------------------------
TASK          2, Enumerate
Master node enumerate with address 4'h2
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb02

-------------------------------------------------------------------------
TASK          3, Enumerate
Master node enumerate with address 4'h3
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb13

-------------------------------------------------------------------------
TASK          4, Enumerate
Master node enumerate with address 4'h4
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb24

-------------------------------------------------------------------------
TASK          5, Enumerate
Master node enumerate with address 4'h5
-------------------------------------------------------------------------
C0 TX Success
C0 RX Success
C0 Data out =	32'h10bbbb25

-------------------------------------------------------------------------
TASK          6, All Wake
-------------------------------------------------------------------------
N0 LC Wakeup
N1 LC Wakeup
N2 LC Wakeup
N3 LC Wakeup
C0 TX Success

-------------------------------------------------------------------------
TASK          7, MEM Write
CPU writes random data to Layer 1's MEM address 0, bulk write enable is not set, it won't fail but no memory operation
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK          8, RF Write
CPU configures Layer 0 default sys register bulk mem message control
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'h800000
N0 RX Success
C0 TX Success
Layer 0, RF Write, Addr: 8'hf2,	Data: 24'h800000

-------------------------------------------------------------------------
TASK          9, RF Write
CPU configures Layer 1 default sys register bulk mem message control
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'h800000
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hf2,	Data: 24'h800000

-------------------------------------------------------------------------
TASK         10, RF Write
CPU configures Layer 2 default sys register bulk mem message control
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'h800000
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hf2,	Data: 24'h800000

-------------------------------------------------------------------------
TASK         11, RF Write
CPU configures Layer 3 default sys register bulk mem message control
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'h800000
N3 RX Success
C0 TX Success
Layer 3, RF Write, Addr: 8'hf2,	Data: 24'h800000

-------------------------------------------------------------------------
TASK         12, RF Write
CPU writes random data to Layer 1 RF address 0
-------------------------------------------------------------------------
Write RF addr: 8'h00,	Data: 24'h60b1da
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'h00,	Data: 24'h60b1da

-------------------------------------------------------------------------
TASK         13, RF Write
CPU bulk writes random data to Layer 1 RF address 1-4
-------------------------------------------------------------------------
Write RF addr: 8'h01,	Data: 24'h36fe38
Write RF addr: 8'h02,	Data: 24'h7e075a
Write RF addr: 8'h03,	Data: 24'hde0e53
N1 RX Success
Layer 1, RF Write, Addr: 8'h01,	Data: 24'h36fe38
Write RF addr: 8'h04,	Data: 24'hb7633f
N1 RX Success
Layer 1, RF Write, Addr: 8'h02,	Data: 24'h7e075a
N1 RX Success
Layer 1, RF Write, Addr: 8'h03,	Data: 24'hde0e53
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'h04,	Data: 24'hb7633f

-------------------------------------------------------------------------
TASK         14, RF Read
Read Layer 1's RF address 0, and write to Layer 2's RF address 0xa
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success
N2 RX Success
N1 TX Success

Layer 2, RF Write, Addr: 8'h0a,	Data: 24'h60b1da

-------------------------------------------------------------------------
TASK         15, RF Read
Bulk read Layer 1's RF address 1-4, and write to Layer 2's RF address 0x1
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success
N2 RX Success
Layer 2, RF Write, Addr: 8'h01,	Data: 24'h36fe38
N2 RX Success
Layer 2, RF Write, Addr: 8'h02,	Data: 24'h7e075a
N2 RX Success
Layer 2, RF Write, Addr: 8'h03,	Data: 24'hde0e53
N2 RX Success
N1 TX Success

Layer 2, RF Write, Addr: 8'h04,	Data: 24'hb7633f

-------------------------------------------------------------------------
TASK         16, MEM Write
CPU writes random data to Layer 1's MEM address 0
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h00000000,	Data: 32'h6ffed5df

-------------------------------------------------------------------------
TASK         17, MEM Read
Read Layer 1's MEM address 0, and write to layer 2's MEM, address 0x1
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
N2 RX Success
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h00000001,	Data: 32'h6ffed5df

-------------------------------------------------------------------------
TASK         18, MEM Write
CPU bulk writes random data to Layer 1's MEM address 1-10, bulk active is not set
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'h2887c751
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'h48bce391
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'h246c4748
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'hc1d66883
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h33bb4b67
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'h4cdaef99
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'h9ff5503f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'h7fca75ff
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'hff1a56fe
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'hf0a4f8e1

-------------------------------------------------------------------------
TASK         19, RF Write
CPU configures Layer 1 default sys register bulk mem message control, set active, length 0
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc00000
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hf2,	Data: 24'hc00000

-------------------------------------------------------------------------
TASK         20, MEM Write
CPU bulk writes random data to Layer 1's MEM address 1-2, bulk active is set, length is 0, only write 1 word
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'h5b6783b6
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         21, MEM Write
CPU bulk writes random data to Layer 1's MEM address 1-3, bulk active is set, length is 0, only write 1 word, should fail
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'hc152ac82
N1 RX Success
N1 RX Fail
C0 TX Fail

-------------------------------------------------------------------------
TASK         22, RF Write
CPU configures Layer 1 default sys register bulk mem message control, set active, length 16
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0000f
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hf2,	Data: 24'hc0000f

-------------------------------------------------------------------------
TASK         23, MEM Write
CPU bulk writes random data to Layer 1's MEM address 1-10
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'hab695e56
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'h4be38197
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'hd406d8a8
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'h409af381
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h1a5fcb34
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'haa156254
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'hf87bbcf0
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'hce52d49c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'hb45aae68
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'hf35346e6

-------------------------------------------------------------------------
TASK         24, RF Write
CPU configures Layer 3 default sys register bulk mem message control, set to maximum length 16
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0000f
N3 RX Success
C0 TX Success
Layer 3, RF Write, Addr: 8'hf2,	Data: 24'hc0000f

-------------------------------------------------------------------------
TASK         25, MEM Read
Bulk read Layer 1's MEM address 1-10, and write to layer 3's MEM, address 0x0
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hab695e56
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000002,	Data: 32'h4be38197
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000003,	Data: 32'hd406d8a8
Layer 3, MEM Write, Addr: 30'h00000000,	Data: 32'hab695e56
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000004,	Data: 32'h409af381
Layer 3, MEM Write, Addr: 30'h00000001,	Data: 32'h4be38197
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000005,	Data: 32'h1a5fcb34
Layer 3, MEM Write, Addr: 30'h00000002,	Data: 32'hd406d8a8
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000006,	Data: 32'haa156254
Layer 3, MEM Write, Addr: 30'h00000003,	Data: 32'h409af381
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000007,	Data: 32'hf87bbcf0
Layer 3, MEM Write, Addr: 30'h00000004,	Data: 32'h1a5fcb34
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000008,	Data: 32'hce52d49c
Layer 3, MEM Write, Addr: 30'h00000005,	Data: 32'haa156254
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000009,	Data: 32'hb45aae68
Layer 3, MEM Write, Addr: 30'h00000006,	Data: 32'hf87bbcf0
N3 RX Success
Layer 1, MEM Read, Addr: 30'h0000000a,	Data: 32'hf35346e6
Layer 3, MEM Write, Addr: 30'h00000007,	Data: 32'hce52d49c
N3 RX Success
Layer 3, MEM Write, Addr: 30'h00000008,	Data: 32'hb45aae68
N3 RX Success
N1 TX Success

Layer 3, MEM Write, Addr: 30'h00000009,	Data: 32'hf35346e6

-------------------------------------------------------------------------
TASK         26, RF Write
CPU configures Layer 1's stream channel 0, register 0 
-------------------------------------------------------------------------
Write RF addr: 8'hec,	Data: 24'h000004
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hec,	Data: 24'h000004

-------------------------------------------------------------------------
TASK         27, RF Write
CPU configures Layer 1's stream channel 0, register 1
-------------------------------------------------------------------------
Write RF addr: 8'hed,	Data: 24'hf90000
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hed,	Data: 24'hf90000

-------------------------------------------------------------------------
TASK         28, RF Write
CPU configures Layer 1's stream channel 0, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hee,	Data: 24'ha0000f
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hee,	Data: 24'ha0000f
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         29, RF Write
CPU configures Layer 1's stream channel 1, register 0 
-------------------------------------------------------------------------
Write RF addr: 8'he8,	Data: 24'h000190
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'he8,	Data: 24'h000190

-------------------------------------------------------------------------
TASK         30, RF Write
CPU configures Layer 1's stream channel 1, register 1
-------------------------------------------------------------------------
Write RF addr: 8'he9,	Data: 24'hf90000
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'he9,	Data: 24'hf90000

-------------------------------------------------------------------------
TASK         31, RF Write
CPU configures Layer 1's stream channel 1, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hea,	Data: 24'he00007
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hea,	Data: 24'he00007
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         32, Stream MEM Write
CPU sends 1 word streaming data to Layer 3's stream channel 0, enable is not set, should fail
-------------------------------------------------------------------------
N3 RX Success
N3 RX Success
N3 RX Fail
C0 TX Fail

-------------------------------------------------------------------------
TASK         33, Stream MEM Write
CPU sends 1 word streaming data to Layer 1's stream channel 0
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'hd13ccea2
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000001

-------------------------------------------------------------------------
TASK         34, Stream MEM Write
CPU sends 10 word streaming data to Layer 1's stream channel 0, CPU should receive a double buffer alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'h1320e526
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'h8a9e1815
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'hc0e15e81
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h19d3bd33
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'h26bad94d
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'h7456b5e8
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000007
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'h4f67539e
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000008
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'hc4acae89
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h000009
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'ha0e6ca41
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000a
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000000b,	Data: 32'h70d5a9e1
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000b
C0 RX Success
C0 Data out =	32'hf934a000
N1 TX Success


-------------------------------------------------------------------------
TASK         35, Stream MEM Write
CPU sends 10 word streaming data to Layer 1's stream channel 0, only 5 words are available, TX should fail, and generates alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000c,	Data: 32'h98429430
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000d,	Data: 32'h6a6085d4
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000d
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000e,	Data: 32'h36df6d6d
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000e
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000f,	Data: 32'h45408d8a
Layer 1, RF Write, Addr: 8'hef,	Data: 24'h00000f
N1 RX Success
N1 RX Fail
C0 TX Fail
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000010,	Data: 32'hb23ff664
Layer 1, RF Write, Addr: 8'hee,	Data: 24'h20000f
N1 RX Success
C0 TX Success
C0 RX Success
C0 Data out =	32'hf9344000
N1 TX Success


-------------------------------------------------------------------------
TASK         36, Stream MEM Write
CPU sends 4 word streaming data to Layer 1's stream channel 1, generates double buffer alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'h8ee7921d
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'h96b57e2d
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'h9bc70437
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'h76fe61ed
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004
C0 RX Success
C0 Data out =	32'hf935a000
N1 TX Success


-------------------------------------------------------------------------
TASK         37, Stream MEM Write
CPU sends 4 word streaming data to Layer 1's stream channel 1, generates buffer full alert
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000068,	Data: 32'ha49e4c49
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000069,	Data: 32'h1922c932
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006a,	Data: 32'hd2df52a5
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000007
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000006b,	Data: 32'h61b4f1c3
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000
C0 RX Success
C0 Data out =	32'hf935c000
N1 TX Success


-------------------------------------------------------------------------
TASK         38, Stream MEM Write
CPU sends 8 word streaming data to Layer 1's stream channel 1, generates alert 0xe
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'h83b46807
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'h08038b10
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'h5d6533ba
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'h9120c222
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000068,	Data: 32'h08851311
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000069,	Data: 32'h84522408
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006a,	Data: 32'h8547f40a
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000007
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000006b,	Data: 32'h4c268598
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000
C0 RX Success
C0 Data out =	32'hf935e000
N1 TX Success


-------------------------------------------------------------------------
TASK         39, Stream MEM Write
CPU sends 16 word streaming data to Layer 1's stream channel 1, generates alert 0xf
-------------------------------------------------------------------------
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'hdb75aab6
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'hc6a6988d
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'hf78cdaef
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'hd89d8cb1
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000068,	Data: 32'h86b9000d
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000069,	Data: 32'h649f33c9
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006a,	Data: 32'h9510242a
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000007
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006b,	Data: 32'hfacbd8f5
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'h38924b71
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'hb1237e62
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'h873f700e
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'h9da6223b
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000068,	Data: 32'h9717962e
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000005
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000069,	Data: 32'hd653c8ac
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000006
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000006a,	Data: 32'h7e1abbfc
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000007
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000006b,	Data: 32'h712c6fe2
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000
C0 RX Success
C0 Data out =	32'hf935f000
N1 TX Success


-------------------------------------------------------------------------
TASK         40, RF Write
CPU configures Layer 1's stream channel 1, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hea,	Data: 24'hc00007
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hea,	Data: 24'hc00007
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         41, RF Write
Read layer 3's MEM and stream to layer 1's MEM, channel 1
-------------------------------------------------------------------------
N3 RX Success
N3 RX Success
C0 TX Success
Layer 3, MEM Read, Addr: 30'h00000000,	Data: 32'hab695e56
Layer 3, MEM Read, Addr: 30'h00000001,	Data: 32'h4be38197
N1 RX Success
Layer 3, MEM Read, Addr: 30'h00000002,	Data: 32'hd406d8a8
Layer 1, MEM Write, Addr: 30'h00000064,	Data: 32'hab695e56
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000001
N1 RX Success
Layer 3, MEM Read, Addr: 30'h00000003,	Data: 32'h409af381
Layer 1, MEM Write, Addr: 30'h00000065,	Data: 32'h4be38197
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000002
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000066,	Data: 32'hd406d8a8
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000003
N1 RX Success
N3 TX Success

Layer 1, MEM Write, Addr: 30'h00000067,	Data: 32'h409af381
Layer 1, RF Write, Addr: 8'heb,	Data: 24'h000004

-------------------------------------------------------------------------
TASK         42, Select sleep
Select sleep using long prefix, Sleep layer 1
-------------------------------------------------------------------------
C0 TX Success
N1 LC Sleep

-------------------------------------------------------------------------
TASK         43, MEM Write
CPU writes random data to Layer 1's MEM address 0xa
-------------------------------------------------------------------------
N1 LC Wakeup
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'h3910e972

-------------------------------------------------------------------------
TASK         44, Interrupt
Layer 1, Interrupt vector 0, Read layer 1's RF address 0, and write to layer 2's RF address 0
-------------------------------------------------------------------------
N2 RX Success
N1 TX Success

Layer 2, RF Write, Addr: 8'h00,	Data: 24'h60b1da

-------------------------------------------------------------------------
TASK         45, Interrupt
Layer 1, Interrupt vector 1, Bulk read layer 1's RF address 2-6, and write to layer 2's RF address 2
-------------------------------------------------------------------------
C0 RX Success
C0 Data out =	32'h027e075a
C0 RX Success
C0 Data out =	32'h03de0e53
C0 RX Success
C0 Data out =	32'h04b7633f
C0 RX Success
C0 Data out =	32'h05000000
C0 RX Success
C0 Data out =	32'h06000000
N1 TX Success


-------------------------------------------------------------------------
TASK         46, RF Write
CPU bulk writes random data to Layer 1 RF address 0-9
-------------------------------------------------------------------------
Write RF addr: 8'h00,	Data: 24'hf44fe9
Write RF addr: 8'h01,	Data: 24'h23dc74
Write RF addr: 8'h02,	Data: 24'ha8b645
N1 RX Success
Layer 1, RF Write, Addr: 8'h00,	Data: 24'hf44fe9
Write RF addr: 8'h03,	Data: 24'had6f93
N1 RX Success
Layer 1, RF Write, Addr: 8'h01,	Data: 24'h23dc74
Write RF addr: 8'h04,	Data: 24'h82e6c5
N1 RX Success
Layer 1, RF Write, Addr: 8'h02,	Data: 24'ha8b645
Write RF addr: 8'h05,	Data: 24'he921ab
N1 RX Success
Layer 1, RF Write, Addr: 8'h03,	Data: 24'had6f93
Write RF addr: 8'h06,	Data: 24'ha01999
N1 RX Success
Layer 1, RF Write, Addr: 8'h04,	Data: 24'h82e6c5
Write RF addr: 8'h07,	Data: 24'h67d15e
N1 RX Success
Layer 1, RF Write, Addr: 8'h05,	Data: 24'he921ab
Write RF addr: 8'h08,	Data: 24'h004b4e
N1 RX Success
Layer 1, RF Write, Addr: 8'h06,	Data: 24'ha01999
Write RF addr: 8'h09,	Data: 24'h298338
N1 RX Success
Layer 1, RF Write, Addr: 8'h07,	Data: 24'h67d15e
N1 RX Success
Layer 1, RF Write, Addr: 8'h08,	Data: 24'h004b4e
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'h09,	Data: 24'h298338

-------------------------------------------------------------------------
TASK         47, RF Write
CPU configures Layer 2's stream channel 0, register 0
-------------------------------------------------------------------------
Write RF addr: 8'hec,	Data: 24'h000190
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hec,	Data: 24'h000190

-------------------------------------------------------------------------
TASK         48, RF Write
CPU configures Layer 2's stream channel 0, register 1
-------------------------------------------------------------------------
Write RF addr: 8'hed,	Data: 24'hf90000
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hed,	Data: 24'hf90000

-------------------------------------------------------------------------
TASK         49, RF Write
CPU configures Layer 2's stream channel 0, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hee,	Data: 24'hc0000f
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hee,	Data: 24'hc0000f
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         50, RF Write
CPU configures Layer 2's stream channel 1, register 0
-------------------------------------------------------------------------
Write RF addr: 8'he8,	Data: 24'h0000c8
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'he8,	Data: 24'h0000c8

-------------------------------------------------------------------------
TASK         51, RF Write
CPU configures Layer 2's stream channel 1, register 1
-------------------------------------------------------------------------
Write RF addr: 8'he9,	Data: 24'hf90000
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'he9,	Data: 24'hf90000

-------------------------------------------------------------------------
TASK         52, RF Write
CPU configures Layer 2's stream channel 1, register 2, register 3 should be written by layer controller itself
-------------------------------------------------------------------------
Write RF addr: 8'hea,	Data: 24'he00004
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hea,	Data: 24'he00004
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000000

-------------------------------------------------------------------------
TASK         53, Interrupt
Layer 1, Interrupt vector 2, Bulk read layer 1's RF address 0-9, and stream to layer 2's MEM address 100
-------------------------------------------------------------------------
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000064,	Data: 32'h64f44fe9
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000001
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000065,	Data: 32'h6523dc74
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000002
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000066,	Data: 32'h66a8b645
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000003
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000067,	Data: 32'h67ad6f93
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000004
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000068,	Data: 32'h6882e6c5
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000005
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000069,	Data: 32'h69e921ab
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000006
N2 RX Success
Layer 2, MEM Write, Addr: 30'h0000006a,	Data: 32'h6aa01999
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000007
N2 RX Success
Layer 2, MEM Write, Addr: 30'h0000006b,	Data: 32'h6b67d15e
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000008
N2 RX Success
Layer 2, MEM Write, Addr: 30'h0000006c,	Data: 32'h6c004b4e
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h000009
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h0000006d,	Data: 32'h6d298338
Layer 2, RF Write, Addr: 8'hef,	Data: 24'h00000a

-------------------------------------------------------------------------
TASK         54, Interrupt
Layer 1, Interrupt vector 3, Write to layer 1's RF address 0
-------------------------------------------------------------------------
Layer 1, RF Write, Addr: 8'h00,	Data: 24'habcdef

-------------------------------------------------------------------------
TASK         55, Interrupt
Layer 1, Interrupt vector 4, Write to layer 1's RF address 1, and 3
-------------------------------------------------------------------------
Layer 1, RF Write, Addr: 8'h01,	Data: 24'h123456
Layer 1, RF Write, Addr: 8'h03,	Data: 24'h987654

-------------------------------------------------------------------------
TASK         56, Interrupt
Layer 1, Interrupt vector 5, Write to layer 1's RF address 2, 4, and 6
-------------------------------------------------------------------------
Layer 1, RF Write, Addr: 8'h02,	Data: 24'h123321
Layer 1, RF Write, Addr: 8'h04,	Data: 24'habccba
Layer 1, RF Write, Addr: 8'h06,	Data: 24'h090785

-------------------------------------------------------------------------
TASK         57, Interrupt
Layer 1, Interrupt vector 6, Read from layer 1's MEM address 0, and write to layer 2's MEM, address 0x1
-------------------------------------------------------------------------
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
N2 RX Success
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h00000001,	Data: 32'h6ffed5df

-------------------------------------------------------------------------
TASK         58, RF Write
CPU configures Layer 2 default sys register bulk mem message control, set to maximum length 16
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0000f
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hf2,	Data: 24'hc0000f

-------------------------------------------------------------------------
TASK         59, Select sleep
Select sleep using long prefix, Sleep layer 1
-------------------------------------------------------------------------
C0 TX Success
N1 LC Sleep

-------------------------------------------------------------------------
TASK         60, Interrupt
Layer 1, Interrupt vector 7, Bulk read from layer 1's MEM address 1-5, and write to layer 2's MEM, address 2-6
-------------------------------------------------------------------------
N1 LC Wakeup
C0 RX Fail
N0 RX Fail
N2 RX Fail
N3 RX Fail
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hd13ccea2
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000002,	Data: 32'h1320e526
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000003,	Data: 32'h8a9e1815
Layer 2, MEM Write, Addr: 30'h00000002,	Data: 32'hd13ccea2
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000004,	Data: 32'hc0e15e81
Layer 2, MEM Write, Addr: 30'h00000003,	Data: 32'h1320e526
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000005,	Data: 32'h19d3bd33
Layer 2, MEM Write, Addr: 30'h00000004,	Data: 32'h8a9e1815
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000005,	Data: 32'hc0e15e81
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h00000006,	Data: 32'h19d3bd33

-------------------------------------------------------------------------
TASK         61, Interrupt
Layer 2, Interrupt vector 8, Read from layer 2's MEM address 100, and write to layer 1's RF (ADDRESS is burried in MEM)
-------------------------------------------------------------------------
Layer 2, MEM Read, Addr: 30'h00000064,	Data: 32'h64f44fe9
N1 RX Success
N2 TX Success

Layer 1, RF Write, Addr: 8'h64,	Data: 24'hf44fe9

-------------------------------------------------------------------------
TASK         62, Interrupt
Layer 2, Interrupt vector 9, Read from layer 2's MEM address 101-104, and write to layer 1's RF (ADDRESS is burried in MEM)
-------------------------------------------------------------------------
Layer 2, MEM Read, Addr: 30'h00000065,	Data: 32'h6523dc74
Layer 2, MEM Read, Addr: 30'h00000066,	Data: 32'h66a8b645
N1 RX Success
Layer 2, MEM Read, Addr: 30'h00000067,	Data: 32'h67ad6f93
Layer 1, RF Write, Addr: 8'h65,	Data: 24'h23dc74
N1 RX Success
Layer 2, MEM Read, Addr: 30'h00000068,	Data: 32'h6882e6c5
Layer 1, RF Write, Addr: 8'h66,	Data: 24'ha8b645
N1 RX Success
Layer 1, RF Write, Addr: 8'h67,	Data: 24'had6f93
N1 RX Success
N2 TX Success

Layer 1, RF Write, Addr: 8'h68,	Data: 24'h82e6c5

-------------------------------------------------------------------------
TASK         63, Interrupt
Layer 1, Interrupt vector 10, Bulk read from layer 1's MEM address 0-9, stream to layer 2's MEM, alert should generate
-------------------------------------------------------------------------
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hd13ccea2
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000002,	Data: 32'h1320e526
Layer 2, MEM Write, Addr: 30'h00000032,	Data: 32'h6ffed5df
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000001
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000003,	Data: 32'h8a9e1815
Layer 2, MEM Write, Addr: 30'h00000033,	Data: 32'hd13ccea2
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000002
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000004,	Data: 32'hc0e15e81
Layer 2, MEM Write, Addr: 30'h00000034,	Data: 32'h1320e526
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000003
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000005,	Data: 32'h19d3bd33
Layer 2, MEM Write, Addr: 30'h00000035,	Data: 32'h8a9e1815
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000004
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000006,	Data: 32'h26bad94d
Layer 2, MEM Write, Addr: 30'h00000036,	Data: 32'hc0e15e81
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000000
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000007,	Data: 32'h7456b5e8
Layer 2, MEM Write, Addr: 30'h00000032,	Data: 32'h19d3bd33
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000001
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000008,	Data: 32'h4f67539e
Layer 2, MEM Write, Addr: 30'h00000033,	Data: 32'h26bad94d
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000002
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000009,	Data: 32'hc4acae89
Layer 2, MEM Write, Addr: 30'h00000034,	Data: 32'h7456b5e8
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000003
N2 RX Success
Layer 2, MEM Write, Addr: 30'h00000035,	Data: 32'h4f67539e
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000004
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h00000036,	Data: 32'hc4acae89
Layer 2, RF Write, Addr: 8'heb,	Data: 24'h000000
C0 RX Success
C0 Data out =	32'hf945f000
N2 TX Success


-------------------------------------------------------------------------
TASK         64, Sleep all
-------------------------------------------------------------------------
C0 TX Success
N0 LC Sleep
N1 LC Sleep
N2 LC Sleep
N3 LC Sleep
Processor Sleep

-------------------------------------------------------------------------
TASK         65, Interrupt
Layer 1, Interrupt vector 11, Wakeup only
-------------------------------------------------------------------------
N1 LC Wakeup
C0 RX Fail
N0 RX Fail
N2 RX Fail
N3 RX Fail

-------------------------------------------------------------------------
TASK         66, Master node and Processor wake up
-------------------------------------------------------------------------
Processor Wakeup
N1 RX Fail

-------------------------------------------------------------------------
TASK         67, Error command test
CPU sends a command with an unknown functional ID
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         68, Error command test
Bulk read Layer 1's MEM address 0-1, and read layer 3's RF
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
N3 LC Wakeup
N3 RX Success
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'hd13ccea2
N3 RX Success
N3 RX Fail
N1 TX Fail


-------------------------------------------------------------------------
TASK         69, Error command test
Read Layer 1's MEM address 0, and read layer 3's RF
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'h6ffed5df
N3 RX Success
N3 RX Success
N1 TX Success


-------------------------------------------------------------------------
TASK         70, RF Read
Read Layer 1's RF address 250-4, and send to processor, coverage test
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success
C0 RX Success
C0 Data out =	32'h0a000000
C0 RX Success
C0 Data out =	32'h0b000000
C0 RX Success
C0 Data out =	32'h0c000000
C0 RX Success
C0 Data out =	32'h0d000000
C0 RX Success
C0 Data out =	32'h0e000000
C0 RX Success
C0 Data out =	32'h0f000000
C0 RX Success
C0 Data out =	32'h10abcdef
C0 RX Success
C0 Data out =	32'h11123456
C0 RX Success
C0 Data out =	32'h12123321
C0 RX Success
C0 Data out =	32'h13987654
N1 TX Success


-------------------------------------------------------------------------
TASK         71, Error command test
Invalid MEM read command
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         72, Error command test
Invalid MEM read command
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
N1 RX Success
N1 RX Fail
C0 TX Fail

-------------------------------------------------------------------------
TASK         73, Error command test
Invalid MEM write command
-------------------------------------------------------------------------
N1 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         74, Stream
CPU sends 1 word streaming data to Layer 3's stream channel 0. (stream enable = 0, no MEM operation)
-------------------------------------------------------------------------
N3 RX Success
C0 TX Success

-------------------------------------------------------------------------
TASK         75, Interrupt
Layer 1, Interrupt vector 12, Invalid interrupt command
-------------------------------------------------------------------------

-------------------------------------------------------------------------
TASK         76, RF Write
CPU configures Layer 1 default sys register bulk mem message control, set to maximum length 64
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0003f
N1 RX Success
C0 TX Success
Layer 1, RF Write, Addr: 8'hf2,	Data: 24'hc0003f

-------------------------------------------------------------------------
TASK         77, RF Write
CPU configures Layer 2 default sys register bulk mem message control, set to maximum length 64
-------------------------------------------------------------------------
Write RF addr: 8'hf2,	Data: 24'hc0003f
N2 LC Wakeup
N2 RX Success
C0 TX Success
Layer 2, RF Write, Addr: 8'hf2,	Data: 24'hc0003f

-------------------------------------------------------------------------
TASK         78, MEM Write
CPU bulk writes random data to Layer 1's MEM address 0-63
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000000,	Data: 32'heb687ed6
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000001,	Data: 32'haa6d7054
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000002,	Data: 32'h7dd673fb
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000003,	Data: 32'h705833e0
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000004,	Data: 32'hb2b2b265
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000005,	Data: 32'h35a5f56b
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000006,	Data: 32'ha9f1f453
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000007,	Data: 32'h8056b400
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000008,	Data: 32'he99436d3
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000009,	Data: 32'hd66a76ac
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000a,	Data: 32'hf79978ef
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000b,	Data: 32'hbde1387b
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000c,	Data: 32'h5a01b9b4
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000d,	Data: 32'hbcbafa79
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000e,	Data: 32'h96ccfa2d
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000000f,	Data: 32'h58f7bbb1
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000010,	Data: 32'h33fb3d67
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000011,	Data: 32'h18977d31
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000012,	Data: 32'hb78c7e6f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000013,	Data: 32'h819a3e03
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000014,	Data: 32'ha780be4f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000015,	Data: 32'h1a000133
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000016,	Data: 32'h89d80013
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000017,	Data: 32'h67c8c1cf
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000018,	Data: 32'he49242c9
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000019,	Data: 32'hf0f482e1
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001a,	Data: 32'h3daf857b
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001b,	Data: 32'h3b834577
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001c,	Data: 32'h1b2fc536
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001d,	Data: 32'hcd75069a
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001e,	Data: 32'h03130706
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000001f,	Data: 32'h2cc9c759
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000020,	Data: 32'h7b5949f6
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000021,	Data: 32'hdf8188bf
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000022,	Data: 32'h0a028b14
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000023,	Data: 32'h6b9c4bd7
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000024,	Data: 32'h350ecb6a
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000025,	Data: 32'h571a0dae
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000026,	Data: 32'h827e0c04
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000027,	Data: 32'h27facd4f
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000028,	Data: 32'h78504ff0
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000029,	Data: 32'h643e8fc8
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002a,	Data: 32'h9c859039
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002b,	Data: 32'h91e55023
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002c,	Data: 32'h751dd1ea
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002d,	Data: 32'h36ef136d
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002e,	Data: 32'h88191210
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000002f,	Data: 32'hd95bd2b2
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000030,	Data: 32'h5b7755b6
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000031,	Data: 32'hff2b94fe
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000032,	Data: 32'h753897ea
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000033,	Data: 32'h2e5e575c
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000034,	Data: 32'h5b5cd7b6
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000035,	Data: 32'hecf418d9
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000036,	Data: 32'h93e41827
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000037,	Data: 32'hc0ecd881
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000038,	Data: 32'ha4ce5a49
N1 RX Success
Layer 1, MEM Write, Addr: 30'h00000039,	Data: 32'h30489b60
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003a,	Data: 32'h141b9d28
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003b,	Data: 32'hc1075c82
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003c,	Data: 32'h67cbddcf
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003d,	Data: 32'hf9291ef2
N1 RX Success
Layer 1, MEM Write, Addr: 30'h0000003e,	Data: 32'h25df1f4b
N1 RX Success
C0 TX Success
Layer 1, MEM Write, Addr: 30'h0000003f,	Data: 32'h5eaddfbd

-------------------------------------------------------------------------
TASK         79, MEM Read
Read Layer 1's MEM address 0, and write to layer 2's MEM, address 0x0
-------------------------------------------------------------------------
N1 RX Success
N1 RX Success
N1 RX Success
C0 TX Success
Layer 1, MEM Read, Addr: 30'h00000000,	Data: 32'heb687ed6
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000001,	Data: 32'haa6d7054
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000002,	Data: 32'h7dd673fb
Layer 2, MEM Write, Addr: 30'h00000000,	Data: 32'heb687ed6
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000003,	Data: 32'h705833e0
Layer 2, MEM Write, Addr: 30'h00000001,	Data: 32'haa6d7054
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000004,	Data: 32'hb2b2b265
Layer 2, MEM Write, Addr: 30'h00000002,	Data: 32'h7dd673fb
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000005,	Data: 32'h35a5f56b
Layer 2, MEM Write, Addr: 30'h00000003,	Data: 32'h705833e0
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000006,	Data: 32'ha9f1f453
Layer 2, MEM Write, Addr: 30'h00000004,	Data: 32'hb2b2b265
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000007,	Data: 32'h8056b400
Layer 2, MEM Write, Addr: 30'h00000005,	Data: 32'h35a5f56b
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000008,	Data: 32'he99436d3
Layer 2, MEM Write, Addr: 30'h00000006,	Data: 32'ha9f1f453
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000009,	Data: 32'hd66a76ac
Layer 2, MEM Write, Addr: 30'h00000007,	Data: 32'h8056b400
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000a,	Data: 32'hf79978ef
Layer 2, MEM Write, Addr: 30'h00000008,	Data: 32'he99436d3
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000b,	Data: 32'hbde1387b
Layer 2, MEM Write, Addr: 30'h00000009,	Data: 32'hd66a76ac
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000c,	Data: 32'h5a01b9b4
Layer 2, MEM Write, Addr: 30'h0000000a,	Data: 32'hf79978ef
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000d,	Data: 32'hbcbafa79
Layer 2, MEM Write, Addr: 30'h0000000b,	Data: 32'hbde1387b
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000e,	Data: 32'h96ccfa2d
Layer 2, MEM Write, Addr: 30'h0000000c,	Data: 32'h5a01b9b4
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000000f,	Data: 32'h58f7bbb1
Layer 2, MEM Write, Addr: 30'h0000000d,	Data: 32'hbcbafa79
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000010,	Data: 32'h33fb3d67
Layer 2, MEM Write, Addr: 30'h0000000e,	Data: 32'h96ccfa2d
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000011,	Data: 32'h18977d31
Layer 2, MEM Write, Addr: 30'h0000000f,	Data: 32'h58f7bbb1
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000012,	Data: 32'hb78c7e6f
Layer 2, MEM Write, Addr: 30'h00000010,	Data: 32'h33fb3d67
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000013,	Data: 32'h819a3e03
Layer 2, MEM Write, Addr: 30'h00000011,	Data: 32'h18977d31
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000014,	Data: 32'ha780be4f
Layer 2, MEM Write, Addr: 30'h00000012,	Data: 32'hb78c7e6f
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000015,	Data: 32'h1a000133
Layer 2, MEM Write, Addr: 30'h00000013,	Data: 32'h819a3e03
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000016,	Data: 32'h89d80013
Layer 2, MEM Write, Addr: 30'h00000014,	Data: 32'ha780be4f
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000017,	Data: 32'h67c8c1cf
Layer 2, MEM Write, Addr: 30'h00000015,	Data: 32'h1a000133
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000018,	Data: 32'he49242c9
Layer 2, MEM Write, Addr: 30'h00000016,	Data: 32'h89d80013
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000019,	Data: 32'hf0f482e1
Layer 2, MEM Write, Addr: 30'h00000017,	Data: 32'h67c8c1cf
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001a,	Data: 32'h3daf857b
Layer 2, MEM Write, Addr: 30'h00000018,	Data: 32'he49242c9
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001b,	Data: 32'h3b834577
Layer 2, MEM Write, Addr: 30'h00000019,	Data: 32'hf0f482e1
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001c,	Data: 32'h1b2fc536
Layer 2, MEM Write, Addr: 30'h0000001a,	Data: 32'h3daf857b
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001d,	Data: 32'hcd75069a
Layer 2, MEM Write, Addr: 30'h0000001b,	Data: 32'h3b834577
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001e,	Data: 32'h03130706
Layer 2, MEM Write, Addr: 30'h0000001c,	Data: 32'h1b2fc536
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000001f,	Data: 32'h2cc9c759
Layer 2, MEM Write, Addr: 30'h0000001d,	Data: 32'hcd75069a
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000020,	Data: 32'h7b5949f6
Layer 2, MEM Write, Addr: 30'h0000001e,	Data: 32'h03130706
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000021,	Data: 32'hdf8188bf
Layer 2, MEM Write, Addr: 30'h0000001f,	Data: 32'h2cc9c759
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000022,	Data: 32'h0a028b14
Layer 2, MEM Write, Addr: 30'h00000020,	Data: 32'h7b5949f6
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000023,	Data: 32'h6b9c4bd7
Layer 2, MEM Write, Addr: 30'h00000021,	Data: 32'hdf8188bf
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000024,	Data: 32'h350ecb6a
Layer 2, MEM Write, Addr: 30'h00000022,	Data: 32'h0a028b14
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000025,	Data: 32'h571a0dae
Layer 2, MEM Write, Addr: 30'h00000023,	Data: 32'h6b9c4bd7
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000026,	Data: 32'h827e0c04
Layer 2, MEM Write, Addr: 30'h00000024,	Data: 32'h350ecb6a
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000027,	Data: 32'h27facd4f
Layer 2, MEM Write, Addr: 30'h00000025,	Data: 32'h571a0dae
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000028,	Data: 32'h78504ff0
Layer 2, MEM Write, Addr: 30'h00000026,	Data: 32'h827e0c04
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000029,	Data: 32'h643e8fc8
Layer 2, MEM Write, Addr: 30'h00000027,	Data: 32'h27facd4f
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002a,	Data: 32'h9c859039
Layer 2, MEM Write, Addr: 30'h00000028,	Data: 32'h78504ff0
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002b,	Data: 32'h91e55023
Layer 2, MEM Write, Addr: 30'h00000029,	Data: 32'h643e8fc8
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002c,	Data: 32'h751dd1ea
Layer 2, MEM Write, Addr: 30'h0000002a,	Data: 32'h9c859039
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002d,	Data: 32'h36ef136d
Layer 2, MEM Write, Addr: 30'h0000002b,	Data: 32'h91e55023
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002e,	Data: 32'h88191210
Layer 2, MEM Write, Addr: 30'h0000002c,	Data: 32'h751dd1ea
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000002f,	Data: 32'hd95bd2b2
Layer 2, MEM Write, Addr: 30'h0000002d,	Data: 32'h36ef136d
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000030,	Data: 32'h5b7755b6
Layer 2, MEM Write, Addr: 30'h0000002e,	Data: 32'h88191210
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000031,	Data: 32'hff2b94fe
Layer 2, MEM Write, Addr: 30'h0000002f,	Data: 32'hd95bd2b2
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000032,	Data: 32'h753897ea
Layer 2, MEM Write, Addr: 30'h00000030,	Data: 32'h5b7755b6
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000033,	Data: 32'h2e5e575c
Layer 2, MEM Write, Addr: 30'h00000031,	Data: 32'hff2b94fe
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000034,	Data: 32'h5b5cd7b6
Layer 2, MEM Write, Addr: 30'h00000032,	Data: 32'h753897ea
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000035,	Data: 32'hecf418d9
Layer 2, MEM Write, Addr: 30'h00000033,	Data: 32'h2e5e575c
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000036,	Data: 32'h93e41827
Layer 2, MEM Write, Addr: 30'h00000034,	Data: 32'h5b5cd7b6
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000037,	Data: 32'hc0ecd881
Layer 2, MEM Write, Addr: 30'h00000035,	Data: 32'hecf418d9
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000038,	Data: 32'ha4ce5a49
Layer 2, MEM Write, Addr: 30'h00000036,	Data: 32'h93e41827
N2 RX Success
Layer 1, MEM Read, Addr: 30'h00000039,	Data: 32'h30489b60
Layer 2, MEM Write, Addr: 30'h00000037,	Data: 32'hc0ecd881
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003a,	Data: 32'h141b9d28
Layer 2, MEM Write, Addr: 30'h00000038,	Data: 32'ha4ce5a49
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003b,	Data: 32'hc1075c82
Layer 2, MEM Write, Addr: 30'h00000039,	Data: 32'h30489b60
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003c,	Data: 32'h67cbddcf
Layer 2, MEM Write, Addr: 30'h0000003a,	Data: 32'h141b9d28
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003d,	Data: 32'hf9291ef2
Layer 2, MEM Write, Addr: 30'h0000003b,	Data: 32'hc1075c82
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003e,	Data: 32'h25df1f4b
Layer 2, MEM Write, Addr: 30'h0000003c,	Data: 32'h67cbddcf
N2 RX Success
Layer 1, MEM Read, Addr: 30'h0000003f,	Data: 32'h5eaddfbd
Layer 2, MEM Write, Addr: 30'h0000003d,	Data: 32'hf9291ef2
N2 RX Success
Layer 2, MEM Write, Addr: 30'h0000003e,	Data: 32'h25df1f4b
N2 RX Success
N1 TX Success

Layer 2, MEM Write, Addr: 30'h0000003f,	Data: 32'h5eaddfbd
