-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/scan_controller/scan_controller.v
-v $(USER_PROJECT_VERILOG)/rtl/scanchain/scanchain.v
-v $(USER_PROJECT_VERILOG)/rtl/cells.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_361728533238569985.v
-v $(USER_PROJECT_VERILOG)/rtl/001_morningjava_top.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_357752736742764545.v
-v $(USER_PROJECT_VERILOG)/rtl/003_meiniki_pi.v
-v $(USER_PROJECT_VERILOG)/rtl/004_wormy_top.v
-v $(USER_PROJECT_VERILOG)/rtl/005_knight_rider_KolosKoblasz.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_358970514554149889.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_357897381919942657.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_357106633951414273.v
-v $(USER_PROJECT_VERILOG)/rtl/009_hovalaag_tiny_tapeout.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_359353377078748161.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_359357227471086593.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_359360834113498113.v
-v $(USER_PROJECT_VERILOG)/rtl/013_lfsr.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_359372419264319489.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_359387860730498049.v
-v $(USER_PROJECT_VERILOG)/rtl/016_player.v
-v $(USER_PROJECT_VERILOG)/rtl/017_fpga.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_354091612057990145.v
-v $(USER_PROJECT_VERILOG)/rtl/019_cpu.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_360014965627378689.v
-v $(USER_PROJECT_VERILOG)/rtl/021_dot_operator.v
-v $(USER_PROJECT_VERILOG)/rtl/022_rv_block1.v
-v $(USER_PROJECT_VERILOG)/rtl/023_rv_block2.v
-v $(USER_PROJECT_VERILOG)/rtl/024_rv_block3.v
-v $(USER_PROJECT_VERILOG)/rtl/025_rv_block4.v
-v $(USER_PROJECT_VERILOG)/rtl/026_PrimeDetector.v
-v $(USER_PROJECT_VERILOG)/rtl/027_lukevassallo_xor_cipher.v
-v $(USER_PROJECT_VERILOG)/rtl/028_top_tto.v
-v $(USER_PROJECT_VERILOG)/rtl/029_fifo_top.v
-v $(USER_PROJECT_VERILOG)/rtl/030_ezm_cpu.v
-v $(USER_PROJECT_VERILOG)/rtl/031_yubex_tiny_logic_analyzer.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_360745091952588801.v
-v $(USER_PROJECT_VERILOG)/rtl/033_bat52_pwm_ddpm_top.v
-v $(USER_PROJECT_VERILOG)/rtl/034_granth_crc_decelerator.v
-v $(USER_PROJECT_VERILOG)/rtl/035_clock.v
-v $(USER_PROJECT_VERILOG)/rtl/user_module_361684719151591425.v
