INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:22]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_addr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_data_wr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_data_rd' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_wr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_rd' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_1' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_2' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_3' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ie' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'te' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_0_N' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_1_N' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/data_memory.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_wr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/instruction_memory.sv:18]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_rd' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/instruction_memory.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kent_0
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:18]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_1' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_2' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_3' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:38]
INFO: [VRFC 10-2458] undeclared symbol enter_intr, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:82]
INFO: [VRFC 10-2458] undeclared symbol intr_addr, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:83]
INFO: [VRFC 10-2458] undeclared symbol timer_1_N, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rom_addr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction_memory_addr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction_memory_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rst' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_0_rst' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_1_rst' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'is' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'enter_intr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'intr_addr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:69]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:92]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kent_0_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol ext_rst, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol port_0, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol port_1, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol port_2, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:20]
INFO: [VRFC 10-2458] undeclared symbol port_3, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:21]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:27]
WARNING: [VRFC 10-2938] 'ext_rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:28]
WARNING: [VRFC 10-2938] 'port_0' is already implicitly declared on line 18 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:29]
WARNING: [VRFC 10-2938] 'port_1' is already implicitly declared on line 19 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:30]
WARNING: [VRFC 10-2938] 'port_2' is already implicitly declared on line 20 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:31]
WARNING: [VRFC 10-2938] 'port_3' is already implicitly declared on line 21 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:32]
