module Cpu where

import Clash.Prelude

-- Non pipelined CPU design based on: https://github.com/Bipinoli/VeriRISCy
import Instruction
import Execute











-- decode :: Word -> Memory ->     
-- decode ip memory = 

