/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2020-2022 MaxLinear, Inc.
 * Copyright (C) 2016-2020 Intel Corporation
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2, as published
 * by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. 
 * See the GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, see <http://www.gnu.org/licenses/>.
 */

//-----------------------------------------------------------------------------
// LSD Generator
//-----------------------------------------------------------------------------
// Perl Package        : LSD::generator::targetC (v1.1)
// LSD Source          : /home/l1502/lgm_chip/v_leichuan.priv.v-dfv.lgm_chip.leichuan/ipg_lsd/lsd_sys/source/xml/reg_files/CBM_DQM.xml
// Register File Name  : CQEM_DEQ
// Register File Title : CPU/PON/DC De-queue/Buffer Return & Config Ports Register Description
// Register Width      : 32
// Note                : Doxygen compliant comments
//-----------------------------------------------------------------------------

#ifndef _CQEM_DEQ_H
#define _CQEM_DEQ_H

//! \defgroup CQEM_DEQ Register File CQEM_DEQ - CPU/PON/DC De-queue/Buffer Return & Config Ports Register Description
//! @{

//! Base Address of CQM_DEQ
#define CQM_DEQ_MODULE_BASE 0xE66C0000u
//! Base Address of CQM_DEQ
#define CQM_DEQ_MODULE_BASE 0xE66C0000u

//! \defgroup CBM_DQM_CTRL Register CBM_DQM_CTRL - CBM Dequeue Manager Control Register
//! @{

//! Register Offset (relative)
#define CBM_DQM_CTRL 0x0
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CBM_DQM_CTRL 0xE66C0000u

//! Register Reset Value
#define CBM_DQM_CTRL_RST 0x00000000u

//! Field DQM_EN - Enable Dequeue Manager Core State Machine
#define CBM_DQM_CTRL_DQM_EN_POS 0
//! Field DQM_EN - Enable Dequeue Manager Core State Machine
#define CBM_DQM_CTRL_DQM_EN_MASK 0x1u
//! Field DEQ_DLY_FEN - Enable C Step Dequeue Delay Feature
#define CBM_DQM_CTRL_DEQ_DLY_FEN_POS 30
//! Field DEQ_DLY_FEN - Enable C Step Dequeue Delay Feature
#define CBM_DQM_CTRL_DEQ_DLY_FEN_MASK 0x40000000u
//! Field TXIN_FEN - Enable C Step TXIN Enhancement Feature
#define CBM_DQM_CTRL_TXIN_FEN_POS 31
//! Field TXIN_FEN - Enable C Step TXIN Enhancement Feature
#define CBM_DQM_CTRL_TXIN_FEN_MASK 0x80000000u
//! Constant DIS - DIS
#define CONST_CBM_DQM_CTRL_DQM_EN_DIS 0x0
//! Constant EN - EN
#define CONST_CBM_DQM_CTRL_DQM_EN_EN 0x1

//! Field DQM_FRZ - Freeze Dequeue Manager Core State Machine
#define CBM_DQM_CTRL_DQM_FRZ_POS 1
//! Field DQM_FRZ - Freeze Dequeue Manager Core State Machine
#define CBM_DQM_CTRL_DQM_FRZ_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CBM_DQM_CTRL_DQM_FRZ_DIS 0x0
//! Constant EN - EN
#define CONST_CBM_DQM_CTRL_DQM_FRZ_EN 0x1

//! Field DQM_ACT - Dequeue Manager Activity Status
#define CBM_DQM_CTRL_DQM_ACT_POS 2
//! Field DQM_ACT - Dequeue Manager Activity Status
#define CBM_DQM_CTRL_DQM_ACT_MASK 0x4u
//! Constant INACTIVE - Inactive
#define CONST_CBM_DQM_CTRL_DQM_ACT_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_CBM_DQM_CTRL_DQM_ACT_ACTIVE 0x1

//! @}

//! \defgroup DBG_DQM_0 Register DBG_DQM_0 - Hardware Debug Register
//! @{

//! Register Offset (relative)
#define DBG_DQM_0 0x10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DBG_DQM_0 0xE66C0010u

//! Register Reset Value
#define DBG_DQM_0_RST 0x00000000u

//! Field DBG - Debug
#define DBG_DQM_0_DBG_POS 0
//! Field DBG - Debug
#define DBG_DQM_0_DBG_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DBG_DQM_1 Register DBG_DQM_1 - Hardware Debug Register
//! @{

//! Register Offset (relative)
#define DBG_DQM_1 0x14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DBG_DQM_1 0xE66C0014u

//! Register Reset Value
#define DBG_DQM_1_RST 0x00000000u

//! Field DBG - Debug
#define DBG_DQM_1_DBG_POS 0
//! Field DBG - Debug
#define DBG_DQM_1_DBG_MASK 0xFFFFFFFFu

//! @}

//! \defgroup TEST_DQM_0 Register TEST_DQM_0 - Hardware Test Register
//! @{

//! Register Offset (relative)
#define TEST_DQM_0 0x20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_TEST_DQM_0 0xE66C0020u

//! Register Reset Value
#define TEST_DQM_0_RST 0x00000000u

//! Field TEST - Test
#define TEST_DQM_0_TEST_POS 0
//! Field TEST - Test
#define TEST_DQM_0_TEST_MASK 0xFFFFFFFFu

//! @}

//! \defgroup TEST_DQM_1 Register TEST_DQM_1 - Hardware Test Register
//! @{

//! Register Offset (relative)
#define TEST_DQM_1 0x24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_TEST_DQM_1 0xE66C0024u

//! Register Reset Value
#define TEST_DQM_1_RST 0x00000000u

//! Field TEST - Test
#define TEST_DQM_1_TEST_POS 0
//! Field TEST - Test
#define TEST_DQM_1_TEST_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_0 Register DEQ_DLY_CNT_DCP_0 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_0 0x40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_0 0xE66C0040u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_0_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_0_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_0_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_0_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_0_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_0_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_0_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_0_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_0_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_0_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_0_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_0_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_0_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_0_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_0_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_0_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_0_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_0_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_0_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_0_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_0_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_0_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_1 Register DEQ_DLY_CNT_DCP_1 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_1 0x44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_1 0xE66C0044u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_1_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_1_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_1_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_1_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_1_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_1_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_1_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_1_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_1_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_1_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_1_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_1_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_1_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_1_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_1_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_1_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_1_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_1_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_1_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_1_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_1_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_1_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_2 Register DEQ_DLY_CNT_DCP_2 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_2 0x48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_2 0xE66C0048u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_2_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_2_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_2_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_2_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_2_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_2_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_2_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_2_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_2_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_2_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_2_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_2_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_2_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_2_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_2_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_2_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_2_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_2_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_2_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_2_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_2_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_2_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_3 Register DEQ_DLY_CNT_DCP_3 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_3 0x4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_3 0xE66C004Cu

//! Field COUNT
#define DEQ_DLY_CNT_DCP_3_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_3_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_3_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_3_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_3_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_3_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_3_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_3_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_3_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_3_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_3_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_3_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_3_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_3_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_3_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_3_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_3_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_3_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_3_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_3_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_3_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_3_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_4 Register DEQ_DLY_CNT_DCP_4 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_4 0x50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_4 0xE66C0050u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_4_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_4_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_4_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_4_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_4_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_4_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_4_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_4_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_4_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_4_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_4_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_4_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_4_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_4_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_4_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_4_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_4_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_4_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_4_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_4_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_4_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_4_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_5 Register DEQ_DLY_CNT_DCP_5 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_5 0x54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_5 0xE66C0054u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_5_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_5_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_5_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_5_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_5_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_5_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_5_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_5_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_5_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_5_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_5_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_5_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_5_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_5_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_5_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_5_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_5_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_5_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_5_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_5_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_5_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_5_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_6 Register DEQ_DLY_CNT_DCP_6 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_6 0x58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_6 0xE66C0058u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_6_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_6_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_6_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_6_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_6_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_6_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_6_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_6_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_6_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_6_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_6_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_6_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_6_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_6_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_6_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_6_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_6_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_6_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_6_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_6_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_6_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_6_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_7 Register DEQ_DLY_CNT_DCP_7 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_7 0x5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_7 0xE66C005Cu

//! Field COUNT
#define DEQ_DLY_CNT_DCP_7_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_7_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_7_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_7_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_7_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_7_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_7_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_7_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_7_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_7_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_7_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_7_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_7_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_7_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_7_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_7_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_7_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_7_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_7_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_7_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_7_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_7_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_8 Register DEQ_DLY_CNT_DCP_8 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_8 0x60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_8 0xE66C0060u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_8_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_8_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_8_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_8_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_8_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_8_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_8_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_8_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_8_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_8_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_8_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_8_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_8_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_8_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_8_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_8_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_8_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_8_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_8_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_8_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_8_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_8_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_9 Register DEQ_DLY_CNT_DCP_9 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_9 0x64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_9 0xE66C0064u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_9_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_9_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_9_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_9_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_9_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_9_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_9_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_9_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_9_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_9_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_9_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_9_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_9_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_9_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_9_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_9_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_9_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_9_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_9_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_9_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_9_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_9_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_10 Register DEQ_DLY_CNT_DCP_10 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_10 0x68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_10 0xE66C0068u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_10_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_10_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_10_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_10_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_10_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_10_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_10_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_10_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_10_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_10_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_10_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_10_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_10_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_10_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_10_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_10_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_10_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_10_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_10_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_10_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_10_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_10_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_11 Register DEQ_DLY_CNT_DCP_11 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_11 0x6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_11 0xE66C006Cu

//! Field COUNT
#define DEQ_DLY_CNT_DCP_11_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_11_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_11_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_11_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_11_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_11_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_11_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_11_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_11_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_11_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_11_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_11_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_11_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_11_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_11_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_11_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_11_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_11_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_11_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_11_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_11_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_11_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_12 Register DEQ_DLY_CNT_DCP_12 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_12 0x70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_12 0xE66C0070u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_12_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_12_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_12_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_12_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_12_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_12_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_12_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_12_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_12_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_12_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_12_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_12_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_12_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_12_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_12_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_12_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_12_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_12_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_12_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_12_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_12_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_12_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_13 Register DEQ_DLY_CNT_DCP_13 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_13 0x74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_13 0xE66C0074u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_13_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_13_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_13_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_13_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_13_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_13_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_13_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_13_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_13_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_13_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_13_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_13_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_13_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_13_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_13_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_13_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_13_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_13_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_13_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_13_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_13_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_13_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_14 Register DEQ_DLY_CNT_DCP_14 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_14 0x78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_14 0xE66C0078u

//! Field COUNT
#define DEQ_DLY_CNT_DCP_14_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_14_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_14_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_14_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_14_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_14_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_14_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_14_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_14_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_14_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_14_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_14_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_14_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_14_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_14_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_14_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_14_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_14_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_14_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_14_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_14_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_14_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup DEQ_DLY_CNT_DCP_15 Register DEQ_DLY_CNT_DCP_15 - Delay counter for DC DEQ Port
//! @{

//! Register Offset (relative)
#define DEQ_DLY_CNT_DCP_15 0x7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DLY_CNT_DCP_15 0xE66C007Cu

//! Field COUNT
#define DEQ_DLY_CNT_DCP_15_COUNT_POS 0
#define DEQ_DLY_CNT_DCP_15_COUNT_MASK 0x000003FFu
//! Field STEP128
#define DEQ_DLY_CNT_DCP_15_STEP128_POS 20
#define DEQ_DLY_CNT_DCP_15_STEP128_MASK 0x00100000u
//! Field STEP64
#define DEQ_DLY_CNT_DCP_15_STEP64_POS 21
#define DEQ_DLY_CNT_DCP_15_STEP64_MASK 0x00200000u
//! Field STEP32
#define DEQ_DLY_CNT_DCP_15_STEP32_POS 22
#define DEQ_DLY_CNT_DCP_15_STEP32_MASK 0x00400000u
//! Field STEP16
#define DEQ_DLY_CNT_DCP_15_STEP16_POS 23
#define DEQ_DLY_CNT_DCP_15_STEP16_MASK 0x00800000u
//! Field STEP8
#define DEQ_DLY_CNT_DCP_15_STEP8_POS 24
#define DEQ_DLY_CNT_DCP_15_STEP8_MASK 0x01000000u
//! Field STEP4
#define DEQ_DLY_CNT_DCP_15_STEP4_POS 25
#define DEQ_DLY_CNT_DCP_15_STEP4_MASK 0x02000000u
//! Field STEP2
#define DEQ_DLY_CNT_DCP_15_STEP2_POS 26
#define DEQ_DLY_CNT_DCP_15_STEP2_MASK 0x04000000u
//! Field STEP1
#define DEQ_DLY_CNT_DCP_15_STEP1_POS 27
#define DEQ_DLY_CNT_DCP_15_STEP1_MASK 0x08000000u
//! Field OVFLOW
#define DEQ_DLY_CNT_DCP_15_OVFLOW_POS 30
#define DEQ_DLY_CNT_DCP_15_OVFLOW_MASK 0x40000000u
//! Field DEQ_DLY_EN
#define DEQ_DLY_CNT_DCP_15_DEQ_DLY_EN_POS 31
#define DEQ_DLY_CNT_DCP_15_DEQ_DLY_EN_MASK 0x80000000u

//! @}

//! \defgroup CFG_CPU_EGP_0 Register CFG_CPU_EGP_0 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_0 0x10000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_0 0xE66D0000u

//! Register Reset Value
#define CFG_CPU_EGP_0_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_0_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_0_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_0_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_0_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_0_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_0_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_0_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_0_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_0_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_0_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_0_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_0_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_0_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_0_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_0_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_0_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_0_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_0_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_0_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_0_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_0_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_0_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_0_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_0_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_0 Register DQPC_CPU_EGP_0 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_0 0x10004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_0 0xE66D0004u

//! Register Reset Value
#define DQPC_CPU_EGP_0_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_0_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_0_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_0 Register IRNCR_CPU_EGP_0 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_0 0x10020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_0 0xE66D0020u

//! Register Reset Value
#define IRNCR_CPU_EGP_0_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_0_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_0_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_0_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_0_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_0_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_0_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_0_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_0_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_0 Register IRNICR_CPU_EGP_0 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_0 0x10024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_0 0xE66D0024u

//! Register Reset Value
#define IRNICR_CPU_EGP_0_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_0_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_0_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_0_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_0_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_0 Register IRNEN_CPU_EGP_0 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_0 0x10028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_0 0xE66D0028u

//! Register Reset Value
#define IRNEN_CPU_EGP_0_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_0_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_0_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_0_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_0_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_0_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_0_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_0_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_0_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_0 Register DPTR_CPU_EGP_0 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_0 0x10030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_0 0xE66D0030u

//! Register Reset Value
#define DPTR_CPU_EGP_0_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_0_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_0_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_0_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_0_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_0 Register BPRC_CPU_EGP_0 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_0 0x10034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_0 0xE66D0034u

//! Register Reset Value
#define BPRC_CPU_EGP_0_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_0_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_0_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_0 Register PTR_RTN_CPU_DW2_EGP_0 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_0 0x10100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_0 0xE66D0100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_0_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_0_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_0_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_0 Register PTR_RTN_CPU_DW3_EGP_0 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_0 0x10104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_0 0xE66D0104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_0_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_0_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_0_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_0_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_0_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_0_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_0_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_0 Register DESC0_0_CPU_EGP_0 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_0 0x10200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_0 0xE66D0200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_0_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_0_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_0_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_0 Register DESC1_0_CPU_EGP_0 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_0 0x10204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_0 0xE66D0204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_0_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_0_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_0_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_0 Register DESC2_0_CPU_EGP_0 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_0 0x10208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_0 0xE66D0208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_0_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_0_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_0_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_0 Register DESC3_0_CPU_EGP_0 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_0 0x1020C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_0 0xE66D020Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_0_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_0_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_0_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_0 Register DESC0_1_CPU_EGP_0 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_0 0x10210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_0 0xE66D0210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_0_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_0_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_0_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_0 Register DESC1_1_CPU_EGP_0 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_0 0x10214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_0 0xE66D0214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_0_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_0_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_0_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_0 Register DESC2_1_CPU_EGP_0 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_0 0x10218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_0 0xE66D0218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_0_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_0_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_0_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_0 Register DESC3_1_CPU_EGP_0 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_0 0x1021C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_0 0xE66D021Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_0_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_0_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_0_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_1 Register CFG_CPU_EGP_1 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_1 0x11000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_1 0xE66D1000u

//! Register Reset Value
#define CFG_CPU_EGP_1_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_1_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_1_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_1_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_1_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_1_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_1_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_1_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_1_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_1_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_1_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_1_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_1_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_1_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_1_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_1_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_1_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_1_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_1_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_1_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_1_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_1_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_1_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_1_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_1_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_1 Register DQPC_CPU_EGP_1 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_1 0x11004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_1 0xE66D1004u

//! Register Reset Value
#define DQPC_CPU_EGP_1_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_1_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_1_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_1 Register IRNCR_CPU_EGP_1 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_1 0x11020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_1 0xE66D1020u

//! Register Reset Value
#define IRNCR_CPU_EGP_1_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_1_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_1_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_1_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_1_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_1_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_1_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_1_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_1_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_1 Register IRNICR_CPU_EGP_1 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_1 0x11024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_1 0xE66D1024u

//! Register Reset Value
#define IRNICR_CPU_EGP_1_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_1_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_1_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_1_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_1_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_1 Register IRNEN_CPU_EGP_1 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_1 0x11028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_1 0xE66D1028u

//! Register Reset Value
#define IRNEN_CPU_EGP_1_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_1_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_1_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_1_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_1_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_1_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_1_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_1_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_1_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_1 Register DPTR_CPU_EGP_1 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_1 0x11030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_1 0xE66D1030u

//! Register Reset Value
#define DPTR_CPU_EGP_1_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_1_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_1_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_1_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_1_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_1 Register BPRC_CPU_EGP_1 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_1 0x11034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_1 0xE66D1034u

//! Register Reset Value
#define BPRC_CPU_EGP_1_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_1_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_1_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_1 Register PTR_RTN_CPU_DW2_EGP_1 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_1 0x11100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_1 0xE66D1100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_1_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_1_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_1_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_1 Register PTR_RTN_CPU_DW3_EGP_1 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_1 0x11104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_1 0xE66D1104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_1_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_1_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_1_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_1_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_1_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_1_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_1_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_1 Register DESC0_0_CPU_EGP_1 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_1 0x11200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_1 0xE66D1200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_1_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_1_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_1_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_1 Register DESC1_0_CPU_EGP_1 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_1 0x11204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_1 0xE66D1204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_1_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_1_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_1_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_1 Register DESC2_0_CPU_EGP_1 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_1 0x11208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_1 0xE66D1208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_1_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_1_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_1_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_1 Register DESC3_0_CPU_EGP_1 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_1 0x1120C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_1 0xE66D120Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_1_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_1_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_1_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_1 Register DESC0_1_CPU_EGP_1 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_1 0x11210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_1 0xE66D1210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_1_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_1_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_1_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_1 Register DESC1_1_CPU_EGP_1 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_1 0x11214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_1 0xE66D1214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_1_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_1_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_1_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_1 Register DESC2_1_CPU_EGP_1 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_1 0x11218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_1 0xE66D1218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_1_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_1_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_1_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_1 Register DESC3_1_CPU_EGP_1 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_1 0x1121C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_1 0xE66D121Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_1_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_1_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_1_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_2 Register CFG_CPU_EGP_2 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_2 0x12000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_2 0xE66D2000u

//! Register Reset Value
#define CFG_CPU_EGP_2_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_2_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_2_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_2_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_2_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_2_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_2_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_2_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_2_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_2_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_2_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_2_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_2_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_2_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_2_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_2_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_2_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_2_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_2_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_2_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_2_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_2_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_2_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_2_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_2_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_2 Register DQPC_CPU_EGP_2 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_2 0x12004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_2 0xE66D2004u

//! Register Reset Value
#define DQPC_CPU_EGP_2_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_2_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_2_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_2 Register IRNCR_CPU_EGP_2 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_2 0x12020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_2 0xE66D2020u

//! Register Reset Value
#define IRNCR_CPU_EGP_2_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_2_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_2_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_2_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_2_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_2_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_2_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_2_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_2_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_2 Register IRNICR_CPU_EGP_2 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_2 0x12024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_2 0xE66D2024u

//! Register Reset Value
#define IRNICR_CPU_EGP_2_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_2_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_2_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_2_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_2_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_2 Register IRNEN_CPU_EGP_2 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_2 0x12028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_2 0xE66D2028u

//! Register Reset Value
#define IRNEN_CPU_EGP_2_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_2_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_2_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_2_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_2_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_2_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_2_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_2_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_2_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_2 Register DPTR_CPU_EGP_2 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_2 0x12030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_2 0xE66D2030u

//! Register Reset Value
#define DPTR_CPU_EGP_2_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_2_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_2_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_2_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_2_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_2 Register BPRC_CPU_EGP_2 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_2 0x12034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_2 0xE66D2034u

//! Register Reset Value
#define BPRC_CPU_EGP_2_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_2_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_2_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_2 Register PTR_RTN_CPU_DW2_EGP_2 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_2 0x12100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_2 0xE66D2100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_2_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_2_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_2_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_2 Register PTR_RTN_CPU_DW3_EGP_2 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_2 0x12104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_2 0xE66D2104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_2_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_2_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_2_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_2_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_2_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_2_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_2_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_2 Register DESC0_0_CPU_EGP_2 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_2 0x12200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_2 0xE66D2200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_2_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_2_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_2_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_2 Register DESC1_0_CPU_EGP_2 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_2 0x12204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_2 0xE66D2204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_2_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_2_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_2_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_2 Register DESC2_0_CPU_EGP_2 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_2 0x12208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_2 0xE66D2208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_2_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_2_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_2_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_2 Register DESC3_0_CPU_EGP_2 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_2 0x1220C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_2 0xE66D220Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_2_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_2_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_2_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_2 Register DESC0_1_CPU_EGP_2 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_2 0x12210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_2 0xE66D2210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_2_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_2_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_2_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_2 Register DESC1_1_CPU_EGP_2 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_2 0x12214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_2 0xE66D2214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_2_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_2_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_2_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_2 Register DESC2_1_CPU_EGP_2 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_2 0x12218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_2 0xE66D2218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_2_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_2_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_2_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_2 Register DESC3_1_CPU_EGP_2 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_2 0x1221C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_2 0xE66D221Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_2_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_2_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_2_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_3 Register CFG_CPU_EGP_3 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_3 0x13000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_3 0xE66D3000u

//! Register Reset Value
#define CFG_CPU_EGP_3_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_3_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_3_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_3_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_3_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_3_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_3_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_3_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_3_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_3_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_3_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_3_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_3_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_3_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_3_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_3_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_3_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_3_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_3_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_3_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_3_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_3_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_3_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_3_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_3_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_3 Register DQPC_CPU_EGP_3 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_3 0x13004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_3 0xE66D3004u

//! Register Reset Value
#define DQPC_CPU_EGP_3_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_3_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_3_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_3 Register IRNCR_CPU_EGP_3 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_3 0x13020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_3 0xE66D3020u

//! Register Reset Value
#define IRNCR_CPU_EGP_3_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_3_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_3_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_3_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_3_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_3_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_3_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_3_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_3_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_3 Register IRNICR_CPU_EGP_3 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_3 0x13024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_3 0xE66D3024u

//! Register Reset Value
#define IRNICR_CPU_EGP_3_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_3_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_3_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_3_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_3_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_3 Register IRNEN_CPU_EGP_3 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_3 0x13028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_3 0xE66D3028u

//! Register Reset Value
#define IRNEN_CPU_EGP_3_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_3_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_3_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_3_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_3_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_3_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_3_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_3_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_3_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_3 Register DPTR_CPU_EGP_3 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_3 0x13030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_3 0xE66D3030u

//! Register Reset Value
#define DPTR_CPU_EGP_3_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_3_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_3_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_3_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_3_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_3 Register BPRC_CPU_EGP_3 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_3 0x13034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_3 0xE66D3034u

//! Register Reset Value
#define BPRC_CPU_EGP_3_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_3_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_3_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_3 Register PTR_RTN_CPU_DW2_EGP_3 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_3 0x13100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_3 0xE66D3100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_3_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_3_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_3_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_3 Register PTR_RTN_CPU_DW3_EGP_3 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_3 0x13104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_3 0xE66D3104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_3_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_3_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_3_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_3_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_3_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_3_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_3_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_3 Register DESC0_0_CPU_EGP_3 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_3 0x13200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_3 0xE66D3200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_3_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_3_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_3_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_3 Register DESC1_0_CPU_EGP_3 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_3 0x13204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_3 0xE66D3204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_3_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_3_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_3_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_3 Register DESC2_0_CPU_EGP_3 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_3 0x13208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_3 0xE66D3208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_3_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_3_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_3_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_3 Register DESC3_0_CPU_EGP_3 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_3 0x1320C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_3 0xE66D320Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_3_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_3_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_3_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_3 Register DESC0_1_CPU_EGP_3 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_3 0x13210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_3 0xE66D3210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_3_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_3_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_3_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_3 Register DESC1_1_CPU_EGP_3 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_3 0x13214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_3 0xE66D3214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_3_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_3_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_3_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_3 Register DESC2_1_CPU_EGP_3 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_3 0x13218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_3 0xE66D3218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_3_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_3_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_3_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_3 Register DESC3_1_CPU_EGP_3 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_3 0x1321C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_3 0xE66D321Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_3_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_3_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_3_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_4 Register CFG_CPU_EGP_4 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_4 0x14000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_4 0xE66D4000u

//! Register Reset Value
#define CFG_CPU_EGP_4_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_4_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_4_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_4_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_4_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_4_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_4_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_4_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_4_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_4_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_4_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_4_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_4_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_4_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_4_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_4_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_4_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_4_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_4_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_4_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_4_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_4_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_4_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_4_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_4_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_4 Register DQPC_CPU_EGP_4 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_4 0x14004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_4 0xE66D4004u

//! Register Reset Value
#define DQPC_CPU_EGP_4_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_4_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_4_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_4 Register IRNCR_CPU_EGP_4 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_4 0x14020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_4 0xE66D4020u

//! Register Reset Value
#define IRNCR_CPU_EGP_4_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_4_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_4_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_4_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_4_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_4_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_4_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_4_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_4_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_4 Register IRNICR_CPU_EGP_4 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_4 0x14024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_4 0xE66D4024u

//! Register Reset Value
#define IRNICR_CPU_EGP_4_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_4_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_4_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_4_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_4_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_4 Register IRNEN_CPU_EGP_4 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_4 0x14028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_4 0xE66D4028u

//! Register Reset Value
#define IRNEN_CPU_EGP_4_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_4_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_4_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_4_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_4_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_4_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_4_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_4_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_4_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_4 Register DPTR_CPU_EGP_4 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_4 0x14030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_4 0xE66D4030u

//! Register Reset Value
#define DPTR_CPU_EGP_4_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_4_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_4_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_4_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_4_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_4 Register BPRC_CPU_EGP_4 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_4 0x14034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_4 0xE66D4034u

//! Register Reset Value
#define BPRC_CPU_EGP_4_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_4_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_4_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_4 Register PTR_RTN_CPU_DW2_EGP_4 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_4 0x14100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_4 0xE66D4100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_4_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_4_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_4_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_4 Register PTR_RTN_CPU_DW3_EGP_4 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_4 0x14104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_4 0xE66D4104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_4_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_4_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_4_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_4_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_4_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_4_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_4_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_4 Register DESC0_0_CPU_EGP_4 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_4 0x14200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_4 0xE66D4200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_4_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_4_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_4_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_4 Register DESC1_0_CPU_EGP_4 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_4 0x14204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_4 0xE66D4204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_4_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_4_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_4_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_4 Register DESC2_0_CPU_EGP_4 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_4 0x14208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_4 0xE66D4208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_4_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_4_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_4_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_4 Register DESC3_0_CPU_EGP_4 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_4 0x1420C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_4 0xE66D420Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_4_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_4_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_4_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_4 Register DESC0_1_CPU_EGP_4 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_4 0x14210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_4 0xE66D4210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_4_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_4_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_4_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_4 Register DESC1_1_CPU_EGP_4 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_4 0x14214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_4 0xE66D4214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_4_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_4_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_4_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_4 Register DESC2_1_CPU_EGP_4 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_4 0x14218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_4 0xE66D4218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_4_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_4_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_4_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_4 Register DESC3_1_CPU_EGP_4 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_4 0x1421C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_4 0xE66D421Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_4_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_4_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_4_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_5 Register CFG_CPU_EGP_5 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_5 0x15000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_5 0xE66D5000u

//! Register Reset Value
#define CFG_CPU_EGP_5_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_5_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_5_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_5_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_5_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_5_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_5_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_5_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_5_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_5_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_5_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_5_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_5_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_5_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_5_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_5_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_5_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_5_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_5_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_5_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_5_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_5_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_5_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_5_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_5_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_5 Register DQPC_CPU_EGP_5 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_5 0x15004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_5 0xE66D5004u

//! Register Reset Value
#define DQPC_CPU_EGP_5_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_5_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_5_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_5 Register IRNCR_CPU_EGP_5 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_5 0x15020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_5 0xE66D5020u

//! Register Reset Value
#define IRNCR_CPU_EGP_5_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_5_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_5_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_5_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_5_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_5_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_5_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_5_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_5_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_5 Register IRNICR_CPU_EGP_5 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_5 0x15024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_5 0xE66D5024u

//! Register Reset Value
#define IRNICR_CPU_EGP_5_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_5_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_5_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_5_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_5_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_5 Register IRNEN_CPU_EGP_5 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_5 0x15028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_5 0xE66D5028u

//! Register Reset Value
#define IRNEN_CPU_EGP_5_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_5_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_5_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_5_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_5_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_5_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_5_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_5_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_5_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_5 Register DPTR_CPU_EGP_5 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_5 0x15030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_5 0xE66D5030u

//! Register Reset Value
#define DPTR_CPU_EGP_5_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_5_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_5_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_5_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_5_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_5 Register BPRC_CPU_EGP_5 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_5 0x15034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_5 0xE66D5034u

//! Register Reset Value
#define BPRC_CPU_EGP_5_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_5_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_5_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_5 Register PTR_RTN_CPU_DW2_EGP_5 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_5 0x15100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_5 0xE66D5100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_5_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_5_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_5_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_5 Register PTR_RTN_CPU_DW3_EGP_5 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_5 0x15104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_5 0xE66D5104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_5_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_5_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_5_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_5_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_5_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_5_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_5_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_5 Register DESC0_0_CPU_EGP_5 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_5 0x15200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_5 0xE66D5200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_5_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_5_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_5_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_5 Register DESC1_0_CPU_EGP_5 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_5 0x15204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_5 0xE66D5204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_5_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_5_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_5_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_5 Register DESC2_0_CPU_EGP_5 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_5 0x15208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_5 0xE66D5208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_5_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_5_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_5_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_5 Register DESC3_0_CPU_EGP_5 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_5 0x1520C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_5 0xE66D520Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_5_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_5_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_5_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_5 Register DESC0_1_CPU_EGP_5 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_5 0x15210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_5 0xE66D5210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_5_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_5_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_5_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_5 Register DESC1_1_CPU_EGP_5 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_5 0x15214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_5 0xE66D5214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_5_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_5_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_5_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_5 Register DESC2_1_CPU_EGP_5 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_5 0x15218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_5 0xE66D5218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_5_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_5_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_5_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_5 Register DESC3_1_CPU_EGP_5 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_5 0x1521C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_5 0xE66D521Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_5_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_5_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_5_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_6 Register CFG_CPU_EGP_6 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_6 0x16000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_6 0xE66D6000u

//! Register Reset Value
#define CFG_CPU_EGP_6_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_6_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_6_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_6_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_6_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_6_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_6_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_6_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_6_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_6_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_6_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_6_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_6_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_6_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_6_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_6_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_6_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_6_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_6_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_6_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_6_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_6_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_6_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_6_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_6_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_6 Register DQPC_CPU_EGP_6 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_6 0x16004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_6 0xE66D6004u

//! Register Reset Value
#define DQPC_CPU_EGP_6_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_6_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_6_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_6 Register IRNCR_CPU_EGP_6 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_6 0x16020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_6 0xE66D6020u

//! Register Reset Value
#define IRNCR_CPU_EGP_6_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_6_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_6_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_6_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_6_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_6_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_6_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_6_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_6_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_6 Register IRNICR_CPU_EGP_6 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_6 0x16024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_6 0xE66D6024u

//! Register Reset Value
#define IRNICR_CPU_EGP_6_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_6_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_6_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_6_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_6_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_6 Register IRNEN_CPU_EGP_6 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_6 0x16028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_6 0xE66D6028u

//! Register Reset Value
#define IRNEN_CPU_EGP_6_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_6_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_6_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_6_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_6_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_6_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_6_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_6_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_6_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_6 Register DPTR_CPU_EGP_6 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_6 0x16030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_6 0xE66D6030u

//! Register Reset Value
#define DPTR_CPU_EGP_6_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_6_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_6_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_6_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_6_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_6 Register BPRC_CPU_EGP_6 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_6 0x16034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_6 0xE66D6034u

//! Register Reset Value
#define BPRC_CPU_EGP_6_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_6_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_6_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_6 Register PTR_RTN_CPU_DW2_EGP_6 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_6 0x16100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_6 0xE66D6100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_6_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_6_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_6_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_6 Register PTR_RTN_CPU_DW3_EGP_6 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_6 0x16104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_6 0xE66D6104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_6_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_6_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_6_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_6_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_6_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_6_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_6_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_6 Register DESC0_0_CPU_EGP_6 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_6 0x16200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_6 0xE66D6200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_6_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_6_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_6_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_6 Register DESC1_0_CPU_EGP_6 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_6 0x16204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_6 0xE66D6204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_6_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_6_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_6_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_6 Register DESC2_0_CPU_EGP_6 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_6 0x16208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_6 0xE66D6208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_6_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_6_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_6_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_6 Register DESC3_0_CPU_EGP_6 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_6 0x1620C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_6 0xE66D620Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_6_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_6_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_6_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_6 Register DESC0_1_CPU_EGP_6 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_6 0x16210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_6 0xE66D6210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_6_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_6_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_6_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_6 Register DESC1_1_CPU_EGP_6 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_6 0x16214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_6 0xE66D6214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_6_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_6_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_6_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_6 Register DESC2_1_CPU_EGP_6 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_6 0x16218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_6 0xE66D6218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_6_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_6_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_6_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_6 Register DESC3_1_CPU_EGP_6 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_6 0x1621C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_6 0xE66D621Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_6_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_6_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_6_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_7 Register CFG_CPU_EGP_7 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_7 0x17000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_7 0xE66D7000u

//! Register Reset Value
#define CFG_CPU_EGP_7_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_7_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_7_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_7_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_7_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_7_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_7_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_7_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_7_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_7_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_7_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_7_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_7_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_7_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_7_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_7_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_7_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_7_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_7_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_7_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_7_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_7_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_7_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_7_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_7_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_7 Register DQPC_CPU_EGP_7 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_7 0x17004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_7 0xE66D7004u

//! Register Reset Value
#define DQPC_CPU_EGP_7_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_7_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_7_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_7 Register IRNCR_CPU_EGP_7 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_7 0x17020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_7 0xE66D7020u

//! Register Reset Value
#define IRNCR_CPU_EGP_7_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_7_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_7_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_7_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_7_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_7_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_7_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_7_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_7_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_7 Register IRNICR_CPU_EGP_7 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_7 0x17024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_7 0xE66D7024u

//! Register Reset Value
#define IRNICR_CPU_EGP_7_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_7_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_7_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_7_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_7_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_7 Register IRNEN_CPU_EGP_7 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_7 0x17028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_7 0xE66D7028u

//! Register Reset Value
#define IRNEN_CPU_EGP_7_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_7_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_7_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_7_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_7_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_7_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_7_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_7_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_7_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_7 Register DPTR_CPU_EGP_7 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_7 0x17030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_7 0xE66D7030u

//! Register Reset Value
#define DPTR_CPU_EGP_7_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_7_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_7_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_7_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_7_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_7 Register BPRC_CPU_EGP_7 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_7 0x17034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_7 0xE66D7034u

//! Register Reset Value
#define BPRC_CPU_EGP_7_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_7_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_7_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_7 Register PTR_RTN_CPU_DW2_EGP_7 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_7 0x17100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_7 0xE66D7100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_7_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_7_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_7_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_7 Register PTR_RTN_CPU_DW3_EGP_7 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_7 0x17104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_7 0xE66D7104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_7_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_7_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_7_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_7_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_7_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_7_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_7_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_7 Register DESC0_0_CPU_EGP_7 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_7 0x17200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_7 0xE66D7200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_7_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_7_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_7_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_7 Register DESC1_0_CPU_EGP_7 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_7 0x17204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_7 0xE66D7204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_7_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_7_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_7_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_7 Register DESC2_0_CPU_EGP_7 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_7 0x17208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_7 0xE66D7208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_7_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_7_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_7_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_7 Register DESC3_0_CPU_EGP_7 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_7 0x1720C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_7 0xE66D720Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_7_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_7_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_7_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_7 Register DESC0_1_CPU_EGP_7 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_7 0x17210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_7 0xE66D7210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_7_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_7_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_7_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_7 Register DESC1_1_CPU_EGP_7 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_7 0x17214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_7 0xE66D7214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_7_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_7_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_7_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_7 Register DESC2_1_CPU_EGP_7 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_7 0x17218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_7 0xE66D7218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_7_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_7_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_7_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_7 Register DESC3_1_CPU_EGP_7 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_7 0x1721C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_7 0xE66D721Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_7_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_7_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_7_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_8 Register CFG_CPU_EGP_8 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_8 0x18000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_8 0xE66D8000u

//! Register Reset Value
#define CFG_CPU_EGP_8_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_8_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_8_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_8_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_8_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_8_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_8_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_8_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_8_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_8_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_8_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_8_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_8_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_8_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_8_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_8_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_8_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_8_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_8_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_8_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_8_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_8_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_8_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_8_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_8_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_8 Register DQPC_CPU_EGP_8 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_8 0x18004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_8 0xE66D8004u

//! Register Reset Value
#define DQPC_CPU_EGP_8_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_8_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_8_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_8 Register IRNCR_WCPU_EGP_8 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_8 0x18020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_8 0xE66D8020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_8_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_8_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_8_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_8_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_8_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_8_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_8_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_8_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_8_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_8_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_8_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_8_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_8_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_8 Register IRNICR_WCPU_EGP_8 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_8 0x18024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_8 0xE66D8024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_8_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_8_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_8_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_8_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_8_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_8_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_8_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_8 Register IRNEN_WCPU_EGP_8 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_8 0x18028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_8 0xE66D8028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_8_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_8_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_8_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_8_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_8_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_8_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_8_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_8_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_8_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_8_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_8_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_8_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_8_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_8 Register DPTR_CPU_EGP_8 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_8 0x18030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_8 0xE66D8030u

//! Register Reset Value
#define DPTR_CPU_EGP_8_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_8_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_8_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_8_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_8_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_8 Register BPRC_CPU_EGP_8 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_8 0x18034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_8 0xE66D8034u

//! Register Reset Value
#define BPRC_CPU_EGP_8_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_8_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_8_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_8 Register PTR_RTN_CPU_DW2_EGP_8 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_8 0x18100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_8 0xE66D8100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_8_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_8_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_8_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_8 Register PTR_RTN_CPU_DW3_EGP_8 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_8 0x18104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_8 0xE66D8104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_8_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_8_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_8_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_8_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_8_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_8_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_8_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_VM_DW2_ERR_EGP_8 Register PTR_RTN_VM_DW2_ERR_EGP_8 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW2_ERR_EGP_8 0x18180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW2_ERR_EGP_8 0xE66D8180u

//! Register Reset Value
#define PTR_RTN_VM_DW2_ERR_EGP_8_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_8_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_8_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_VM_DW3_ERR_EGP_8 Register PTR_RTN_VM_DW3_ERR_EGP_8 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW3_ERR_EGP_8 0x18184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW3_ERR_EGP_8 0xE66D8184u

//! Register Reset Value
#define PTR_RTN_VM_DW3_ERR_EGP_8_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_8_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_8_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_8_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_8_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_8_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_8_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_8 Register DESC0_0_CPU_EGP_8 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_8 0x18200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_8 0xE66D8200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_8_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_8_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_8_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_8 Register DESC1_0_CPU_EGP_8 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_8 0x18204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_8 0xE66D8204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_8_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_8_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_8_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_8 Register DESC2_0_CPU_EGP_8 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_8 0x18208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_8 0xE66D8208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_8_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_8_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_8_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_8 Register DESC3_0_CPU_EGP_8 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_8 0x1820C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_8 0xE66D820Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_8_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_8_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_8_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_8 Register DESC0_1_CPU_EGP_8 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_8 0x18210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_8 0xE66D8210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_8_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_8_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_8_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_8 Register DESC1_1_CPU_EGP_8 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_8 0x18214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_8 0xE66D8214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_8_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_8_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_8_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_8 Register DESC2_1_CPU_EGP_8 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_8 0x18218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_8 0xE66D8218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_8_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_8_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_8_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_8 Register DESC3_1_CPU_EGP_8 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_8 0x1821C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_8 0xE66D821Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_8_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_8_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_8_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_9 Register CFG_CPU_EGP_9 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_9 0x19000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_9 0xE66D9000u

//! Register Reset Value
#define CFG_CPU_EGP_9_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_9_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_9_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_9_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_9_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_9_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_9_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_9_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_9_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_9_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_9_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_9_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_9_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_9_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_9_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_9_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_9_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_9_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_9_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_9_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_9_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_9_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_9_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_9_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_9_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_9 Register DQPC_CPU_EGP_9 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_9 0x19004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_9 0xE66D9004u

//! Register Reset Value
#define DQPC_CPU_EGP_9_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_9_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_9_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_9 Register IRNCR_WCPU_EGP_9 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_9 0x19020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_9 0xE66D9020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_9_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_9_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_9_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_9_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_9_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_9_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_9_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_9_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_9_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_9_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_9_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_9_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_9_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_9 Register IRNICR_WCPU_EGP_9 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_9 0x19024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_9 0xE66D9024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_9_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_9_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_9_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_9_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_9_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_9_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_9_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_9 Register IRNEN_WCPU_EGP_9 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_9 0x19028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_9 0xE66D9028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_9_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_9_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_9_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_9_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_9_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_9_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_9_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_9_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_9_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_9_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_9_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_9_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_9_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_9 Register DPTR_CPU_EGP_9 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_9 0x19030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_9 0xE66D9030u

//! Register Reset Value
#define DPTR_CPU_EGP_9_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_9_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_9_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_9_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_9_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_9 Register BPRC_CPU_EGP_9 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_9 0x19034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_9 0xE66D9034u

//! Register Reset Value
#define BPRC_CPU_EGP_9_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_9_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_9_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_9 Register PTR_RTN_CPU_DW2_EGP_9 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_9 0x19100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_9 0xE66D9100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_9_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_9_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_9_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_9 Register PTR_RTN_CPU_DW3_EGP_9 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_9 0x19104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_9 0xE66D9104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_9_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_9_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_9_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_9_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_9_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_9_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_9_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_VM_DW2_ERR_EGP_9 Register PTR_RTN_VM_DW2_ERR_EGP_9 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW2_ERR_EGP_9 0x19180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW2_ERR_EGP_9 0xE66D9180u

//! Register Reset Value
#define PTR_RTN_VM_DW2_ERR_EGP_9_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_9_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_9_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_VM_DW3_ERR_EGP_9 Register PTR_RTN_VM_DW3_ERR_EGP_9 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW3_ERR_EGP_9 0x19184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW3_ERR_EGP_9 0xE66D9184u

//! Register Reset Value
#define PTR_RTN_VM_DW3_ERR_EGP_9_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_9_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_9_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_9_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_9_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_9_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_9_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_9 Register DESC0_0_CPU_EGP_9 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_9 0x19200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_9 0xE66D9200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_9_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_9_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_9_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_9 Register DESC1_0_CPU_EGP_9 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_9 0x19204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_9 0xE66D9204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_9_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_9_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_9_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_9 Register DESC2_0_CPU_EGP_9 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_9 0x19208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_9 0xE66D9208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_9_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_9_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_9_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_9 Register DESC3_0_CPU_EGP_9 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_9 0x1920C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_9 0xE66D920Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_9_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_9_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_9_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_9 Register DESC0_1_CPU_EGP_9 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_9 0x19210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_9 0xE66D9210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_9_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_9_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_9_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_9 Register DESC1_1_CPU_EGP_9 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_9 0x19214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_9 0xE66D9214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_9_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_9_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_9_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_9 Register DESC2_1_CPU_EGP_9 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_9 0x19218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_9 0xE66D9218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_9_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_9_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_9_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_9 Register DESC3_1_CPU_EGP_9 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_9 0x1921C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_9 0xE66D921Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_9_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_9_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_9_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_10 Register CFG_CPU_EGP_10 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_10 0x1A000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_10 0xE66DA000u

//! Register Reset Value
#define CFG_CPU_EGP_10_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_10_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_10_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_10_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_10_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_10_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_10_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_10_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_10_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_10_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_10_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_10_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_10_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_10_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_10_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_10_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_10_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_10_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_10_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_10_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_10_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_10_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_10_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_10_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_10_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_10 Register DQPC_CPU_EGP_10 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_10 0x1A004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_10 0xE66DA004u

//! Register Reset Value
#define DQPC_CPU_EGP_10_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_10_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_10_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_10 Register IRNCR_WCPU_EGP_10 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_10 0x1A020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_10 0xE66DA020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_10_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_10_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_10_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_10_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_10_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_10_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_10_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_10_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_10_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_10_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_10_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_10_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_10_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_10 Register IRNICR_WCPU_EGP_10 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_10 0x1A024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_10 0xE66DA024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_10_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_10_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_10_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_10_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_10_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_10_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_10_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_10 Register IRNEN_WCPU_EGP_10 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_10 0x1A028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_10 0xE66DA028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_10_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_10_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_10_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_10_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_10_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_10_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_10_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_10_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_10_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_10_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_10_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_10_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_10_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_10 Register DPTR_CPU_EGP_10 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_10 0x1A030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_10 0xE66DA030u

//! Register Reset Value
#define DPTR_CPU_EGP_10_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_10_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_10_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_10_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_10_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_10 Register BPRC_CPU_EGP_10 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_10 0x1A034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_10 0xE66DA034u

//! Register Reset Value
#define BPRC_CPU_EGP_10_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_10_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_10_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_10 Register PTR_RTN_CPU_DW2_EGP_10 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_10 0x1A100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_10 0xE66DA100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_10_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_10_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_10_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_10 Register PTR_RTN_CPU_DW3_EGP_10 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_10 0x1A104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_10 0xE66DA104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_10_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_10_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_10_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_10_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_10_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_10_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_10_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_VM_DW2_ERR_EGP_10 Register PTR_RTN_VM_DW2_ERR_EGP_10 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW2_ERR_EGP_10 0x1A180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW2_ERR_EGP_10 0xE66DA180u

//! Register Reset Value
#define PTR_RTN_VM_DW2_ERR_EGP_10_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_10_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_10_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_VM_DW3_ERR_EGP_10 Register PTR_RTN_VM_DW3_ERR_EGP_10 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW3_ERR_EGP_10 0x1A184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW3_ERR_EGP_10 0xE66DA184u

//! Register Reset Value
#define PTR_RTN_VM_DW3_ERR_EGP_10_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_10_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_10_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_10_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_10_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_10_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_10_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_10 Register DESC0_0_CPU_EGP_10 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_10 0x1A200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_10 0xE66DA200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_10_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_10_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_10_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_10 Register DESC1_0_CPU_EGP_10 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_10 0x1A204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_10 0xE66DA204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_10_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_10_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_10_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_10 Register DESC2_0_CPU_EGP_10 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_10 0x1A208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_10 0xE66DA208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_10_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_10_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_10_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_10 Register DESC3_0_CPU_EGP_10 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_10 0x1A20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_10 0xE66DA20Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_10_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_10_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_10_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_10 Register DESC0_1_CPU_EGP_10 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_10 0x1A210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_10 0xE66DA210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_10_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_10_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_10_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_10 Register DESC1_1_CPU_EGP_10 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_10 0x1A214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_10 0xE66DA214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_10_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_10_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_10_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_10 Register DESC2_1_CPU_EGP_10 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_10 0x1A218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_10 0xE66DA218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_10_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_10_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_10_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_10 Register DESC3_1_CPU_EGP_10 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_10 0x1A21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_10 0xE66DA21Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_10_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_10_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_10_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_11 Register CFG_CPU_EGP_11 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_11 0x1B000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_11 0xE66DB000u

//! Register Reset Value
#define CFG_CPU_EGP_11_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_11_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_11_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_11_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_11_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_11_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_11_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_11_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_11_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_11_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_11_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_11_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_11_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_11_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_11_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_11_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_11_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_11_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_11_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_11_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_11_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_11_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_11_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_11_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_11_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_11 Register DQPC_CPU_EGP_11 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_11 0x1B004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_11 0xE66DB004u

//! Register Reset Value
#define DQPC_CPU_EGP_11_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_11_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_11_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_11 Register IRNCR_WCPU_EGP_11 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_11 0x1B020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_11 0xE66DB020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_11_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_11_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_11_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_11_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_11_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_11_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_11_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_11_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_11_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_11_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_11_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_11_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_11_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_11 Register IRNICR_WCPU_EGP_11 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_11 0x1B024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_11 0xE66DB024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_11_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_11_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_11_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_11_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_11_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_11_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_11_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_11 Register IRNEN_WCPU_EGP_11 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_11 0x1B028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_11 0xE66DB028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_11_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_11_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_11_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_11_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_11_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_11_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_11_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_11_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_11_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_11_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_11_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_11_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_11_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_11 Register DPTR_CPU_EGP_11 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_11 0x1B030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_11 0xE66DB030u

//! Register Reset Value
#define DPTR_CPU_EGP_11_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_11_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_11_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_11_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_11_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_11 Register BPRC_CPU_EGP_11 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_11 0x1B034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_11 0xE66DB034u

//! Register Reset Value
#define BPRC_CPU_EGP_11_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_11_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_11_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_11 Register PTR_RTN_CPU_DW2_EGP_11 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_11 0x1B100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_11 0xE66DB100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_11_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_11_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_11_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_11 Register PTR_RTN_CPU_DW3_EGP_11 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_11 0x1B104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_11 0xE66DB104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_11_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_11_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_11_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_11_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_11_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_11_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_11_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_VM_DW2_ERR_EGP_11 Register PTR_RTN_VM_DW2_ERR_EGP_11 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW2_ERR_EGP_11 0x1B180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW2_ERR_EGP_11 0xE66DB180u

//! Register Reset Value
#define PTR_RTN_VM_DW2_ERR_EGP_11_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_11_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_11_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_VM_DW3_ERR_EGP_11 Register PTR_RTN_VM_DW3_ERR_EGP_11 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW3_ERR_EGP_11 0x1B184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW3_ERR_EGP_11 0xE66DB184u

//! Register Reset Value
#define PTR_RTN_VM_DW3_ERR_EGP_11_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_11_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_11_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_11_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_11_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_11_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_11_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_11 Register DESC0_0_CPU_EGP_11 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_11 0x1B200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_11 0xE66DB200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_11_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_11_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_11_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_11 Register DESC1_0_CPU_EGP_11 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_11 0x1B204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_11 0xE66DB204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_11_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_11_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_11_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_11 Register DESC2_0_CPU_EGP_11 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_11 0x1B208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_11 0xE66DB208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_11_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_11_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_11_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_11 Register DESC3_0_CPU_EGP_11 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_11 0x1B20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_11 0xE66DB20Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_11_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_11_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_11_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_11 Register DESC0_1_CPU_EGP_11 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_11 0x1B210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_11 0xE66DB210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_11_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_11_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_11_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_11 Register DESC1_1_CPU_EGP_11 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_11 0x1B214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_11 0xE66DB214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_11_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_11_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_11_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_11 Register DESC2_1_CPU_EGP_11 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_11 0x1B218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_11 0xE66DB218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_11_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_11_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_11_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_11 Register DESC3_1_CPU_EGP_11 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_11 0x1B21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_11 0xE66DB21Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_11_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_11_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_11_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_12 Register CFG_CPU_EGP_12 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_12 0x1C000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_12 0xE66DC000u

//! Register Reset Value
#define CFG_CPU_EGP_12_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_12_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_12_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_12_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_12_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_12_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_12_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_12_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_12_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_12_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_12_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_12_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_12_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_12_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_12_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_12_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_12_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_12_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_12_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_12_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_12_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_12_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_12_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_12_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_12_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_12 Register DQPC_CPU_EGP_12 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_12 0x1C004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_12 0xE66DC004u

//! Register Reset Value
#define DQPC_CPU_EGP_12_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_12_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_12_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_12 Register IRNCR_WCPU_EGP_12 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_12 0x1C020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_12 0xE66DC020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_12_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_12_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_12_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_12_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_12_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_12_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_12_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_12_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_12_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_12_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_12_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_12_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_12_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_12 Register IRNICR_WCPU_EGP_12 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_12 0x1C024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_12 0xE66DC024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_12_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_12_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_12_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_12_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_12_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_12_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_12_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_12 Register IRNEN_WCPU_EGP_12 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_12 0x1C028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_12 0xE66DC028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_12_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_12_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_12_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_12_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_12_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_12_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_12_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_12_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_12_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_12_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_12_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_12_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_12_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_12 Register DPTR_CPU_EGP_12 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_12 0x1C030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_12 0xE66DC030u

//! Register Reset Value
#define DPTR_CPU_EGP_12_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_12_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_12_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_12_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_12_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_12 Register BPRC_CPU_EGP_12 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_12 0x1C034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_12 0xE66DC034u

//! Register Reset Value
#define BPRC_CPU_EGP_12_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_12_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_12_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_12 Register PTR_RTN_CPU_DW2_EGP_12 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_12 0x1C100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_12 0xE66DC100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_12_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_12_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_12_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_12 Register PTR_RTN_CPU_DW3_EGP_12 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_12 0x1C104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_12 0xE66DC104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_12_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_12_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_12_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_12_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_12_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_12_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_12_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_VM_DW2_ERR_EGP_12 Register PTR_RTN_VM_DW2_ERR_EGP_12 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW2_ERR_EGP_12 0x1C180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW2_ERR_EGP_12 0xE66DC180u

//! Register Reset Value
#define PTR_RTN_VM_DW2_ERR_EGP_12_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_12_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_12_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_VM_DW3_ERR_EGP_12 Register PTR_RTN_VM_DW3_ERR_EGP_12 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW3_ERR_EGP_12 0x1C184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW3_ERR_EGP_12 0xE66DC184u

//! Register Reset Value
#define PTR_RTN_VM_DW3_ERR_EGP_12_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_12_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_12_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_12_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_12_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_12_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_12_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_12 Register DESC0_0_CPU_EGP_12 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_12 0x1C200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_12 0xE66DC200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_12_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_12_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_12_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_12 Register DESC1_0_CPU_EGP_12 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_12 0x1C204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_12 0xE66DC204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_12_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_12_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_12_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_12 Register DESC2_0_CPU_EGP_12 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_12 0x1C208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_12 0xE66DC208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_12_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_12_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_12_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_12 Register DESC3_0_CPU_EGP_12 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_12 0x1C20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_12 0xE66DC20Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_12_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_12_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_12_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_12 Register DESC0_1_CPU_EGP_12 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_12 0x1C210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_12 0xE66DC210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_12_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_12_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_12_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_12 Register DESC1_1_CPU_EGP_12 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_12 0x1C214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_12 0xE66DC214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_12_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_12_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_12_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_12 Register DESC2_1_CPU_EGP_12 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_12 0x1C218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_12 0xE66DC218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_12_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_12_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_12_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_12 Register DESC3_1_CPU_EGP_12 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_12 0x1C21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_12 0xE66DC21Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_12_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_12_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_12_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_13 Register CFG_CPU_EGP_13 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_13 0x1D000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_13 0xE66DD000u

//! Register Reset Value
#define CFG_CPU_EGP_13_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_13_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_13_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_13_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_13_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_13_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_13_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_13_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_13_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_13_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_13_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_13_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_13_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_13_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_13_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_13_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_13_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_13_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_13_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_13_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_13_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_13_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_13_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_13_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_13_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_13 Register DQPC_CPU_EGP_13 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_13 0x1D004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_13 0xE66DD004u

//! Register Reset Value
#define DQPC_CPU_EGP_13_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_13_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_13_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_13 Register IRNCR_WCPU_EGP_13 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_13 0x1D020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_13 0xE66DD020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_13_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_13_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_13_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_13_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_13_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_13_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_13_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_13_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_13_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_13_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_13_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_13_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_13_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_13 Register IRNICR_WCPU_EGP_13 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_13 0x1D024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_13 0xE66DD024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_13_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_13_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_13_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_13_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_13_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_13_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_13_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_13 Register IRNEN_WCPU_EGP_13 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_13 0x1D028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_13 0xE66DD028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_13_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_13_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_13_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_13_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_13_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_13_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_13_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_13_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_13_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_13_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_13_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_13_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_13_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_13 Register DPTR_CPU_EGP_13 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_13 0x1D030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_13 0xE66DD030u

//! Register Reset Value
#define DPTR_CPU_EGP_13_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_13_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_13_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_13_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_13_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_13 Register BPRC_CPU_EGP_13 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_13 0x1D034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_13 0xE66DD034u

//! Register Reset Value
#define BPRC_CPU_EGP_13_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_13_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_13_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_13 Register PTR_RTN_CPU_DW2_EGP_13 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_13 0x1D100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_13 0xE66DD100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_13_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_13_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_13_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_13 Register PTR_RTN_CPU_DW3_EGP_13 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_13 0x1D104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_13 0xE66DD104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_13_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_13_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_13_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_13_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_13_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_13_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_13_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_VM_DW2_ERR_EGP_13 Register PTR_RTN_VM_DW2_ERR_EGP_13 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW2_ERR_EGP_13 0x1D180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW2_ERR_EGP_13 0xE66DD180u

//! Register Reset Value
#define PTR_RTN_VM_DW2_ERR_EGP_13_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_13_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_13_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_VM_DW3_ERR_EGP_13 Register PTR_RTN_VM_DW3_ERR_EGP_13 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW3_ERR_EGP_13 0x1D184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW3_ERR_EGP_13 0xE66DD184u

//! Register Reset Value
#define PTR_RTN_VM_DW3_ERR_EGP_13_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_13_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_13_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_13_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_13_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_13_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_13_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_13 Register DESC0_0_CPU_EGP_13 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_13 0x1D200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_13 0xE66DD200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_13_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_13_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_13_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_13 Register DESC1_0_CPU_EGP_13 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_13 0x1D204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_13 0xE66DD204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_13_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_13_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_13_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_13 Register DESC2_0_CPU_EGP_13 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_13 0x1D208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_13 0xE66DD208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_13_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_13_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_13_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_13 Register DESC3_0_CPU_EGP_13 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_13 0x1D20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_13 0xE66DD20Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_13_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_13_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_13_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_13 Register DESC0_1_CPU_EGP_13 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_13 0x1D210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_13 0xE66DD210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_13_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_13_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_13_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_13 Register DESC1_1_CPU_EGP_13 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_13 0x1D214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_13 0xE66DD214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_13_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_13_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_13_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_13 Register DESC2_1_CPU_EGP_13 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_13 0x1D218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_13 0xE66DD218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_13_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_13_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_13_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_13 Register DESC3_1_CPU_EGP_13 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_13 0x1D21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_13 0xE66DD21Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_13_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_13_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_13_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_14 Register CFG_CPU_EGP_14 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_14 0x1E000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_14 0xE66DE000u

//! Register Reset Value
#define CFG_CPU_EGP_14_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_14_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_14_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_14_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_14_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_14_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_14_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_14_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_14_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_14_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_14_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_14_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_14_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_14_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_14_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_14_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_14_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_14_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_14_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_14_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_14_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_14_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_14_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_14_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_14_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_14 Register DQPC_CPU_EGP_14 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_14 0x1E004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_14 0xE66DE004u

//! Register Reset Value
#define DQPC_CPU_EGP_14_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_14_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_14_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_14 Register IRNCR_WCPU_EGP_14 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_14 0x1E020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_14 0xE66DE020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_14_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_14_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_14_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_14_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_14_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_14_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_14_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_14_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_14_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_14_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_14_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_14_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_14_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_14 Register IRNICR_WCPU_EGP_14 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_14 0x1E024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_14 0xE66DE024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_14_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_14_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_14_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_14_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_14_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_14_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_14_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_14 Register IRNEN_WCPU_EGP_14 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_14 0x1E028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_14 0xE66DE028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_14_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_14_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_14_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_14_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_14_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_14_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_14_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_14_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_14_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_14_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_14_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_14_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_14_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_14 Register DPTR_CPU_EGP_14 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_14 0x1E030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_14 0xE66DE030u

//! Register Reset Value
#define DPTR_CPU_EGP_14_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_14_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_14_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_14_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_14_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_14 Register BPRC_CPU_EGP_14 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_14 0x1E034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_14 0xE66DE034u

//! Register Reset Value
#define BPRC_CPU_EGP_14_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_14_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_14_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_14 Register PTR_RTN_CPU_DW2_EGP_14 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_14 0x1E100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_14 0xE66DE100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_14_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_14_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_14_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_14 Register PTR_RTN_CPU_DW3_EGP_14 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_14 0x1E104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_14 0xE66DE104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_14_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_14_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_14_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_14_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_14_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_14_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_14_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_VM_DW2_ERR_EGP_14 Register PTR_RTN_VM_DW2_ERR_EGP_14 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW2_ERR_EGP_14 0x1E180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW2_ERR_EGP_14 0xE66DE180u

//! Register Reset Value
#define PTR_RTN_VM_DW2_ERR_EGP_14_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_14_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_14_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_VM_DW3_ERR_EGP_14 Register PTR_RTN_VM_DW3_ERR_EGP_14 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW3_ERR_EGP_14 0x1E184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW3_ERR_EGP_14 0xE66DE184u

//! Register Reset Value
#define PTR_RTN_VM_DW3_ERR_EGP_14_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_14_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_14_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_14_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_14_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_14_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_14_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_14 Register DESC0_0_CPU_EGP_14 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_14 0x1E200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_14 0xE66DE200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_14_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_14_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_14_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_14 Register DESC1_0_CPU_EGP_14 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_14 0x1E204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_14 0xE66DE204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_14_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_14_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_14_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_14 Register DESC2_0_CPU_EGP_14 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_14 0x1E208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_14 0xE66DE208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_14_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_14_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_14_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_14 Register DESC3_0_CPU_EGP_14 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_14 0x1E20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_14 0xE66DE20Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_14_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_14_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_14_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_14 Register DESC0_1_CPU_EGP_14 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_14 0x1E210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_14 0xE66DE210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_14_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_14_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_14_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_14 Register DESC1_1_CPU_EGP_14 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_14 0x1E214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_14 0xE66DE214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_14_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_14_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_14_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_14 Register DESC2_1_CPU_EGP_14 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_14 0x1E218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_14 0xE66DE218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_14_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_14_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_14_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_14 Register DESC3_1_CPU_EGP_14 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_14 0x1E21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_14 0xE66DE21Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_14_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_14_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_14_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_15 Register CFG_CPU_EGP_15 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_15 0x1F000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_15 0xE66DF000u

//! Register Reset Value
#define CFG_CPU_EGP_15_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_15_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_15_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_15_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_15_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_15_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_15_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_15_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_15_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_15_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_15_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_15_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_15_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_15_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_15_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_15_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_15_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_15_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_15_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_15_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_15_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_15_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_15_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_15_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_15_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_15 Register DQPC_CPU_EGP_15 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_15 0x1F004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_15 0xE66DF004u

//! Register Reset Value
#define DQPC_CPU_EGP_15_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_15_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_15_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_15 Register IRNCR_WCPU_EGP_15 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_15 0x1F020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_15 0xE66DF020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_15_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_15_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_15_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_15_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_15_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_15_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_15_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_15_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_15_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_15_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_15_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_15_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_15_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_15 Register IRNICR_WCPU_EGP_15 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_15 0x1F024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_15 0xE66DF024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_15_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_15_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_15_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_15_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_15_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_15_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_15_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_15 Register IRNEN_WCPU_EGP_15 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_15 0x1F028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_15 0xE66DF028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_15_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_15_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_15_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_15_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_15_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_15_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_15_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_15_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_15_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_15_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_15_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_15_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_15_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_15 Register DPTR_CPU_EGP_15 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_15 0x1F030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_15 0xE66DF030u

//! Register Reset Value
#define DPTR_CPU_EGP_15_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_15_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_15_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_15_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_15_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_15 Register BPRC_CPU_EGP_15 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_15 0x1F034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_15 0xE66DF034u

//! Register Reset Value
#define BPRC_CPU_EGP_15_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_15_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_15_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_15 Register PTR_RTN_CPU_DW2_EGP_15 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_15 0x1F100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_15 0xE66DF100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_15_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_15_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_15_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_15 Register PTR_RTN_CPU_DW3_EGP_15 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_15 0x1F104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_15 0xE66DF104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_15_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_15_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_15_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_15_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_15_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_15_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_15_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_VM_DW2_ERR_EGP_15 Register PTR_RTN_VM_DW2_ERR_EGP_15 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW2_ERR_EGP_15 0x1F180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW2_ERR_EGP_15 0xE66DF180u

//! Register Reset Value
#define PTR_RTN_VM_DW2_ERR_EGP_15_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_15_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_VM_DW2_ERR_EGP_15_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_VM_DW3_ERR_EGP_15 Register PTR_RTN_VM_DW3_ERR_EGP_15 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_VM_DW3_ERR_EGP_15 0x1F184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_VM_DW3_ERR_EGP_15 0xE66DF184u

//! Register Reset Value
#define PTR_RTN_VM_DW3_ERR_EGP_15_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_15_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_15_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_15_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_VM_DW3_ERR_EGP_15_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_15_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_VM_DW3_ERR_EGP_15_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_15 Register DESC0_0_CPU_EGP_15 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_15 0x1F200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_15 0xE66DF200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_15_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_15_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_15_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_15 Register DESC1_0_CPU_EGP_15 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_15 0x1F204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_15 0xE66DF204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_15_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_15_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_15_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_15 Register DESC2_0_CPU_EGP_15 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_15 0x1F208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_15 0xE66DF208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_15_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_15_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_15_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_15 Register DESC3_0_CPU_EGP_15 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_15 0x1F20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_15 0xE66DF20Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_15_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_15_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_15_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_15 Register DESC0_1_CPU_EGP_15 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_15 0x1F210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_15 0xE66DF210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_15_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_15_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_15_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_15 Register DESC1_1_CPU_EGP_15 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_15 0x1F214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_15 0xE66DF214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_15_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_15_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_15_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_15 Register DESC2_1_CPU_EGP_15 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_15 0x1F218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_15 0xE66DF218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_15_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_15_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_15_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_15 Register DESC3_1_CPU_EGP_15 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_15 0x1F21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_15 0xE66DF21Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_15_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_15_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_15_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_16 Register CFG_CPU_EGP_16 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_16 0x20000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_16 0xE66E0000u

//! Register Reset Value
#define CFG_CPU_EGP_16_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_16_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_16_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_16_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_16_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_16_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_16_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_16_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_16_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_16_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_16_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_16_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_16_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_16_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_16_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_16_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_16_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_16_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_16_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_16_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_16_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_16_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_16_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_16_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_16_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_16 Register DQPC_CPU_EGP_16 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_16 0x20004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_16 0xE66E0004u

//! Register Reset Value
#define DQPC_CPU_EGP_16_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_16_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_16_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_16 Register IRNCR_CPU_EGP_16 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_16 0x20020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_16 0xE66E0020u

//! Register Reset Value
#define IRNCR_CPU_EGP_16_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_16_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_16_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_16_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_16_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_16_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_16_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_16_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_16_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_16 Register IRNICR_CPU_EGP_16 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_16 0x20024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_16 0xE66E0024u

//! Register Reset Value
#define IRNICR_CPU_EGP_16_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_16_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_16_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_16_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_16_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_16 Register IRNEN_CPU_EGP_16 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_16 0x20028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_16 0xE66E0028u

//! Register Reset Value
#define IRNEN_CPU_EGP_16_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_16_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_16_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_16_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_16_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_16_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_16_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_16_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_16_DR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_16 Register DPTR_CPU_EGP_16 - CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_16 0x20030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_16 0xE66E0030u

//! Register Reset Value
#define DPTR_CPU_EGP_16_RST 0x00000001u

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_16_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_16_ND_MASK 0x1u

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_16_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_16_DPTR_MASK 0x10000u

//! @}

//! \defgroup BPRC_CPU_EGP_16 Register BPRC_CPU_EGP_16 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_16 0x20034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_16 0xE66E0034u

//! Register Reset Value
#define BPRC_CPU_EGP_16_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_16_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_16_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_16 Register PTR_RTN_CPU_DW2_EGP_16 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_16 0x20100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_16 0xE66E0100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_16_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_16_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_16_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_16 Register PTR_RTN_CPU_DW3_EGP_16 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_16 0x20104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_16 0xE66E0104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_16_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_16_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_16_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_16_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_16_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_16_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_16_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_16 Register DESC0_0_CPU_EGP_16 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_16 0x20200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_16 0xE66E0200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_16_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_16_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_16_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_16 Register DESC1_0_CPU_EGP_16 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_16 0x20204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_16 0xE66E0204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_16_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_16_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_16_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_16 Register DESC2_0_CPU_EGP_16 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_16 0x20208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_16 0xE66E0208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_16_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_16_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_16_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_16 Register DESC3_0_CPU_EGP_16 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_16 0x2020C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_16 0xE66E020Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_16_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_16_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_16_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_16 Register DESC0_1_CPU_EGP_16 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_16 0x20210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_16 0xE66E0210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_16_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_16_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_16_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_16 Register DESC1_1_CPU_EGP_16 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_16 0x20214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_16 0xE66E0214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_16_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_16_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_16_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_16 Register DESC2_1_CPU_EGP_16 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_16 0x20218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_16 0xE66E0218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_16_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_16_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_16_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_16 Register DESC3_1_CPU_EGP_16 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_16 0x2021C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_16 0xE66E021Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_16_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_16_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_16_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_17 Register CFG_CPU_EGP_17 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_17 0x21000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_17 0xE66E1000u

//! Register Reset Value
#define CFG_CPU_EGP_17_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_17_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_17_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_17_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_17_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_17_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_17_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_17_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_17_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_17_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_17_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_17_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_17_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_17_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_17_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_17_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_17_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_17_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_17_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_17_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_17_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_17_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_17_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_17_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_17_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_17 Register DQPC_CPU_EGP_17 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_17 0x21004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_17 0xE66E1004u

//! Register Reset Value
#define DQPC_CPU_EGP_17_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_17_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_17_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_17 Register IRNCR_CPU_EGP_17 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_17 0x21020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_17 0xE66E1020u

//! Register Reset Value
#define IRNCR_CPU_EGP_17_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_17_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_17_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_17_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_17_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_17_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_17_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_17_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_17_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_17 Register IRNICR_CPU_EGP_17 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_17 0x21024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_17 0xE66E1024u

//! Register Reset Value
#define IRNICR_CPU_EGP_17_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_17_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_17_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_17_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_17_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_17 Register IRNEN_CPU_EGP_17 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_17 0x21028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_17 0xE66E1028u

//! Register Reset Value
#define IRNEN_CPU_EGP_17_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_17_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_17_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_17_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_17_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_17_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_17_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_17_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_17_DR_EN 0x1

//! @}

//! \defgroup DPTR_VCPU_EGP_0 Register DPTR_VCPU_EGP_0 - CPU Voice Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_VCPU_EGP_0 0x21030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_VCPU_EGP_0 0xE66E1030u

//! Register Reset Value
#define DPTR_VCPU_EGP_0_RST 0x00000003u

//! Field ND - Number of Descriptors
#define DPTR_VCPU_EGP_0_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_VCPU_EGP_0_ND_MASK 0x3u

//! Field DPTR - Descriptor Pointer
#define DPTR_VCPU_EGP_0_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_VCPU_EGP_0_DPTR_MASK 0x30000u

//! @}

//! \defgroup BPRC_CPU_EGP_17 Register BPRC_CPU_EGP_17 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_17 0x21034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_17 0xE66E1034u

//! Register Reset Value
#define BPRC_CPU_EGP_17_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_17_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_17_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_VCPU_EGP_17 Register BRPTR_VCPU_EGP_17 - Voice CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_VCPU_EGP_17 0x21038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_VCPU_EGP_17 0xE66E1038u

//! Register Reset Value
#define BRPTR_VCPU_EGP_17_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_VCPU_EGP_17_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_VCPU_EGP_17_PTRBR_MASK 0x3u

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_17_0 Register PTR_RTN_CPU_DW2_EGP_17_0 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_17_0 0x21100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_17_0 0xE66E1100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_17_0_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_17_0_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_17_0_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_17_0 Register PTR_RTN_CPU_DW3_EGP_17_0 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_17_0 0x21104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_17_0 0xE66E1104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_17_0_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_0_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_0_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_0_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_0_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_17_0_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_17_0_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_17_1 Register PTR_RTN_CPU_DW2_EGP_17_1 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_17_1 0x21110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_17_1 0xE66E1110u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_17_1_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_17_1_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_17_1_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_17_1 Register PTR_RTN_CPU_DW3_EGP_17_1 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_17_1 0x21114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_17_1 0xE66E1114u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_17_1_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_1_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_1_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_1_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_1_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_17_1_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_17_1_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_17_2 Register PTR_RTN_CPU_DW2_EGP_17_2 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_17_2 0x21120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_17_2 0xE66E1120u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_17_2_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_17_2_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_17_2_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_17_2 Register PTR_RTN_CPU_DW3_EGP_17_2 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_17_2 0x21124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_17_2 0xE66E1124u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_17_2_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_2_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_2_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_2_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_2_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_17_2_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_17_2_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_17_3 Register PTR_RTN_CPU_DW2_EGP_17_3 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_17_3 0x21130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_17_3 0xE66E1130u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_17_3_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_17_3_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_17_3_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_17_3 Register PTR_RTN_CPU_DW3_EGP_17_3 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_17_3 0x21134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_17_3 0xE66E1134u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_17_3_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_3_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_3_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_3_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_17_3_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_17_3_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_17_3_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_17 Register DESC0_0_CPU_EGP_17 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_17 0x21200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_17 0xE66E1200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_17 Register DESC1_0_CPU_EGP_17 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_17 0x21204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_17 0xE66E1204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_17 Register DESC2_0_CPU_EGP_17 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_17 0x21208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_17 0xE66E1208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_17 Register DESC3_0_CPU_EGP_17 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_17 0x2120C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_17 0xE66E120Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_17 Register DESC0_1_CPU_EGP_17 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_17 0x21210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_17 0xE66E1210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_17 Register DESC1_1_CPU_EGP_17 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_17 0x21214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_17 0xE66E1214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_17 Register DESC2_1_CPU_EGP_17 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_17 0x21218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_17 0xE66E1218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_17 Register DESC3_1_CPU_EGP_17 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_17 0x2121C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_17 0xE66E121Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_2_CPU_EGP_17 Register DESC0_2_CPU_EGP_17 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_CPU_EGP_17 0x21220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_CPU_EGP_17 0xE66E1220u

//! Register Reset Value
#define DESC0_2_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_CPU_EGP_17 Register DESC1_2_CPU_EGP_17 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_CPU_EGP_17 0x21224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_CPU_EGP_17 0xE66E1224u

//! Register Reset Value
#define DESC1_2_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_CPU_EGP_17 Register DESC2_2_CPU_EGP_17 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_CPU_EGP_17 0x21228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_CPU_EGP_17 0xE66E1228u

//! Register Reset Value
#define DESC2_2_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_CPU_EGP_17 Register DESC3_2_CPU_EGP_17 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_CPU_EGP_17 0x2122C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_CPU_EGP_17 0xE66E122Cu

//! Register Reset Value
#define DESC3_2_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_3_CPU_EGP_17 Register DESC0_3_CPU_EGP_17 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_CPU_EGP_17 0x21230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_CPU_EGP_17 0xE66E1230u

//! Register Reset Value
#define DESC0_3_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_CPU_EGP_17 Register DESC1_3_CPU_EGP_17 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_CPU_EGP_17 0x21234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_CPU_EGP_17 0xE66E1234u

//! Register Reset Value
#define DESC1_3_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_CPU_EGP_17 Register DESC2_3_CPU_EGP_17 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_CPU_EGP_17 0x21238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_CPU_EGP_17 0xE66E1238u

//! Register Reset Value
#define DESC2_3_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_CPU_EGP_17 Register DESC3_3_CPU_EGP_17 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_CPU_EGP_17 0x2123C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_CPU_EGP_17 0xE66E123Cu

//! Register Reset Value
#define DESC3_3_CPU_EGP_17_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_CPU_EGP_17_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_CPU_EGP_17_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_CPU_EGP_18 Register CFG_CPU_EGP_18 - CPU Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_CPU_EGP_18 0x22000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_CPU_EGP_18 0xE66E2000u

//! Register Reset Value
#define CFG_CPU_EGP_18_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_18_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_CPU_EGP_18_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_18_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_18_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_18_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_CPU_EGP_18_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_18_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_18_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_18_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_CPU_EGP_18_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_18_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_18_BFBPEN_EN 0x1

//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_18_VMPOLICY_POS 3
//! Field VMPOLICY - VM Policy Enable
#define CFG_CPU_EGP_18_VMPOLICY_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_18_VMPOLICY_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_18_VMPOLICY_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_18_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_CPU_EGP_18_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_CPU_EGP_18_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_CPU_EGP_18_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_18_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_CPU_EGP_18_EPMAP_MASK 0xFF0000u

//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_18_POLICY_POS 24
//! Field POLICY - Policy Mapping for VM port
#define CFG_CPU_EGP_18_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_18 Register DQPC_CPU_EGP_18 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_18 0x22004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_18 0xE66E2004u

//! Register Reset Value
#define DQPC_CPU_EGP_18_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_18_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_18_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_CPU_EGP_18 Register IRNCR_CPU_EGP_18 - CPU Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_CPU_EGP_18 0x22020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_CPU_EGP_18 0xE66E2020u

//! Register Reset Value
#define IRNCR_CPU_EGP_18_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_18_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_CPU_EGP_18_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_18_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_18_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_18_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_CPU_EGP_18_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_CPU_EGP_18_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_CPU_EGP_18_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_CPU_EGP_18 Register IRNICR_CPU_EGP_18 - CPU Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_CPU_EGP_18 0x22024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_CPU_EGP_18 0xE66E2024u

//! Register Reset Value
#define IRNICR_CPU_EGP_18_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_18_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_CPU_EGP_18_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_18_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_CPU_EGP_18_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_CPU_EGP_18 Register IRNEN_CPU_EGP_18 - CPU Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_CPU_EGP_18 0x22028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_CPU_EGP_18 0xE66E2028u

//! Register Reset Value
#define IRNEN_CPU_EGP_18_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_18_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_CPU_EGP_18_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_18_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_18_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_18_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_CPU_EGP_18_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_CPU_EGP_18_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_CPU_EGP_18_DR_EN 0x1

//! @}

//! \defgroup DPTR_VCPU_EGP_1 Register DPTR_VCPU_EGP_1 - CPU Voice Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_VCPU_EGP_1 0x22030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_VCPU_EGP_1 0xE66E2030u

//! Register Reset Value
#define DPTR_VCPU_EGP_1_RST 0x00000003u

//! Field ND - Number of Descriptors
#define DPTR_VCPU_EGP_1_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_VCPU_EGP_1_ND_MASK 0x3u

//! Field DPTR - Descriptor Pointer
#define DPTR_VCPU_EGP_1_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_VCPU_EGP_1_DPTR_MASK 0x30000u

//! @}

//! \defgroup BPRC_CPU_EGP_18 Register BPRC_CPU_EGP_18 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_18 0x22034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_18 0xE66E2034u

//! Register Reset Value
#define BPRC_CPU_EGP_18_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_18_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_18_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_VCPU_EGP_18 Register BRPTR_VCPU_EGP_18 - Voice CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_VCPU_EGP_18 0x22038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_VCPU_EGP_18 0xE66E2038u

//! Register Reset Value
#define BRPTR_VCPU_EGP_18_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_VCPU_EGP_18_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_VCPU_EGP_18_PTRBR_MASK 0x3u

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_18_0 Register PTR_RTN_CPU_DW2_EGP_18_0 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_18_0 0x22100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_18_0 0xE66E2100u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_18_0_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_18_0_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_18_0_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_18_0 Register PTR_RTN_CPU_DW3_EGP_18_0 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_18_0 0x22104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_18_0 0xE66E2104u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_18_0_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_0_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_0_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_0_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_0_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_18_0_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_18_0_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_18_1 Register PTR_RTN_CPU_DW2_EGP_18_1 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_18_1 0x22110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_18_1 0xE66E2110u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_18_1_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_18_1_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_18_1_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_18_1 Register PTR_RTN_CPU_DW3_EGP_18_1 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_18_1 0x22114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_18_1 0xE66E2114u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_18_1_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_1_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_1_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_1_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_1_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_18_1_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_18_1_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_18_2 Register PTR_RTN_CPU_DW2_EGP_18_2 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_18_2 0x22120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_18_2 0xE66E2120u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_18_2_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_18_2_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_18_2_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_18_2 Register PTR_RTN_CPU_DW3_EGP_18_2 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_18_2 0x22124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_18_2 0xE66E2124u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_18_2_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_2_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_2_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_2_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_2_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_18_2_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_18_2_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup PTR_RTN_CPU_DW2_EGP_18_3 Register PTR_RTN_CPU_DW2_EGP_18_3 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW2_EGP_18_3 0x22130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW2_EGP_18_3 0xE66E2130u

//! Register Reset Value
#define PTR_RTN_CPU_DW2_EGP_18_3_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_18_3_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_CPU_DW2_EGP_18_3_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_CPU_DW3_EGP_18_3 Register PTR_RTN_CPU_DW3_EGP_18_3 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_CPU_DW3_EGP_18_3 0x22134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_CPU_DW3_EGP_18_3 0xE66E2134u

//! Register Reset Value
#define PTR_RTN_CPU_DW3_EGP_18_3_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_3_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_3_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_3_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_CPU_DW3_EGP_18_3_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_18_3_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_CPU_DW3_EGP_18_3_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_CPU_EGP_18 Register DESC0_0_CPU_EGP_18 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_CPU_EGP_18 0x22200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_CPU_EGP_18 0xE66E2200u

//! Register Reset Value
#define DESC0_0_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_CPU_EGP_18 Register DESC1_0_CPU_EGP_18 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_CPU_EGP_18 0x22204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_CPU_EGP_18 0xE66E2204u

//! Register Reset Value
#define DESC1_0_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_CPU_EGP_18 Register DESC2_0_CPU_EGP_18 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_CPU_EGP_18 0x22208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_CPU_EGP_18 0xE66E2208u

//! Register Reset Value
#define DESC2_0_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_CPU_EGP_18 Register DESC3_0_CPU_EGP_18 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_CPU_EGP_18 0x2220C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_CPU_EGP_18 0xE66E220Cu

//! Register Reset Value
#define DESC3_0_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_1_CPU_EGP_18 Register DESC0_1_CPU_EGP_18 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_CPU_EGP_18 0x22210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_CPU_EGP_18 0xE66E2210u

//! Register Reset Value
#define DESC0_1_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_CPU_EGP_18 Register DESC1_1_CPU_EGP_18 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_CPU_EGP_18 0x22214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_CPU_EGP_18 0xE66E2214u

//! Register Reset Value
#define DESC1_1_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_CPU_EGP_18 Register DESC2_1_CPU_EGP_18 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_CPU_EGP_18 0x22218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_CPU_EGP_18 0xE66E2218u

//! Register Reset Value
#define DESC2_1_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_CPU_EGP_18 Register DESC3_1_CPU_EGP_18 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_CPU_EGP_18 0x2221C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_CPU_EGP_18 0xE66E221Cu

//! Register Reset Value
#define DESC3_1_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_2_CPU_EGP_18 Register DESC0_2_CPU_EGP_18 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_CPU_EGP_18 0x22220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_CPU_EGP_18 0xE66E2220u

//! Register Reset Value
#define DESC0_2_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_CPU_EGP_18 Register DESC1_2_CPU_EGP_18 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_CPU_EGP_18 0x22224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_CPU_EGP_18 0xE66E2224u

//! Register Reset Value
#define DESC1_2_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_CPU_EGP_18 Register DESC2_2_CPU_EGP_18 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_CPU_EGP_18 0x22228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_CPU_EGP_18 0xE66E2228u

//! Register Reset Value
#define DESC2_2_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_CPU_EGP_18 Register DESC3_2_CPU_EGP_18 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_CPU_EGP_18 0x2222C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_CPU_EGP_18 0xE66E222Cu

//! Register Reset Value
#define DESC3_2_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC0_3_CPU_EGP_18 Register DESC0_3_CPU_EGP_18 - CPU Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_CPU_EGP_18 0x22230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_CPU_EGP_18 0xE66E2230u

//! Register Reset Value
#define DESC0_3_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_CPU_EGP_18 Register DESC1_3_CPU_EGP_18 - CPU Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_CPU_EGP_18 0x22234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_CPU_EGP_18 0xE66E2234u

//! Register Reset Value
#define DESC1_3_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_CPU_EGP_18 Register DESC2_3_CPU_EGP_18 - CPU Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_CPU_EGP_18 0x22238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_CPU_EGP_18 0xE66E2238u

//! Register Reset Value
#define DESC2_3_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_CPU_EGP_18 Register DESC3_3_CPU_EGP_18 - CPU Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_CPU_EGP_18 0x2223C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_CPU_EGP_18 0xE66E223Cu

//! Register Reset Value
#define DESC3_3_CPU_EGP_18_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_CPU_EGP_18_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_CPU_EGP_18_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup CFG_ACA_EGP_19 Register CFG_ACA_EGP_19 - CPU ACA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_ACA_EGP_19 0x23000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_ACA_EGP_19 0xE66E3000u

//! Register Reset Value
#define CFG_ACA_EGP_19_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_19_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_19_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_19_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_19_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_19_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_19_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_19_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_19_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_19_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_19_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_19_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_19_BFBPEN_EN 0x1

//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_19_DQBPEN_POS 3
//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_19_DQBPEN_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_19_DQBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_19_DQBPEN_EN 0x1

//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_19_BPRTNDETEN_POS 4
//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_19_BPRTNDETEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_19_BPRTNDETEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_19_BPRTNDETEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_19_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_19_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_19_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_19_DQPCEN_EN 0x1

//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_19_POOL_POS 12
//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_19_POOL_MASK 0xF000u

//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_19_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_19_EPMAP_MASK 0xFF0000u

//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_19_POLICY_POS 24
//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_19_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_19 Register DQPC_CPU_EGP_19 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_19 0x23004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_19 0xE66E3004u

//! Register Reset Value
#define DQPC_CPU_EGP_19_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_19_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_19_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_19 Register IRNCR_WCPU_EGP_19 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_19 0x23020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_19 0xE66E3020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_19_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_19_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_19_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_19_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_19_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_19_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_19_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_19_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_19_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_19_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_19_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_19_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_19_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_19 Register IRNICR_WCPU_EGP_19 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_19 0x23024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_19 0xE66E3024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_19_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_19_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_19_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_19_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_19_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_19_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_19_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_19 Register IRNEN_WCPU_EGP_19 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_19 0x23028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_19 0xE66E3028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_19_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_19_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_19_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_19_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_19_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_19_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_19_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_19_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_19_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_19_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_19_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_19_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_19_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_19 Register DPTR_CPU_EGP_19 - Special CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_19 0x23030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_19 0xE66E3030u

//! Register Reset Value
#define DPTR_CPU_EGP_19_RST 0x0000001Fu

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_19_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_19_ND_MASK 0x1Fu
//! Field ND - Number of Descriptors for C step
#define DPTR_CPU_EGP_19_ND_LGMC_MASK 0x3Fu

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_19_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_19_DPTR_MASK 0x1F0000u
//! Field DPTR - Descriptor Pointer for C step
#define DPTR_CPU_EGP_19_DPTR_LGMC_MASK 0x3F0000u

//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_19_CNT_POS 24
//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_19_CNT_MASK 0x1F000000u
//! Field CNT - Valid Descriptor Count for C step
#define DPTR_CPU_EGP_19_CNT_LGMC_MASK 0x3F000000u

//! @}

//! \defgroup BPRC_CPU_EGP_19 Register BPRC_CPU_EGP_19 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_19 0x23034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_19 0xE66E3034u

//! Register Reset Value
#define BPRC_CPU_EGP_19_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_19_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_19_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_SCPU_EGP_19 Register BRPTR_SCPU_EGP_19 - Special CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_SCPU_EGP_19 0x23038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_SCPU_EGP_19 0xE66E3038u

//! Register Reset Value
#define BRPTR_SCPU_EGP_19_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_19_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_19_PTRBR_MASK 0x1Fu

//! @}

//! \defgroup PTR_RTN_ACA_DW2_ERR_EGP_19 Register PTR_RTN_ACA_DW2_ERR_EGP_19 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW2_ERR_EGP_19 0x23180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW2_ERR_EGP_19 0xE66E3180u

//! Register Reset Value
#define PTR_RTN_ACA_DW2_ERR_EGP_19_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_19_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_19_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_ACA_DW3_ERR_EGP_19 Register PTR_RTN_ACA_DW3_ERR_EGP_19 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW3_ERR_EGP_19 0x23184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW3_ERR_EGP_19 0xE66E3184u

//! Register Reset Value
#define PTR_RTN_ACA_DW3_ERR_EGP_19_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_19_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_19_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_19_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_19_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_19_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_19_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup CFG_ACA_EGP_20 Register CFG_ACA_EGP_20 - CPU ACA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_ACA_EGP_20 0x24000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_ACA_EGP_20 0xE66E4000u

//! Register Reset Value
#define CFG_ACA_EGP_20_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_20_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_20_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_20_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_20_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_20_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_20_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_20_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_20_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_20_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_20_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_20_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_20_BFBPEN_EN 0x1

//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_20_DQBPEN_POS 3
//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_20_DQBPEN_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_20_DQBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_20_DQBPEN_EN 0x1

//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_20_BPRTNDETEN_POS 4
//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_20_BPRTNDETEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_20_BPRTNDETEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_20_BPRTNDETEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_20_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_20_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_20_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_20_DQPCEN_EN 0x1

//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_20_POOL_POS 12
//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_20_POOL_MASK 0xF000u

//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_20_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_20_EPMAP_MASK 0xFF0000u

//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_20_POLICY_POS 24
//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_20_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_20 Register DQPC_CPU_EGP_20 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_20 0x24004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_20 0xE66E4004u

//! Register Reset Value
#define DQPC_CPU_EGP_20_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_20_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_20_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_20 Register IRNCR_WCPU_EGP_20 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_20 0x24020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_20 0xE66E4020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_20_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_20_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_20_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_20_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_20_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_20_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_20_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_20_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_20_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_20_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_20_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_20_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_20_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_20 Register IRNICR_WCPU_EGP_20 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_20 0x24024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_20 0xE66E4024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_20_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_20_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_20_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_20_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_20_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_20_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_20_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_20 Register IRNEN_WCPU_EGP_20 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_20 0x24028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_20 0xE66E4028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_20_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_20_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_20_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_20_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_20_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_20_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_20_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_20_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_20_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_20_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_20_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_20_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_20_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_20 Register DPTR_CPU_EGP_20 - Special CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_20 0x24030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_20 0xE66E4030u

//! Register Reset Value
#define DPTR_CPU_EGP_20_RST 0x0000001Fu

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_20_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_20_ND_MASK 0x1Fu

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_20_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_20_DPTR_MASK 0x1F0000u

//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_20_CNT_POS 24
//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_20_CNT_MASK 0x1F000000u

//! @}

//! \defgroup BPRC_CPU_EGP_20 Register BPRC_CPU_EGP_20 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_20 0x24034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_20 0xE66E4034u

//! Register Reset Value
#define BPRC_CPU_EGP_20_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_20_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_20_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_SCPU_EGP_20 Register BRPTR_SCPU_EGP_20 - Special CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_SCPU_EGP_20 0x24038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_SCPU_EGP_20 0xE66E4038u

//! Register Reset Value
#define BRPTR_SCPU_EGP_20_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_20_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_20_PTRBR_MASK 0x1Fu

//! @}

//! \defgroup PTR_RTN_ACA_DW2_ERR_EGP_20 Register PTR_RTN_ACA_DW2_ERR_EGP_20 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW2_ERR_EGP_20 0x24180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW2_ERR_EGP_20 0xE66E4180u

//! Register Reset Value
#define PTR_RTN_ACA_DW2_ERR_EGP_20_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_20_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_20_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_ACA_DW3_ERR_EGP_20 Register PTR_RTN_ACA_DW3_ERR_EGP_20 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW3_ERR_EGP_20 0x24184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW3_ERR_EGP_20 0xE66E4184u

//! Register Reset Value
#define PTR_RTN_ACA_DW3_ERR_EGP_20_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_20_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_20_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_20_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_20_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_20_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_20_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup CFG_ACA_EGP_21 Register CFG_ACA_EGP_21 - CPU ACA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_ACA_EGP_21 0x25000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_ACA_EGP_21 0xE66E5000u

//! Register Reset Value
#define CFG_ACA_EGP_21_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_21_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_21_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_21_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_21_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_21_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_21_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_21_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_21_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_21_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_21_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_21_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_21_BFBPEN_EN 0x1

//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_21_DQBPEN_POS 3
//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_21_DQBPEN_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_21_DQBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_21_DQBPEN_EN 0x1

//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_21_BPRTNDETEN_POS 4
//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_21_BPRTNDETEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_21_BPRTNDETEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_21_BPRTNDETEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_21_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_21_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_21_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_21_DQPCEN_EN 0x1

//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_21_POOL_POS 12
//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_21_POOL_MASK 0xF000u

//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_21_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_21_EPMAP_MASK 0xFF0000u

//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_21_POLICY_POS 24
//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_21_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_21 Register DQPC_CPU_EGP_21 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_21 0x25004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_21 0xE66E5004u

//! Register Reset Value
#define DQPC_CPU_EGP_21_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_21_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_21_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_21 Register IRNCR_WCPU_EGP_21 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_21 0x25020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_21 0xE66E5020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_21_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_21_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_21_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_21_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_21_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_21_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_21_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_21_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_21_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_21_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_21_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_21_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_21_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_21 Register IRNICR_WCPU_EGP_21 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_21 0x25024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_21 0xE66E5024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_21_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_21_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_21_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_21_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_21_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_21_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_21_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_21 Register IRNEN_WCPU_EGP_21 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_21 0x25028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_21 0xE66E5028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_21_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_21_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_21_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_21_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_21_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_21_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_21_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_21_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_21_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_21_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_21_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_21_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_21_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_21 Register DPTR_CPU_EGP_21 - Special CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_21 0x25030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_21 0xE66E5030u

//! Register Reset Value
#define DPTR_CPU_EGP_21_RST 0x0000001Fu

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_21_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_21_ND_MASK 0x1Fu

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_21_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_21_DPTR_MASK 0x1F0000u

//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_21_CNT_POS 24
//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_21_CNT_MASK 0x1F000000u

//! @}

//! \defgroup BPRC_CPU_EGP_21 Register BPRC_CPU_EGP_21 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_21 0x25034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_21 0xE66E5034u

//! Register Reset Value
#define BPRC_CPU_EGP_21_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_21_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_21_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_SCPU_EGP_21 Register BRPTR_SCPU_EGP_21 - Special CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_SCPU_EGP_21 0x25038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_SCPU_EGP_21 0xE66E5038u

//! Register Reset Value
#define BRPTR_SCPU_EGP_21_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_21_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_21_PTRBR_MASK 0x1Fu

//! @}

//! \defgroup PTR_RTN_ACA_DW2_ERR_EGP_21 Register PTR_RTN_ACA_DW2_ERR_EGP_21 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW2_ERR_EGP_21 0x25180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW2_ERR_EGP_21 0xE66E5180u

//! Register Reset Value
#define PTR_RTN_ACA_DW2_ERR_EGP_21_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_21_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_21_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_ACA_DW3_ERR_EGP_21 Register PTR_RTN_ACA_DW3_ERR_EGP_21 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW3_ERR_EGP_21 0x25184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW3_ERR_EGP_21 0xE66E5184u

//! Register Reset Value
#define PTR_RTN_ACA_DW3_ERR_EGP_21_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_21_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_21_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_21_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_21_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_21_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_21_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup CFG_ACA_EGP_22 Register CFG_ACA_EGP_22 - CPU ACA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_ACA_EGP_22 0x26000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_ACA_EGP_22 0xE66E6000u

//! Register Reset Value
#define CFG_ACA_EGP_22_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_22_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_22_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_22_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_22_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_22_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_22_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_22_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_22_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_22_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_22_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_22_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_22_BFBPEN_EN 0x1

//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_22_DQBPEN_POS 3
//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_22_DQBPEN_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_22_DQBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_22_DQBPEN_EN 0x1

//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_22_BPRTNDETEN_POS 4
//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_22_BPRTNDETEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_22_BPRTNDETEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_22_BPRTNDETEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_22_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_22_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_22_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_22_DQPCEN_EN 0x1

//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_22_POOL_POS 12
//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_22_POOL_MASK 0xF000u

//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_22_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_22_EPMAP_MASK 0xFF0000u

//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_22_POLICY_POS 24
//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_22_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_22 Register DQPC_CPU_EGP_22 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_22 0x26004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_22 0xE66E6004u

//! Register Reset Value
#define DQPC_CPU_EGP_22_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_22_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_22_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_22 Register IRNCR_WCPU_EGP_22 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_22 0x26020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_22 0xE66E6020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_22_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_22_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_22_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_22_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_22_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_22_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_22_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_22_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_22_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_22_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_22_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_22_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_22_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_22 Register IRNICR_WCPU_EGP_22 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_22 0x26024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_22 0xE66E6024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_22_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_22_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_22_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_22_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_22_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_22_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_22_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_22 Register IRNEN_WCPU_EGP_22 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_22 0x26028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_22 0xE66E6028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_22_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_22_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_22_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_22_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_22_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_22_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_22_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_22_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_22_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_22_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_22_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_22_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_22_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_22 Register DPTR_CPU_EGP_22 - Special CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_22 0x26030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_22 0xE66E6030u

//! Register Reset Value
#define DPTR_CPU_EGP_22_RST 0x0000001Fu

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_22_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_22_ND_MASK 0x1Fu

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_22_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_22_DPTR_MASK 0x1F0000u

//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_22_CNT_POS 24
//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_22_CNT_MASK 0x1F000000u

//! @}

//! \defgroup BPRC_CPU_EGP_22 Register BPRC_CPU_EGP_22 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_22 0x26034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_22 0xE66E6034u

//! Register Reset Value
#define BPRC_CPU_EGP_22_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_22_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_22_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_SCPU_EGP_22 Register BRPTR_SCPU_EGP_22 - Special CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_SCPU_EGP_22 0x26038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_SCPU_EGP_22 0xE66E6038u

//! Register Reset Value
#define BRPTR_SCPU_EGP_22_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_22_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_22_PTRBR_MASK 0x1Fu

//! @}

//! \defgroup PTR_RTN_ACA_DW2_ERR_EGP_22 Register PTR_RTN_ACA_DW2_ERR_EGP_22 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW2_ERR_EGP_22 0x26180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW2_ERR_EGP_22 0xE66E6180u

//! Register Reset Value
#define PTR_RTN_ACA_DW2_ERR_EGP_22_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_22_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_22_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_ACA_DW3_ERR_EGP_22 Register PTR_RTN_ACA_DW3_ERR_EGP_22 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW3_ERR_EGP_22 0x26184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW3_ERR_EGP_22 0xE66E6184u

//! Register Reset Value
#define PTR_RTN_ACA_DW3_ERR_EGP_22_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_22_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_22_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_22_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_22_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_22_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_22_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup CFG_ACA_EGP_23 Register CFG_ACA_EGP_23 - CPU ACA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_ACA_EGP_23 0x27000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_ACA_EGP_23 0xE66E7000u

//! Register Reset Value
#define CFG_ACA_EGP_23_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_23_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_23_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_23_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_23_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_23_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_23_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_23_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_23_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_23_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_23_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_23_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_23_BFBPEN_EN 0x1

//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_23_DQBPEN_POS 3
//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_23_DQBPEN_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_23_DQBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_23_DQBPEN_EN 0x1

//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_23_BPRTNDETEN_POS 4
//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_23_BPRTNDETEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_23_BPRTNDETEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_23_BPRTNDETEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_23_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_23_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_23_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_23_DQPCEN_EN 0x1

//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_23_POOL_POS 12
//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_23_POOL_MASK 0xF000u

//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_23_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_23_EPMAP_MASK 0xFF0000u

//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_23_POLICY_POS 24
//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_23_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_23 Register DQPC_CPU_EGP_23 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_23 0x27004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_23 0xE66E7004u

//! Register Reset Value
#define DQPC_CPU_EGP_23_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_23_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_23_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_23 Register IRNCR_WCPU_EGP_23 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_23 0x27020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_23 0xE66E7020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_23_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_23_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_23_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_23_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_23_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_23_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_23_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_23_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_23_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_23_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_23_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_23_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_23_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_23 Register IRNICR_WCPU_EGP_23 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_23 0x27024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_23 0xE66E7024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_23_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_23_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_23_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_23_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_23_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_23_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_23_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_23 Register IRNEN_WCPU_EGP_23 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_23 0x27028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_23 0xE66E7028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_23_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_23_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_23_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_23_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_23_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_23_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_23_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_23_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_23_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_23_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_23_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_23_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_23_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_23 Register DPTR_CPU_EGP_23 - Special CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_23 0x27030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_23 0xE66E7030u

//! Register Reset Value
#define DPTR_CPU_EGP_23_RST 0x0000001Fu

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_23_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_23_ND_MASK 0x1Fu

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_23_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_23_DPTR_MASK 0x1F0000u

//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_23_CNT_POS 24
//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_23_CNT_MASK 0x1F000000u

//! @}

//! \defgroup BPRC_CPU_EGP_23 Register BPRC_CPU_EGP_23 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_23 0x27034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_23 0xE66E7034u

//! Register Reset Value
#define BPRC_CPU_EGP_23_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_23_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_23_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_SCPU_EGP_23 Register BRPTR_SCPU_EGP_23 - Special CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_SCPU_EGP_23 0x27038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_SCPU_EGP_23 0xE66E7038u

//! Register Reset Value
#define BRPTR_SCPU_EGP_23_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_23_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_23_PTRBR_MASK 0x1Fu

//! @}

//! \defgroup PTR_RTN_ACA_DW2_ERR_EGP_23 Register PTR_RTN_ACA_DW2_ERR_EGP_23 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW2_ERR_EGP_23 0x27180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW2_ERR_EGP_23 0xE66E7180u

//! Register Reset Value
#define PTR_RTN_ACA_DW2_ERR_EGP_23_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_23_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_23_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_ACA_DW3_ERR_EGP_23 Register PTR_RTN_ACA_DW3_ERR_EGP_23 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW3_ERR_EGP_23 0x27184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW3_ERR_EGP_23 0xE66E7184u

//! Register Reset Value
#define PTR_RTN_ACA_DW3_ERR_EGP_23_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_23_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_23_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_23_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_23_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_23_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_23_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup CFG_ACA_EGP_24 Register CFG_ACA_EGP_24 - CPU ACA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_ACA_EGP_24 0x28000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_ACA_EGP_24 0xE66E8000u

//! Register Reset Value
#define CFG_ACA_EGP_24_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_24_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_24_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_24_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_24_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_24_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_24_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_24_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_24_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_24_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_24_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_24_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_24_BFBPEN_EN 0x1

//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_24_DQBPEN_POS 3
//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_24_DQBPEN_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_24_DQBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_24_DQBPEN_EN 0x1

//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_24_BPRTNDETEN_POS 4
//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_24_BPRTNDETEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_24_BPRTNDETEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_24_BPRTNDETEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_24_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_24_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_24_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_24_DQPCEN_EN 0x1

//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_24_POOL_POS 12
//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_24_POOL_MASK 0xF000u

//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_24_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_24_EPMAP_MASK 0xFF0000u

//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_24_POLICY_POS 24
//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_24_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_24 Register DQPC_CPU_EGP_24 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_24 0x28004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_24 0xE66E8004u

//! Register Reset Value
#define DQPC_CPU_EGP_24_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_24_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_24_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_24 Register IRNCR_WCPU_EGP_24 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_24 0x28020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_24 0xE66E8020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_24_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_24_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_24_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_24_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_24_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_24_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_24_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_24_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_24_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_24_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_24_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_24_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_24_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_24 Register IRNICR_WCPU_EGP_24 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_24 0x28024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_24 0xE66E8024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_24_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_24_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_24_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_24_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_24_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_24_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_24_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_24 Register IRNEN_WCPU_EGP_24 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_24 0x28028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_24 0xE66E8028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_24_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_24_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_24_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_24_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_24_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_24_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_24_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_24_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_24_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_24_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_24_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_24_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_24_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_24 Register DPTR_CPU_EGP_24 - Special CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_24 0x28030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_24 0xE66E8030u

//! Register Reset Value
#define DPTR_CPU_EGP_24_RST 0x0000001Fu

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_24_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_24_ND_MASK 0x1Fu

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_24_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_24_DPTR_MASK 0x1F0000u

//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_24_CNT_POS 24
//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_24_CNT_MASK 0x1F000000u

//! @}

//! \defgroup BPRC_CPU_EGP_24 Register BPRC_CPU_EGP_24 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_24 0x28034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_24 0xE66E8034u

//! Register Reset Value
#define BPRC_CPU_EGP_24_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_24_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_24_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_SCPU_EGP_24 Register BRPTR_SCPU_EGP_24 - Special CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_SCPU_EGP_24 0x28038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_SCPU_EGP_24 0xE66E8038u

//! Register Reset Value
#define BRPTR_SCPU_EGP_24_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_24_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_24_PTRBR_MASK 0x1Fu

//! @}

//! \defgroup PTR_RTN_ACA_DW2_ERR_EGP_24 Register PTR_RTN_ACA_DW2_ERR_EGP_24 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW2_ERR_EGP_24 0x28180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW2_ERR_EGP_24 0xE66E8180u

//! Register Reset Value
#define PTR_RTN_ACA_DW2_ERR_EGP_24_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_24_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_24_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_ACA_DW3_ERR_EGP_24 Register PTR_RTN_ACA_DW3_ERR_EGP_24 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW3_ERR_EGP_24 0x28184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW3_ERR_EGP_24 0xE66E8184u

//! Register Reset Value
#define PTR_RTN_ACA_DW3_ERR_EGP_24_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_24_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_24_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_24_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_24_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_24_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_24_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup CFG_ACA_EGP_25 Register CFG_ACA_EGP_25 - CPU ACA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_ACA_EGP_25 0x29000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_ACA_EGP_25 0xE66E9000u

//! Register Reset Value
#define CFG_ACA_EGP_25_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_25_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_25_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_25_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_25_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_25_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_25_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_25_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_25_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_25_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_25_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_25_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_25_BFBPEN_EN 0x1

//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_25_DQBPEN_POS 3
//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_25_DQBPEN_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_25_DQBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_25_DQBPEN_EN 0x1

//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_25_BPRTNDETEN_POS 4
//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_25_BPRTNDETEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_25_BPRTNDETEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_25_BPRTNDETEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_25_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_25_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_25_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_25_DQPCEN_EN 0x1

//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_25_POOL_POS 12
//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_25_POOL_MASK 0xF000u

//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_25_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_25_EPMAP_MASK 0xFF0000u

//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_25_POLICY_POS 24
//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_25_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_25 Register DQPC_CPU_EGP_25 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_25 0x29004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_25 0xE66E9004u

//! Register Reset Value
#define DQPC_CPU_EGP_25_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_25_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_25_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_25 Register IRNCR_WCPU_EGP_25 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_25 0x29020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_25 0xE66E9020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_25_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_25_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_25_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_25_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_25_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_25_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_25_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_25_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_25_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_25_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_25_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_25_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_25_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_25 Register IRNICR_WCPU_EGP_25 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_25 0x29024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_25 0xE66E9024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_25_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_25_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_25_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_25_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_25_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_25_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_25_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_25 Register IRNEN_WCPU_EGP_25 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_25 0x29028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_25 0xE66E9028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_25_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_25_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_25_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_25_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_25_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_25_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_25_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_25_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_25_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_25_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_25_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_25_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_25_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_25 Register DPTR_CPU_EGP_25 - Special CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_25 0x29030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_25 0xE66E9030u

//! Register Reset Value
#define DPTR_CPU_EGP_25_RST 0x0000001Fu

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_25_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_25_ND_MASK 0x1Fu

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_25_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_25_DPTR_MASK 0x1F0000u

//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_25_CNT_POS 24
//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_25_CNT_MASK 0x1F000000u

//! @}

//! \defgroup BPRC_CPU_EGP_25 Register BPRC_CPU_EGP_25 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_25 0x29034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_25 0xE66E9034u

//! Register Reset Value
#define BPRC_CPU_EGP_25_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_25_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_25_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_SCPU_EGP_25 Register BRPTR_SCPU_EGP_25 - Special CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_SCPU_EGP_25 0x29038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_SCPU_EGP_25 0xE66E9038u

//! Register Reset Value
#define BRPTR_SCPU_EGP_25_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_25_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_25_PTRBR_MASK 0x1Fu

//! @}

//! \defgroup PTR_RTN_ACA_DW2_ERR_EGP_25 Register PTR_RTN_ACA_DW2_ERR_EGP_25 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW2_ERR_EGP_25 0x29180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW2_ERR_EGP_25 0xE66E9180u

//! Register Reset Value
#define PTR_RTN_ACA_DW2_ERR_EGP_25_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_25_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_25_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_ACA_DW3_ERR_EGP_25 Register PTR_RTN_ACA_DW3_ERR_EGP_25 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW3_ERR_EGP_25 0x29184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW3_ERR_EGP_25 0xE66E9184u

//! Register Reset Value
#define PTR_RTN_ACA_DW3_ERR_EGP_25_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_25_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_25_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_25_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_25_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_25_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_25_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup CFG_ACA_EGP_26 Register CFG_ACA_EGP_26 - CPU ACA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_ACA_EGP_26 0x2A000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_ACA_EGP_26 0xE66EA000u

//! Register Reset Value
#define CFG_ACA_EGP_26_RST 0x00000000u

//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_26_DQREQ_POS 0
//! Field DQREQ - Enable CPU Dequeue Request
#define CFG_ACA_EGP_26_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_26_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_26_DQREQ_EN 0x1

//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_26_BUFRTN_POS 1
//! Field BUFRTN - Enable CPU Buffer Return
#define CFG_ACA_EGP_26_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_26_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_26_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_26_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_ACA_EGP_26_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_26_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_26_BFBPEN_EN 0x1

//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_26_DQBPEN_POS 3
//! Field DQBPEN - Dequeue Back Pressure Enable
#define CFG_ACA_EGP_26_DQBPEN_MASK 0x8u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_26_DQBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_26_DQBPEN_EN 0x1

//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_26_BPRTNDETEN_POS 4
//! Field BPRTNDETEN - Buffer Pointer Pool Policy Detect Enable
#define CFG_ACA_EGP_26_BPRTNDETEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_26_BPRTNDETEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_26_BPRTNDETEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_26_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_ACA_EGP_26_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_ACA_EGP_26_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_ACA_EGP_26_DQPCEN_EN 0x1

//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_26_POOL_POS 12
//! Field POOL - Base Pool Mapping for ACA/DC Port
#define CFG_ACA_EGP_26_POOL_MASK 0xF000u

//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_26_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_ACA_EGP_26_EPMAP_MASK 0xFF0000u

//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_26_POLICY_POS 24
//! Field POLICY - Base Policy Mapping for ACA/DC Port
#define CFG_ACA_EGP_26_POLICY_MASK 0xFF000000u

//! @}

//! \defgroup DQPC_CPU_EGP_26 Register DQPC_CPU_EGP_26 - CPU Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_CPU_EGP_26 0x2A004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_CPU_EGP_26 0xE66EA004u

//! Register Reset Value
#define DQPC_CPU_EGP_26_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_26_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_CPU_EGP_26_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_WCPU_EGP_26 Register IRNCR_WCPU_EGP_26 - ACA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_WCPU_EGP_26 0x2A020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_WCPU_EGP_26 0xE66EA020u

//! Register Reset Value
#define IRNCR_WCPU_EGP_26_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_26_PR_POS 0
//! Field PR - Pointer Ready
#define IRNCR_WCPU_EGP_26_PR_MASK 0x1u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_26_PR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_26_PR_INTOCC 0x1

//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_26_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_WCPU_EGP_26_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_26_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_26_DR_INTOCC 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_26_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNCR_WCPU_EGP_26_BPRTNERR_MASK 0x4u
//! Constant NUL - NULL
#define CONST_IRNCR_WCPU_EGP_26_BPRTNERR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_WCPU_EGP_26_BPRTNERR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_WCPU_EGP_26 Register IRNICR_WCPU_EGP_26 - ACA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_WCPU_EGP_26 0x2A024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_WCPU_EGP_26 0xE66EA024u

//! Register Reset Value
#define IRNICR_WCPU_EGP_26_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_26_PR_POS 0
//! Field PR - Pointer Ready
#define IRNICR_WCPU_EGP_26_PR_MASK 0x1u

//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_26_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_WCPU_EGP_26_DR_MASK 0x2u

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_26_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNICR_WCPU_EGP_26_BPRTNERR_MASK 0x4u

//! @}

//! \defgroup IRNEN_WCPU_EGP_26 Register IRNEN_WCPU_EGP_26 - ACA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_WCPU_EGP_26 0x2A028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_WCPU_EGP_26 0xE66EA028u

//! Register Reset Value
#define IRNEN_WCPU_EGP_26_RST 0x00000000u

//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_26_PR_POS 0
//! Field PR - Pointer Ready
#define IRNEN_WCPU_EGP_26_PR_MASK 0x1u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_26_PR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_26_PR_EN 0x1

//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_26_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_WCPU_EGP_26_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_26_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_26_DR_EN 0x1

//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_26_BPRTNERR_POS 2
//! Field BPRTNERR - Buffer Pointer Return Error
#define IRNEN_WCPU_EGP_26_BPRTNERR_MASK 0x4u
//! Constant DIS - DIS
#define CONST_IRNEN_WCPU_EGP_26_BPRTNERR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_WCPU_EGP_26_BPRTNERR_EN 0x1

//! @}

//! \defgroup DPTR_CPU_EGP_26 Register DPTR_CPU_EGP_26 - Special CPU Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_CPU_EGP_26 0x2A030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_CPU_EGP_26 0xE66EA030u

//! Register Reset Value
#define DPTR_CPU_EGP_26_RST 0x0000001Fu

//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_26_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_CPU_EGP_26_ND_MASK 0x1Fu

//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_26_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_CPU_EGP_26_DPTR_MASK 0x1F0000u

//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_26_CNT_POS 24
//! Field CNT - Valid Descriptor Count
#define DPTR_CPU_EGP_26_CNT_MASK 0x1F000000u

//! @}

//! \defgroup BPRC_CPU_EGP_26 Register BPRC_CPU_EGP_26 - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_CPU_EGP_26 0x2A034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_CPU_EGP_26 0xE66EA034u

//! Register Reset Value
#define BPRC_CPU_EGP_26_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_26_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_CPU_EGP_26_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup BRPTR_SCPU_EGP_26 Register BRPTR_SCPU_EGP_26 - Special CPU Egress Port Buffer Return Pointer
//! @{

//! Register Offset (relative)
#define BRPTR_SCPU_EGP_26 0x2A038
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BRPTR_SCPU_EGP_26 0xE66EA038u

//! Register Reset Value
#define BRPTR_SCPU_EGP_26_RST 0x00000000u

//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_26_PTRBR_POS 0
//! Field PTRBR - Pointer of Buffer Return
#define BRPTR_SCPU_EGP_26_PTRBR_MASK 0x1Fu

//! @}

//! \defgroup PTR_RTN_ACA_DW2_ERR_EGP_26 Register PTR_RTN_ACA_DW2_ERR_EGP_26 - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW2_ERR_EGP_26 0x2A180
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW2_ERR_EGP_26 0xE66EA180u

//! Register Reset Value
#define PTR_RTN_ACA_DW2_ERR_EGP_26_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_26_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_ACA_DW2_ERR_EGP_26_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_ACA_DW3_ERR_EGP_26 Register PTR_RTN_ACA_DW3_ERR_EGP_26 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_ACA_DW3_ERR_EGP_26 0x2A184
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_ACA_DW3_ERR_EGP_26 0xE66EA184u

//! Register Reset Value
#define PTR_RTN_ACA_DW3_ERR_EGP_26_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_26_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_26_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_26_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_ACA_DW3_ERR_EGP_26_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_26_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_ACA_DW3_ERR_EGP_26_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup CFG_DMA_EGP_27 Register CFG_DMA_EGP_27 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_27 0x2C000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_27 0xE66EC000u

//! Register Reset Value
#define CFG_DMA_EGP_27_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_27_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_27_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_27_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_27_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_27_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_27_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_27_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_27_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_27_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_27_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_27_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_27_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_27_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_27_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_27_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_27_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_27_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_27_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_27_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_27_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_27_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_27_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_27_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_27_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_27_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_27_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_27_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_27_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_27_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_27_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_27_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_27_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_27_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_27_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_27_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_27_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_27_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_27_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_27_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_27_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_27_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_27_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_27_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_27_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_27_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_27_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_27 Register DQPC_DMA_EGP_27 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_27 0x2C004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_27 0xE66EC004u

//! Register Reset Value
#define DQPC_DMA_EGP_27_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_27_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_27_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_27 Register IRNCR_DMA_EGP_27 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_27 0x2C020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_27 0xE66EC020u

//! Register Reset Value
#define IRNCR_DMA_EGP_27_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_27_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_27_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_27_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_27_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_27 Register IRNICR_DMA_EGP_27 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_27 0x2C024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_27 0xE66EC024u

//! Register Reset Value
#define IRNICR_DMA_EGP_27_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_27_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_27_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_27 Register IRNEN_DMA_EGP_27 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_27 0x2C028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_27 0xE66EC028u

//! Register Reset Value
#define IRNEN_DMA_EGP_27_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_27_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_27_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_27_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_27_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_27 Register DPTR_DMA_EGP_27 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_27 0x2C030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_27 0xE66EC030u

//! Register Reset Value
#define DPTR_DMA_EGP_27_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_27_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_27_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_27_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_27_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_27_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_27_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_28 Register CFG_DMA_EGP_28 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_28 0x2C100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_28 0xE66EC100u

//! Register Reset Value
#define CFG_DMA_EGP_28_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_28_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_28_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_28_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_28_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_28_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_28_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_28_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_28_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_28_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_28_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_28_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_28_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_28_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_28_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_28_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_28_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_28_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_28_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_28_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_28_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_28_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_28_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_28_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_28_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_28_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_28_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_28_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_28_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_28_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_28_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_28_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_28_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_28_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_28_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_28_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_28_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_28_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_28_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_28_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_28_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_28_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_28_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_28_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_28_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_28_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_28_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_28 Register DQPC_DMA_EGP_28 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_28 0x2C104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_28 0xE66EC104u

//! Register Reset Value
#define DQPC_DMA_EGP_28_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_28_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_28_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_28 Register IRNCR_DMA_EGP_28 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_28 0x2C120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_28 0xE66EC120u

//! Register Reset Value
#define IRNCR_DMA_EGP_28_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_28_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_28_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_28_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_28_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_28 Register IRNICR_DMA_EGP_28 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_28 0x2C124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_28 0xE66EC124u

//! Register Reset Value
#define IRNICR_DMA_EGP_28_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_28_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_28_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_28 Register IRNEN_DMA_EGP_28 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_28 0x2C128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_28 0xE66EC128u

//! Register Reset Value
#define IRNEN_DMA_EGP_28_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_28_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_28_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_28_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_28_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_28 Register DPTR_DMA_EGP_28 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_28 0x2C130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_28 0xE66EC130u

//! Register Reset Value
#define DPTR_DMA_EGP_28_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_28_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_28_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_28_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_28_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_28_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_28_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_29 Register CFG_DMA_EGP_29 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_29 0x2C200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_29 0xE66EC200u

//! Register Reset Value
#define CFG_DMA_EGP_29_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_29_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_29_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_29_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_29_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_29_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_29_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_29_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_29_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_29_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_29_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_29_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_29_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_29_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_29_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_29_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_29_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_29_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_29_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_29_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_29_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_29_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_29_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_29_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_29_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_29_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_29_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_29_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_29_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_29_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_29_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_29_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_29_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_29_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_29_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_29_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_29_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_29_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_29_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_29_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_29_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_29_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_29_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_29_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_29_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_29_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_29_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_29 Register DQPC_DMA_EGP_29 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_29 0x2C204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_29 0xE66EC204u

//! Register Reset Value
#define DQPC_DMA_EGP_29_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_29_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_29_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_29 Register IRNCR_DMA_EGP_29 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_29 0x2C220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_29 0xE66EC220u

//! Register Reset Value
#define IRNCR_DMA_EGP_29_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_29_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_29_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_29_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_29_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_29 Register IRNICR_DMA_EGP_29 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_29 0x2C224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_29 0xE66EC224u

//! Register Reset Value
#define IRNICR_DMA_EGP_29_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_29_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_29_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_29 Register IRNEN_DMA_EGP_29 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_29 0x2C228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_29 0xE66EC228u

//! Register Reset Value
#define IRNEN_DMA_EGP_29_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_29_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_29_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_29_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_29_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_29 Register DPTR_DMA_EGP_29 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_29 0x2C230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_29 0xE66EC230u

//! Register Reset Value
#define DPTR_DMA_EGP_29_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_29_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_29_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_29_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_29_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_29_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_29_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_30 Register CFG_DMA_EGP_30 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_30 0x2C300
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_30 0xE66EC300u

//! Register Reset Value
#define CFG_DMA_EGP_30_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_30_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_30_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_30_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_30_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_30_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_30_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_30_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_30_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_30_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_30_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_30_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_30_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_30_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_30_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_30_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_30_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_30_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_30_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_30_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_30_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_30_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_30_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_30_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_30_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_30_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_30_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_30_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_30_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_30_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_30_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_30_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_30_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_30_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_30_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_30_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_30_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_30_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_30_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_30_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_30_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_30_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_30_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_30_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_30_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_30_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_30_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_30 Register DQPC_DMA_EGP_30 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_30 0x2C304
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_30 0xE66EC304u

//! Register Reset Value
#define DQPC_DMA_EGP_30_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_30_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_30_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_30 Register IRNCR_DMA_EGP_30 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_30 0x2C320
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_30 0xE66EC320u

//! Register Reset Value
#define IRNCR_DMA_EGP_30_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_30_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_30_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_30_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_30_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_30 Register IRNICR_DMA_EGP_30 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_30 0x2C324
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_30 0xE66EC324u

//! Register Reset Value
#define IRNICR_DMA_EGP_30_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_30_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_30_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_30 Register IRNEN_DMA_EGP_30 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_30 0x2C328
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_30 0xE66EC328u

//! Register Reset Value
#define IRNEN_DMA_EGP_30_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_30_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_30_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_30_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_30_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_30 Register DPTR_DMA_EGP_30 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_30 0x2C330
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_30 0xE66EC330u

//! Register Reset Value
#define DPTR_DMA_EGP_30_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_30_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_30_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_30_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_30_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_30_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_30_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_31 Register CFG_DMA_EGP_31 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_31 0x2C400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_31 0xE66EC400u

//! Register Reset Value
#define CFG_DMA_EGP_31_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_31_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_31_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_31_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_31_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_31_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_31_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_31_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_31_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_31_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_31_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_31_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_31_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_31_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_31_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_31_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_31_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_31_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_31_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_31_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_31_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_31_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_31_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_31_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_31_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_31_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_31_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_31_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_31_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_31_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_31_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_31_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_31_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_31_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_31_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_31_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_31_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_31_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_31_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_31_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_31_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_31_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_31_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_31_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_31_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_31_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_31_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_31 Register DQPC_DMA_EGP_31 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_31 0x2C404
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_31 0xE66EC404u

//! Register Reset Value
#define DQPC_DMA_EGP_31_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_31_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_31_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_31 Register IRNCR_DMA_EGP_31 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_31 0x2C420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_31 0xE66EC420u

//! Register Reset Value
#define IRNCR_DMA_EGP_31_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_31_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_31_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_31_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_31_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_31 Register IRNICR_DMA_EGP_31 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_31 0x2C424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_31 0xE66EC424u

//! Register Reset Value
#define IRNICR_DMA_EGP_31_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_31_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_31_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_31 Register IRNEN_DMA_EGP_31 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_31 0x2C428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_31 0xE66EC428u

//! Register Reset Value
#define IRNEN_DMA_EGP_31_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_31_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_31_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_31_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_31_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_31 Register DPTR_DMA_EGP_31 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_31 0x2C430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_31 0xE66EC430u

//! Register Reset Value
#define DPTR_DMA_EGP_31_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_31_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_31_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_31_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_31_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_31_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_31_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_32 Register CFG_DMA_EGP_32 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_32 0x2C500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_32 0xE66EC500u

//! Register Reset Value
#define CFG_DMA_EGP_32_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_32_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_32_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_32_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_32_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_32_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_32_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_32_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_32_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_32_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_32_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_32_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_32_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_32_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_32_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_32_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_32_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_32_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_32_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_32_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_32_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_32_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_32_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_32_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_32_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_32_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_32_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_32_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_32_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_32_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_32_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_32_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_32_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_32_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_32_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_32_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_32_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_32_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_32_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_32_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_32_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_32_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_32_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_32_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_32_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_32_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_32_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_32 Register DQPC_DMA_EGP_32 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_32 0x2C504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_32 0xE66EC504u

//! Register Reset Value
#define DQPC_DMA_EGP_32_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_32_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_32_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_32 Register IRNCR_DMA_EGP_32 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_32 0x2C520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_32 0xE66EC520u

//! Register Reset Value
#define IRNCR_DMA_EGP_32_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_32_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_32_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_32_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_32_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_32 Register IRNICR_DMA_EGP_32 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_32 0x2C524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_32 0xE66EC524u

//! Register Reset Value
#define IRNICR_DMA_EGP_32_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_32_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_32_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_32 Register IRNEN_DMA_EGP_32 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_32 0x2C528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_32 0xE66EC528u

//! Register Reset Value
#define IRNEN_DMA_EGP_32_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_32_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_32_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_32_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_32_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_32 Register DPTR_DMA_EGP_32 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_32 0x2C530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_32 0xE66EC530u

//! Register Reset Value
#define DPTR_DMA_EGP_32_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_32_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_32_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_32_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_32_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_32_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_32_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_33 Register CFG_DMA_EGP_33 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_33 0x2C600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_33 0xE66EC600u

//! Register Reset Value
#define CFG_DMA_EGP_33_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_33_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_33_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_33_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_33_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_33_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_33_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_33_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_33_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_33_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_33_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_33_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_33_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_33_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_33_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_33_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_33_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_33_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_33_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_33_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_33_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_33_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_33_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_33_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_33_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_33_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_33_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_33_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_33_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_33_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_33_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_33_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_33_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_33_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_33_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_33_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_33_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_33_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_33_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_33_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_33_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_33_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_33_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_33_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_33_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_33_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_33_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_33 Register DQPC_DMA_EGP_33 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_33 0x2C604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_33 0xE66EC604u

//! Register Reset Value
#define DQPC_DMA_EGP_33_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_33_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_33_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_33 Register IRNCR_DMA_EGP_33 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_33 0x2C620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_33 0xE66EC620u

//! Register Reset Value
#define IRNCR_DMA_EGP_33_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_33_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_33_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_33_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_33_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_33 Register IRNICR_DMA_EGP_33 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_33 0x2C624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_33 0xE66EC624u

//! Register Reset Value
#define IRNICR_DMA_EGP_33_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_33_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_33_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_33 Register IRNEN_DMA_EGP_33 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_33 0x2C628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_33 0xE66EC628u

//! Register Reset Value
#define IRNEN_DMA_EGP_33_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_33_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_33_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_33_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_33_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_33 Register DPTR_DMA_EGP_33 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_33 0x2C630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_33 0xE66EC630u

//! Register Reset Value
#define DPTR_DMA_EGP_33_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_33_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_33_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_33_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_33_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_33_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_33_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_34 Register CFG_DMA_EGP_34 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_34 0x2C700
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_34 0xE66EC700u

//! Register Reset Value
#define CFG_DMA_EGP_34_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_34_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_34_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_34_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_34_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_34_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_34_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_34_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_34_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_34_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_34_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_34_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_34_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_34_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_34_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_34_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_34_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_34_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_34_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_34_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_34_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_34_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_34_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_34_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_34_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_34_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_34_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_34_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_34_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_34_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_34_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_34_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_34_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_34_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_34_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_34_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_34_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_34_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_34_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_34_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_34_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_34_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_34_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_34_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_34_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_34_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_34_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_34 Register DQPC_DMA_EGP_34 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_34 0x2C704
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_34 0xE66EC704u

//! Register Reset Value
#define DQPC_DMA_EGP_34_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_34_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_34_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_34 Register IRNCR_DMA_EGP_34 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_34 0x2C720
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_34 0xE66EC720u

//! Register Reset Value
#define IRNCR_DMA_EGP_34_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_34_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_34_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_34_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_34_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_34 Register IRNICR_DMA_EGP_34 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_34 0x2C724
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_34 0xE66EC724u

//! Register Reset Value
#define IRNICR_DMA_EGP_34_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_34_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_34_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_34 Register IRNEN_DMA_EGP_34 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_34 0x2C728
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_34 0xE66EC728u

//! Register Reset Value
#define IRNEN_DMA_EGP_34_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_34_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_34_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_34_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_34_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_34 Register DPTR_DMA_EGP_34 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_34 0x2C730
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_34 0xE66EC730u

//! Register Reset Value
#define DPTR_DMA_EGP_34_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_34_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_34_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_34_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_34_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_34_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_34_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_35 Register CFG_DMA_EGP_35 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_35 0x2C800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_35 0xE66EC800u

//! Register Reset Value
#define CFG_DMA_EGP_35_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_35_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_35_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_35_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_35_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_35_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_35_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_35_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_35_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_35_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_35_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_35_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_35_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_35_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_35_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_35_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_35_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_35_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_35_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_35_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_35_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_35_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_35_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_35_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_35_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_35_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_35_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_35_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_35_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_35_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_35_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_35_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_35_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_35_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_35_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_35_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_35_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_35_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_35_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_35_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_35_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_35_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_35_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_35_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_35_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_35_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_35_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_35 Register DQPC_DMA_EGP_35 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_35 0x2C804
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_35 0xE66EC804u

//! Register Reset Value
#define DQPC_DMA_EGP_35_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_35_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_35_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_35 Register IRNCR_DMA_EGP_35 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_35 0x2C820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_35 0xE66EC820u

//! Register Reset Value
#define IRNCR_DMA_EGP_35_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_35_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_35_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_35_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_35_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_35 Register IRNICR_DMA_EGP_35 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_35 0x2C824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_35 0xE66EC824u

//! Register Reset Value
#define IRNICR_DMA_EGP_35_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_35_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_35_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_35 Register IRNEN_DMA_EGP_35 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_35 0x2C828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_35 0xE66EC828u

//! Register Reset Value
#define IRNEN_DMA_EGP_35_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_35_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_35_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_35_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_35_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_35 Register DPTR_DMA_EGP_35 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_35 0x2C830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_35 0xE66EC830u

//! Register Reset Value
#define DPTR_DMA_EGP_35_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_35_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_35_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_35_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_35_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_35_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_35_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_36 Register CFG_DMA_EGP_36 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_36 0x2C900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_36 0xE66EC900u

//! Register Reset Value
#define CFG_DMA_EGP_36_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_36_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_36_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_36_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_36_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_36_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_36_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_36_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_36_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_36_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_36_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_36_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_36_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_36_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_36_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_36_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_36_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_36_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_36_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_36_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_36_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_36_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_36_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_36_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_36_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_36_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_36_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_36_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_36_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_36_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_36_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_36_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_36_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_36_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_36_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_36_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_36_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_36_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_36_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_36_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_36_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_36_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_36_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_36_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_36_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_36_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_36_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_36 Register DQPC_DMA_EGP_36 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_36 0x2C904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_36 0xE66EC904u

//! Register Reset Value
#define DQPC_DMA_EGP_36_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_36_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_36_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_36 Register IRNCR_DMA_EGP_36 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_36 0x2C920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_36 0xE66EC920u

//! Register Reset Value
#define IRNCR_DMA_EGP_36_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_36_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_36_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_36_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_36_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_36 Register IRNICR_DMA_EGP_36 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_36 0x2C924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_36 0xE66EC924u

//! Register Reset Value
#define IRNICR_DMA_EGP_36_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_36_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_36_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_36 Register IRNEN_DMA_EGP_36 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_36 0x2C928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_36 0xE66EC928u

//! Register Reset Value
#define IRNEN_DMA_EGP_36_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_36_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_36_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_36_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_36_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_36 Register DPTR_DMA_EGP_36 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_36 0x2C930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_36 0xE66EC930u

//! Register Reset Value
#define DPTR_DMA_EGP_36_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_36_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_36_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_36_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_36_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_36_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_36_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_37 Register CFG_DMA_EGP_37 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_37 0x2CA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_37 0xE66ECA00u

//! Register Reset Value
#define CFG_DMA_EGP_37_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_37_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_37_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_37_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_37_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_37_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_37_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_37_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_37_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_37_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_37_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_37_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_37_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_37_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_37_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_37_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_37_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_37_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_37_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_37_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_37_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_37_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_37_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_37_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_37_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_37_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_37_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_37_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_37_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_37_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_37_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_37_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_37_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_37_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_37_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_37_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_37_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_37_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_37_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_37_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_37_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_37_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_37_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_37_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_37_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_37_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_37_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_37 Register DQPC_DMA_EGP_37 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_37 0x2CA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_37 0xE66ECA04u

//! Register Reset Value
#define DQPC_DMA_EGP_37_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_37_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_37_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_37 Register IRNCR_DMA_EGP_37 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_37 0x2CA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_37 0xE66ECA20u

//! Register Reset Value
#define IRNCR_DMA_EGP_37_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_37_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_37_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_37_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_37_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_37 Register IRNICR_DMA_EGP_37 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_37 0x2CA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_37 0xE66ECA24u

//! Register Reset Value
#define IRNICR_DMA_EGP_37_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_37_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_37_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_37 Register IRNEN_DMA_EGP_37 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_37 0x2CA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_37 0xE66ECA28u

//! Register Reset Value
#define IRNEN_DMA_EGP_37_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_37_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_37_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_37_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_37_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_37 Register DPTR_DMA_EGP_37 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_37 0x2CA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_37 0xE66ECA30u

//! Register Reset Value
#define DPTR_DMA_EGP_37_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_37_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_37_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_37_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_37_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_37_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_37_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_38 Register CFG_DMA_EGP_38 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_38 0x2CB00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_38 0xE66ECB00u

//! Register Reset Value
#define CFG_DMA_EGP_38_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_38_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_38_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_38_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_38_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_38_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_38_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_38_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_38_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_38_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_38_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_38_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_38_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_38_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_38_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_38_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_38_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_38_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_38_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_38_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_38_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_38_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_38_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_38_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_38_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_38_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_38_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_38_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_38_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_38_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_38_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_38_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_38_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_38_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_38_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_38_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_38_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_38_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_38_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_38_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_38_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_38_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_38_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_38_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_38_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_38_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_38_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_38 Register DQPC_DMA_EGP_38 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_38 0x2CB04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_38 0xE66ECB04u

//! Register Reset Value
#define DQPC_DMA_EGP_38_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_38_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_38_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_38 Register IRNCR_DMA_EGP_38 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_38 0x2CB20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_38 0xE66ECB20u

//! Register Reset Value
#define IRNCR_DMA_EGP_38_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_38_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_38_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_38_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_38_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_38 Register IRNICR_DMA_EGP_38 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_38 0x2CB24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_38 0xE66ECB24u

//! Register Reset Value
#define IRNICR_DMA_EGP_38_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_38_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_38_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_38 Register IRNEN_DMA_EGP_38 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_38 0x2CB28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_38 0xE66ECB28u

//! Register Reset Value
#define IRNEN_DMA_EGP_38_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_38_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_38_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_38_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_38_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_38 Register DPTR_DMA_EGP_38 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_38 0x2CB30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_38 0xE66ECB30u

//! Register Reset Value
#define DPTR_DMA_EGP_38_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_38_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_38_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_38_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_38_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_38_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_38_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_39 Register CFG_DMA_EGP_39 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_39 0x2CC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_39 0xE66ECC00u

//! Register Reset Value
#define CFG_DMA_EGP_39_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_39_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_39_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_39_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_39_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_39_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_39_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_39_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_39_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_39_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_39_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_39_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_39_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_39_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_39_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_39_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_39_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_39_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_39_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_39_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_39_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_39_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_39_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_39_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_39_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_39_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_39_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_39_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_39_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_39_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_39_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_39_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_39_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_39_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_39_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_39_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_39_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_39_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_39_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_39_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_39_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_39_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_39_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_39_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_39_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_39_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_39_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_39 Register DQPC_DMA_EGP_39 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_39 0x2CC04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_39 0xE66ECC04u

//! Register Reset Value
#define DQPC_DMA_EGP_39_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_39_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_39_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_39 Register IRNCR_DMA_EGP_39 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_39 0x2CC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_39 0xE66ECC20u

//! Register Reset Value
#define IRNCR_DMA_EGP_39_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_39_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_39_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_39_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_39_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_39 Register IRNICR_DMA_EGP_39 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_39 0x2CC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_39 0xE66ECC24u

//! Register Reset Value
#define IRNICR_DMA_EGP_39_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_39_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_39_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_39 Register IRNEN_DMA_EGP_39 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_39 0x2CC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_39 0xE66ECC28u

//! Register Reset Value
#define IRNEN_DMA_EGP_39_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_39_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_39_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_39_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_39_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_39 Register DPTR_DMA_EGP_39 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_39 0x2CC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_39 0xE66ECC30u

//! Register Reset Value
#define DPTR_DMA_EGP_39_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_39_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_39_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_39_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_39_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_39_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_39_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_40 Register CFG_DMA_EGP_40 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_40 0x2CD00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_40 0xE66ECD00u

//! Register Reset Value
#define CFG_DMA_EGP_40_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_40_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_40_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_40_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_40_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_40_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_40_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_40_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_40_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_40_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_40_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_40_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_40_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_40_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_40_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_40_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_40_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_40_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_40_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_40_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_40_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_40_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_40_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_40_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_40_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_40_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_40_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_40_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_40_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_40_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_40_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_40_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_40_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_40_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_40_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_40_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_40_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_40_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_40_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_40_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_40_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_40_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_40_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_40_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_40_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_40_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_40_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_40 Register DQPC_DMA_EGP_40 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_40 0x2CD04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_40 0xE66ECD04u

//! Register Reset Value
#define DQPC_DMA_EGP_40_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_40_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_40_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_40 Register IRNCR_DMA_EGP_40 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_40 0x2CD20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_40 0xE66ECD20u

//! Register Reset Value
#define IRNCR_DMA_EGP_40_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_40_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_40_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_40_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_40_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_40 Register IRNICR_DMA_EGP_40 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_40 0x2CD24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_40 0xE66ECD24u

//! Register Reset Value
#define IRNICR_DMA_EGP_40_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_40_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_40_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_40 Register IRNEN_DMA_EGP_40 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_40 0x2CD28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_40 0xE66ECD28u

//! Register Reset Value
#define IRNEN_DMA_EGP_40_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_40_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_40_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_40_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_40_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_40 Register DPTR_DMA_EGP_40 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_40 0x2CD30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_40 0xE66ECD30u

//! Register Reset Value
#define DPTR_DMA_EGP_40_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_40_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_40_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_40_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_40_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_40_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_40_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_41 Register CFG_DMA_EGP_41 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_41 0x2CE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_41 0xE66ECE00u

//! Register Reset Value
#define CFG_DMA_EGP_41_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_41_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_41_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_41_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_41_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_41_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_41_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_41_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_41_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_41_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_41_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_41_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_41_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_41_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_41_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_41_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_41_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_41_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_41_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_41_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_41_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_41_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_41_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_41_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_41_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_41_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_41_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_41_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_41_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_41_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_41_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_41_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_41_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_41_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_41_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_41_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_41_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_41_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_41_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_41_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_41_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_41_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_41_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_41_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_41_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_41_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_41_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_41 Register DQPC_DMA_EGP_41 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_41 0x2CE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_41 0xE66ECE04u

//! Register Reset Value
#define DQPC_DMA_EGP_41_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_41_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_41_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_41 Register IRNCR_DMA_EGP_41 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_41 0x2CE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_41 0xE66ECE20u

//! Register Reset Value
#define IRNCR_DMA_EGP_41_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_41_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_41_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_41_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_41_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_41 Register IRNICR_DMA_EGP_41 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_41 0x2CE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_41 0xE66ECE24u

//! Register Reset Value
#define IRNICR_DMA_EGP_41_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_41_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_41_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_41 Register IRNEN_DMA_EGP_41 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_41 0x2CE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_41 0xE66ECE28u

//! Register Reset Value
#define IRNEN_DMA_EGP_41_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_41_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_41_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_41_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_41_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_41 Register DPTR_DMA_EGP_41 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_41 0x2CE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_41 0xE66ECE30u

//! Register Reset Value
#define DPTR_DMA_EGP_41_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_41_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_41_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_41_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_41_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_41_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_41_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_42 Register CFG_DMA_EGP_42 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_42 0x2CF00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_42 0xE66ECF00u

//! Register Reset Value
#define CFG_DMA_EGP_42_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_42_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_42_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_42_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_42_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_42_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_42_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_42_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_42_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_42_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_42_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_42_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_42_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_42_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_42_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_42_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_42_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_42_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_42_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_42_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_42_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_42_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_42_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_42_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_42_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_42_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_42_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_42_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_42_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_42_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_42_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_42_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_42_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_42_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_42_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_42_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_42_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_42_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_42_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_42_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_42_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_42_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_42_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_42_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_42_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_42_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_42_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_42 Register DQPC_DMA_EGP_42 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_42 0x2CF04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_42 0xE66ECF04u

//! Register Reset Value
#define DQPC_DMA_EGP_42_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_42_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_42_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_42 Register IRNCR_DMA_EGP_42 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_42 0x2CF20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_42 0xE66ECF20u

//! Register Reset Value
#define IRNCR_DMA_EGP_42_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_42_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_42_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_42_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_42_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_42 Register IRNICR_DMA_EGP_42 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_42 0x2CF24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_42 0xE66ECF24u

//! Register Reset Value
#define IRNICR_DMA_EGP_42_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_42_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_42_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_42 Register IRNEN_DMA_EGP_42 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_42 0x2CF28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_42 0xE66ECF28u

//! Register Reset Value
#define IRNEN_DMA_EGP_42_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_42_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_42_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_42_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_42_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_42 Register DPTR_DMA_EGP_42 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_42 0x2CF30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_42 0xE66ECF30u

//! Register Reset Value
#define DPTR_DMA_EGP_42_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_42_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_42_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_42_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_42_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_42_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_42_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_43 Register CFG_DMA_EGP_43 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_43 0x2D000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_43 0xE66ED000u

//! Register Reset Value
#define CFG_DMA_EGP_43_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_43_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_43_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_43_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_43_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_43_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_43_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_43_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_43_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_43_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_43_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_43_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_43_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_43_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_43_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_43_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_43_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_43_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_43_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_43_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_43_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_43_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_43_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_43_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_43_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_43_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_43_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_43_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_43_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_43_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_43_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_43_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_43_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_43_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_43_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_43_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_43_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_43_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_43_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_43_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_43_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_43_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_43_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_43_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_43_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_43_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_43_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_43 Register DQPC_DMA_EGP_43 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_43 0x2D004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_43 0xE66ED004u

//! Register Reset Value
#define DQPC_DMA_EGP_43_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_43_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_43_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_43 Register IRNCR_DMA_EGP_43 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_43 0x2D020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_43 0xE66ED020u

//! Register Reset Value
#define IRNCR_DMA_EGP_43_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_43_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_43_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_43_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_43_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_43 Register IRNICR_DMA_EGP_43 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_43 0x2D024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_43 0xE66ED024u

//! Register Reset Value
#define IRNICR_DMA_EGP_43_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_43_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_43_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_43 Register IRNEN_DMA_EGP_43 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_43 0x2D028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_43 0xE66ED028u

//! Register Reset Value
#define IRNEN_DMA_EGP_43_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_43_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_43_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_43_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_43_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_43 Register DPTR_DMA_EGP_43 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_43 0x2D030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_43 0xE66ED030u

//! Register Reset Value
#define DPTR_DMA_EGP_43_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_43_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_43_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_43_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_43_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_43_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_43_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_44 Register CFG_DMA_EGP_44 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_44 0x2D100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_44 0xE66ED100u

//! Register Reset Value
#define CFG_DMA_EGP_44_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_44_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_44_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_44_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_44_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_44_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_44_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_44_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_44_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_44_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_44_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_44_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_44_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_44_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_44_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_44_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_44_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_44_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_44_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_44_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_44_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_44_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_44_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_44_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_44_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_44_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_44_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_44_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_44_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_44_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_44_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_44_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_44_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_44_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_44_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_44_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_44_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_44_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_44_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_44_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_44_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_44_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_44_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_44_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_44_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_44_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_44_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_44 Register DQPC_DMA_EGP_44 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_44 0x2D104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_44 0xE66ED104u

//! Register Reset Value
#define DQPC_DMA_EGP_44_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_44_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_44_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_44 Register IRNCR_DMA_EGP_44 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_44 0x2D120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_44 0xE66ED120u

//! Register Reset Value
#define IRNCR_DMA_EGP_44_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_44_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_44_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_44_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_44_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_44 Register IRNICR_DMA_EGP_44 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_44 0x2D124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_44 0xE66ED124u

//! Register Reset Value
#define IRNICR_DMA_EGP_44_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_44_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_44_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_44 Register IRNEN_DMA_EGP_44 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_44 0x2D128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_44 0xE66ED128u

//! Register Reset Value
#define IRNEN_DMA_EGP_44_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_44_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_44_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_44_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_44_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_44 Register DPTR_DMA_EGP_44 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_44 0x2D130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_44 0xE66ED130u

//! Register Reset Value
#define DPTR_DMA_EGP_44_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_44_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_44_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_44_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_44_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_44_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_44_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_45 Register CFG_DMA_EGP_45 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_45 0x2D200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_45 0xE66ED200u

//! Register Reset Value
#define CFG_DMA_EGP_45_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_45_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_45_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_45_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_45_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_45_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_45_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_45_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_45_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_45_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_45_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_45_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_45_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_45_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_45_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_45_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_45_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_45_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_45_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_45_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_45_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_45_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_45_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_45_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_45_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_45_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_45_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_45_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_45_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_45_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_45_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_45_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_45_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_45_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_45_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_45_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_45_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_45_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_45_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_45_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_45_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_45_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_45_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_45_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_45_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_45_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_45_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_45 Register DQPC_DMA_EGP_45 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_45 0x2D204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_45 0xE66ED204u

//! Register Reset Value
#define DQPC_DMA_EGP_45_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_45_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_45_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_45 Register IRNCR_DMA_EGP_45 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_45 0x2D220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_45 0xE66ED220u

//! Register Reset Value
#define IRNCR_DMA_EGP_45_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_45_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_45_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_45_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_45_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_45 Register IRNICR_DMA_EGP_45 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_45 0x2D224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_45 0xE66ED224u

//! Register Reset Value
#define IRNICR_DMA_EGP_45_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_45_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_45_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_45 Register IRNEN_DMA_EGP_45 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_45 0x2D228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_45 0xE66ED228u

//! Register Reset Value
#define IRNEN_DMA_EGP_45_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_45_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_45_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_45_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_45_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_45 Register DPTR_DMA_EGP_45 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_45 0x2D230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_45 0xE66ED230u

//! Register Reset Value
#define DPTR_DMA_EGP_45_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_45_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_45_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_45_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_45_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_45_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_45_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_46 Register CFG_DMA_EGP_46 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_46 0x2D300
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_46 0xE66ED300u

//! Register Reset Value
#define CFG_DMA_EGP_46_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_46_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_46_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_46_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_46_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_46_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_46_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_46_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_46_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_46_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_46_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_46_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_46_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_46_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_46_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_46_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_46_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_46_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_46_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_46_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_46_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_46_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_46_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_46_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_46_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_46_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_46_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_46_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_46_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_46_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_46_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_46_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_46_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_46_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_46_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_46_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_46_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_46_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_46_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_46_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_46_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_46_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_46_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_46_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_46_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_46_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_46_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_46 Register DQPC_DMA_EGP_46 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_46 0x2D304
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_46 0xE66ED304u

//! Register Reset Value
#define DQPC_DMA_EGP_46_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_46_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_46_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_46 Register IRNCR_DMA_EGP_46 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_46 0x2D320
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_46 0xE66ED320u

//! Register Reset Value
#define IRNCR_DMA_EGP_46_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_46_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_46_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_46_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_46_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_46 Register IRNICR_DMA_EGP_46 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_46 0x2D324
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_46 0xE66ED324u

//! Register Reset Value
#define IRNICR_DMA_EGP_46_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_46_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_46_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_46 Register IRNEN_DMA_EGP_46 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_46 0x2D328
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_46 0xE66ED328u

//! Register Reset Value
#define IRNEN_DMA_EGP_46_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_46_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_46_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_46_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_46_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_46 Register DPTR_DMA_EGP_46 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_46 0x2D330
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_46 0xE66ED330u

//! Register Reset Value
#define DPTR_DMA_EGP_46_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_46_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_46_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_46_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_46_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_46_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_46_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_47 Register CFG_DMA_EGP_47 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_47 0x2D400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_47 0xE66ED400u

//! Register Reset Value
#define CFG_DMA_EGP_47_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_47_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_47_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_47_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_47_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_47_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_47_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_47_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_47_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_47_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_47_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_47_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_47_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_47_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_47_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_47_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_47_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_47_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_47_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_47_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_47_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_47_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_47_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_47_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_47_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_47_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_47_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_47_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_47_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_47_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_47_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_47_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_47_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_47_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_47_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_47_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_47_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_47_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_47_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_47_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_47_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_47_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_47_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_47_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_47_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_47_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_47_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_47 Register DQPC_DMA_EGP_47 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_47 0x2D404
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_47 0xE66ED404u

//! Register Reset Value
#define DQPC_DMA_EGP_47_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_47_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_47_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_47 Register IRNCR_DMA_EGP_47 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_47 0x2D420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_47 0xE66ED420u

//! Register Reset Value
#define IRNCR_DMA_EGP_47_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_47_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_47_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_47_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_47_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_47 Register IRNICR_DMA_EGP_47 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_47 0x2D424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_47 0xE66ED424u

//! Register Reset Value
#define IRNICR_DMA_EGP_47_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_47_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_47_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_47 Register IRNEN_DMA_EGP_47 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_47 0x2D428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_47 0xE66ED428u

//! Register Reset Value
#define IRNEN_DMA_EGP_47_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_47_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_47_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_47_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_47_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_47 Register DPTR_DMA_EGP_47 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_47 0x2D430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_47 0xE66ED430u

//! Register Reset Value
#define DPTR_DMA_EGP_47_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_47_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_47_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_47_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_47_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_47_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_47_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_48 Register CFG_DMA_EGP_48 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_48 0x2D500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_48 0xE66ED500u

//! Register Reset Value
#define CFG_DMA_EGP_48_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_48_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_48_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_48_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_48_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_48_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_48_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_48_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_48_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_48_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_48_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_48_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_48_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_48_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_48_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_48_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_48_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_48_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_48_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_48_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_48_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_48_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_48_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_48_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_48_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_48_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_48_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_48_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_48_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_48_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_48_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_48_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_48_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_48_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_48_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_48_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_48_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_48_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_48_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_48_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_48_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_48_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_48_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_48_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_48_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_48_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_48_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_48 Register DQPC_DMA_EGP_48 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_48 0x2D504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_48 0xE66ED504u

//! Register Reset Value
#define DQPC_DMA_EGP_48_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_48_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_48_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_48 Register IRNCR_DMA_EGP_48 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_48 0x2D520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_48 0xE66ED520u

//! Register Reset Value
#define IRNCR_DMA_EGP_48_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_48_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_48_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_48_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_48_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_48 Register IRNICR_DMA_EGP_48 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_48 0x2D524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_48 0xE66ED524u

//! Register Reset Value
#define IRNICR_DMA_EGP_48_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_48_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_48_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_48 Register IRNEN_DMA_EGP_48 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_48 0x2D528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_48 0xE66ED528u

//! Register Reset Value
#define IRNEN_DMA_EGP_48_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_48_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_48_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_48_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_48_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_48 Register DPTR_DMA_EGP_48 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_48 0x2D530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_48 0xE66ED530u

//! Register Reset Value
#define DPTR_DMA_EGP_48_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_48_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_48_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_48_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_48_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_48_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_48_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_49 Register CFG_DMA_EGP_49 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_49 0x2D600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_49 0xE66ED600u

//! Register Reset Value
#define CFG_DMA_EGP_49_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_49_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_49_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_49_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_49_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_49_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_49_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_49_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_49_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_49_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_49_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_49_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_49_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_49_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_49_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_49_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_49_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_49_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_49_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_49_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_49_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_49_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_49_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_49_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_49_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_49_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_49_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_49_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_49_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_49_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_49_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_49_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_49_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_49_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_49_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_49_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_49_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_49_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_49_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_49_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_49_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_49_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_49_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_49_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_49_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_49_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_49_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_49 Register DQPC_DMA_EGP_49 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_49 0x2D604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_49 0xE66ED604u

//! Register Reset Value
#define DQPC_DMA_EGP_49_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_49_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_49_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_49 Register IRNCR_DMA_EGP_49 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_49 0x2D620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_49 0xE66ED620u

//! Register Reset Value
#define IRNCR_DMA_EGP_49_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_49_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_49_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_49_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_49_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_49 Register IRNICR_DMA_EGP_49 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_49 0x2D624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_49 0xE66ED624u

//! Register Reset Value
#define IRNICR_DMA_EGP_49_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_49_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_49_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_49 Register IRNEN_DMA_EGP_49 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_49 0x2D628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_49 0xE66ED628u

//! Register Reset Value
#define IRNEN_DMA_EGP_49_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_49_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_49_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_49_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_49_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_49 Register DPTR_DMA_EGP_49 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_49 0x2D630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_49 0xE66ED630u

//! Register Reset Value
#define DPTR_DMA_EGP_49_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_49_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_49_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_49_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_49_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_49_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_49_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_50 Register CFG_DMA_EGP_50 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_50 0x2D700
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_50 0xE66ED700u

//! Register Reset Value
#define CFG_DMA_EGP_50_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_50_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_50_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_50_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_50_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_50_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_50_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_50_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_50_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_50_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_50_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_50_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_50_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_50_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_50_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_50_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_50_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_50_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_50_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_50_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_50_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_50_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_50_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_50_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_50_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_50_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_50_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_50_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_50_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_50_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_50_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_50_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_50_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_50_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_50_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_50_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_50_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_50_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_50_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_50_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_50_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_50_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_50_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_50_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_50_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_50_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_50_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_50 Register DQPC_DMA_EGP_50 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_50 0x2D704
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_50 0xE66ED704u

//! Register Reset Value
#define DQPC_DMA_EGP_50_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_50_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_50_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_50 Register IRNCR_DMA_EGP_50 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_50 0x2D720
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_50 0xE66ED720u

//! Register Reset Value
#define IRNCR_DMA_EGP_50_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_50_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_50_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_50_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_50_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_50 Register IRNICR_DMA_EGP_50 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_50 0x2D724
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_50 0xE66ED724u

//! Register Reset Value
#define IRNICR_DMA_EGP_50_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_50_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_50_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_50 Register IRNEN_DMA_EGP_50 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_50 0x2D728
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_50 0xE66ED728u

//! Register Reset Value
#define IRNEN_DMA_EGP_50_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_50_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_50_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_50_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_50_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_50 Register DPTR_DMA_EGP_50 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_50 0x2D730
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_50 0xE66ED730u

//! Register Reset Value
#define DPTR_DMA_EGP_50_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_50_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_50_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_50_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_50_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_50_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_50_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_51 Register CFG_DMA_EGP_51 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_51 0x2D800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_51 0xE66ED800u

//! Register Reset Value
#define CFG_DMA_EGP_51_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_51_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_51_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_51_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_51_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_51_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_51_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_51_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_51_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_51_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_51_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_51_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_51_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_51_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_51_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_51_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_51_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_51_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_51_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_51_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_51_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_51_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_51_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_51_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_51_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_51_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_51_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_51_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_51_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_51_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_51_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_51_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_51_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_51_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_51_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_51_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_51_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_51_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_51_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_51_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_51_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_51_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_51_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_51_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_51_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_51_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_51_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_51 Register DQPC_DMA_EGP_51 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_51 0x2D804
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_51 0xE66ED804u

//! Register Reset Value
#define DQPC_DMA_EGP_51_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_51_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_51_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_51 Register IRNCR_DMA_EGP_51 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_51 0x2D820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_51 0xE66ED820u

//! Register Reset Value
#define IRNCR_DMA_EGP_51_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_51_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_51_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_51_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_51_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_51 Register IRNICR_DMA_EGP_51 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_51 0x2D824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_51 0xE66ED824u

//! Register Reset Value
#define IRNICR_DMA_EGP_51_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_51_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_51_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_51 Register IRNEN_DMA_EGP_51 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_51 0x2D828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_51 0xE66ED828u

//! Register Reset Value
#define IRNEN_DMA_EGP_51_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_51_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_51_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_51_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_51_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_51 Register DPTR_DMA_EGP_51 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_51 0x2D830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_51 0xE66ED830u

//! Register Reset Value
#define DPTR_DMA_EGP_51_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_51_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_51_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_51_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_51_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_51_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_51_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_52 Register CFG_DMA_EGP_52 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_52 0x2D900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_52 0xE66ED900u

//! Register Reset Value
#define CFG_DMA_EGP_52_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_52_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_52_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_52_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_52_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_52_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_52_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_52_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_52_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_52_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_52_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_52_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_52_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_52_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_52_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_52_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_52_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_52_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_52_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_52_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_52_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_52_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_52_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_52_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_52_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_52_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_52_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_52_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_52_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_52_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_52_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_52_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_52_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_52_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_52_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_52_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_52_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_52_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_52_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_52_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_52_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_52_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_52_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_52_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_52_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_52_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_52_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_52 Register DQPC_DMA_EGP_52 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_52 0x2D904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_52 0xE66ED904u

//! Register Reset Value
#define DQPC_DMA_EGP_52_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_52_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_52_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_52 Register IRNCR_DMA_EGP_52 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_52 0x2D920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_52 0xE66ED920u

//! Register Reset Value
#define IRNCR_DMA_EGP_52_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_52_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_52_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_52_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_52_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_52 Register IRNICR_DMA_EGP_52 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_52 0x2D924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_52 0xE66ED924u

//! Register Reset Value
#define IRNICR_DMA_EGP_52_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_52_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_52_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_52 Register IRNEN_DMA_EGP_52 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_52 0x2D928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_52 0xE66ED928u

//! Register Reset Value
#define IRNEN_DMA_EGP_52_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_52_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_52_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_52_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_52_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_52 Register DPTR_DMA_EGP_52 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_52 0x2D930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_52 0xE66ED930u

//! Register Reset Value
#define DPTR_DMA_EGP_52_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_52_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_52_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_52_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_52_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_52_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_52_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_53 Register CFG_DMA_EGP_53 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_53 0x2DA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_53 0xE66EDA00u

//! Register Reset Value
#define CFG_DMA_EGP_53_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_53_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_53_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_53_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_53_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_53_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_53_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_53_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_53_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_53_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_53_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_53_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_53_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_53_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_53_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_53_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_53_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_53_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_53_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_53_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_53_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_53_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_53_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_53_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_53_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_53_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_53_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_53_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_53_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_53_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_53_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_53_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_53_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_53_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_53_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_53_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_53_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_53_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_53_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_53_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_53_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_53_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_53_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_53_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_53_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_53_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_53_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_53 Register DQPC_DMA_EGP_53 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_53 0x2DA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_53 0xE66EDA04u

//! Register Reset Value
#define DQPC_DMA_EGP_53_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_53_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_53_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_53 Register IRNCR_DMA_EGP_53 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_53 0x2DA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_53 0xE66EDA20u

//! Register Reset Value
#define IRNCR_DMA_EGP_53_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_53_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_53_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_53_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_53_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_53 Register IRNICR_DMA_EGP_53 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_53 0x2DA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_53 0xE66EDA24u

//! Register Reset Value
#define IRNICR_DMA_EGP_53_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_53_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_53_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_53 Register IRNEN_DMA_EGP_53 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_53 0x2DA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_53 0xE66EDA28u

//! Register Reset Value
#define IRNEN_DMA_EGP_53_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_53_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_53_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_53_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_53_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_53 Register DPTR_DMA_EGP_53 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_53 0x2DA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_53 0xE66EDA30u

//! Register Reset Value
#define DPTR_DMA_EGP_53_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_53_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_53_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_53_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_53_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_53_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_53_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_54 Register CFG_DMA_EGP_54 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_54 0x2DB00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_54 0xE66EDB00u

//! Register Reset Value
#define CFG_DMA_EGP_54_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_54_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_54_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_54_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_54_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_54_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_54_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_54_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_54_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_54_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_54_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_54_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_54_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_54_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_54_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_54_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_54_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_54_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_54_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_54_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_54_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_54_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_54_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_54_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_54_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_54_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_54_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_54_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_54_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_54_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_54_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_54_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_54_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_54_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_54_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_54_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_54_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_54_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_54_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_54_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_54_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_54_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_54_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_54_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_54_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_54_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_54_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_54 Register DQPC_DMA_EGP_54 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_54 0x2DB04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_54 0xE66EDB04u

//! Register Reset Value
#define DQPC_DMA_EGP_54_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_54_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_54_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_54 Register IRNCR_DMA_EGP_54 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_54 0x2DB20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_54 0xE66EDB20u

//! Register Reset Value
#define IRNCR_DMA_EGP_54_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_54_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_54_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_54_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_54_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_54 Register IRNICR_DMA_EGP_54 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_54 0x2DB24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_54 0xE66EDB24u

//! Register Reset Value
#define IRNICR_DMA_EGP_54_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_54_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_54_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_54 Register IRNEN_DMA_EGP_54 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_54 0x2DB28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_54 0xE66EDB28u

//! Register Reset Value
#define IRNEN_DMA_EGP_54_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_54_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_54_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_54_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_54_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_54 Register DPTR_DMA_EGP_54 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_54 0x2DB30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_54 0xE66EDB30u

//! Register Reset Value
#define DPTR_DMA_EGP_54_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_54_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_54_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_54_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_54_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_54_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_54_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_55 Register CFG_DMA_EGP_55 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_55 0x2DC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_55 0xE66EDC00u

//! Register Reset Value
#define CFG_DMA_EGP_55_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_55_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_55_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_55_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_55_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_55_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_55_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_55_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_55_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_55_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_55_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_55_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_55_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_55_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_55_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_55_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_55_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_55_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_55_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_55_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_55_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_55_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_55_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_55_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_55_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_55_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_55_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_55_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_55_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_55_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_55_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_55_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_55_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_55_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_55_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_55_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_55_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_55_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_55_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_55_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_55_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_55_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_55_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_55_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_55_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_55_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_55_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_55 Register DQPC_DMA_EGP_55 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_55 0x2DC04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_55 0xE66EDC04u

//! Register Reset Value
#define DQPC_DMA_EGP_55_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_55_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_55_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_55 Register IRNCR_DMA_EGP_55 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_55 0x2DC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_55 0xE66EDC20u

//! Register Reset Value
#define IRNCR_DMA_EGP_55_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_55_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_55_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_55_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_55_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_55 Register IRNICR_DMA_EGP_55 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_55 0x2DC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_55 0xE66EDC24u

//! Register Reset Value
#define IRNICR_DMA_EGP_55_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_55_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_55_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_55 Register IRNEN_DMA_EGP_55 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_55 0x2DC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_55 0xE66EDC28u

//! Register Reset Value
#define IRNEN_DMA_EGP_55_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_55_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_55_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_55_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_55_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_55 Register DPTR_DMA_EGP_55 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_55 0x2DC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_55 0xE66EDC30u

//! Register Reset Value
#define DPTR_DMA_EGP_55_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_55_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_55_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_55_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_55_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_55_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_55_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_56 Register CFG_DMA_EGP_56 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_56 0x2DD00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_56 0xE66EDD00u

//! Register Reset Value
#define CFG_DMA_EGP_56_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_56_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_56_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_56_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_56_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_56_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_56_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_56_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_56_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_56_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_56_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_56_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_56_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_56_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_56_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_56_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_56_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_56_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_56_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_56_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_56_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_56_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_56_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_56_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_56_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_56_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_56_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_56_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_56_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_56_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_56_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_56_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_56_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_56_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_56_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_56_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_56_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_56_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_56_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_56_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_56_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_56_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_56_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_56_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_56_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_56_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_56_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_56 Register DQPC_DMA_EGP_56 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_56 0x2DD04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_56 0xE66EDD04u

//! Register Reset Value
#define DQPC_DMA_EGP_56_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_56_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_56_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_56 Register IRNCR_DMA_EGP_56 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_56 0x2DD20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_56 0xE66EDD20u

//! Register Reset Value
#define IRNCR_DMA_EGP_56_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_56_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_56_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_56_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_56_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_56 Register IRNICR_DMA_EGP_56 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_56 0x2DD24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_56 0xE66EDD24u

//! Register Reset Value
#define IRNICR_DMA_EGP_56_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_56_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_56_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_56 Register IRNEN_DMA_EGP_56 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_56 0x2DD28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_56 0xE66EDD28u

//! Register Reset Value
#define IRNEN_DMA_EGP_56_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_56_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_56_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_56_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_56_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_56 Register DPTR_DMA_EGP_56 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_56 0x2DD30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_56 0xE66EDD30u

//! Register Reset Value
#define DPTR_DMA_EGP_56_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_56_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_56_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_56_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_56_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_56_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_56_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_57 Register CFG_DMA_EGP_57 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_57 0x2DE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_57 0xE66EDE00u

//! Register Reset Value
#define CFG_DMA_EGP_57_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_57_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_57_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_57_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_57_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_57_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_57_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_57_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_57_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_57_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_57_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_57_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_57_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_57_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_57_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_57_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_57_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_57_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_57_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_57_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_57_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_57_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_57_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_57_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_57_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_57_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_57_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_57_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_57_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_57_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_57_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_57_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_57_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_57_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_57_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_57_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_57_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_57_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_57_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_57_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_57_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_57_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_57_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_57_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_57_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_57_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_57_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_57 Register DQPC_DMA_EGP_57 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_57 0x2DE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_57 0xE66EDE04u

//! Register Reset Value
#define DQPC_DMA_EGP_57_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_57_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_57_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_57 Register IRNCR_DMA_EGP_57 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_57 0x2DE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_57 0xE66EDE20u

//! Register Reset Value
#define IRNCR_DMA_EGP_57_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_57_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_57_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_57_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_57_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_57 Register IRNICR_DMA_EGP_57 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_57 0x2DE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_57 0xE66EDE24u

//! Register Reset Value
#define IRNICR_DMA_EGP_57_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_57_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_57_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_57 Register IRNEN_DMA_EGP_57 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_57 0x2DE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_57 0xE66EDE28u

//! Register Reset Value
#define IRNEN_DMA_EGP_57_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_57_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_57_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_57_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_57_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_57 Register DPTR_DMA_EGP_57 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_57 0x2DE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_57 0xE66EDE30u

//! Register Reset Value
#define DPTR_DMA_EGP_57_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_57_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_57_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_57_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_57_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_57_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_57_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_58 Register CFG_DMA_EGP_58 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_58 0x2DF00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_58 0xE66EDF00u

//! Register Reset Value
#define CFG_DMA_EGP_58_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_58_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_58_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_58_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_58_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_58_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_58_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_58_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_58_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_58_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_58_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_58_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_58_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_58_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_58_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_58_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_58_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_58_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_58_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_58_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_58_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_58_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_58_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_58_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_58_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_58_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_58_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_58_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_58_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_58_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_58_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_58_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_58_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_58_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_58_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_58_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_58_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_58_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_58_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_58_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_58_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_58_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_58_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_58_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_58_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_58_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_58_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_58 Register DQPC_DMA_EGP_58 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_58 0x2DF04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_58 0xE66EDF04u

//! Register Reset Value
#define DQPC_DMA_EGP_58_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_58_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_58_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_58 Register IRNCR_DMA_EGP_58 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_58 0x2DF20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_58 0xE66EDF20u

//! Register Reset Value
#define IRNCR_DMA_EGP_58_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_58_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_58_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_58_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_58_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_58 Register IRNICR_DMA_EGP_58 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_58 0x2DF24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_58 0xE66EDF24u

//! Register Reset Value
#define IRNICR_DMA_EGP_58_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_58_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_58_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_58 Register IRNEN_DMA_EGP_58 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_58 0x2DF28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_58 0xE66EDF28u

//! Register Reset Value
#define IRNEN_DMA_EGP_58_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_58_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_58_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_58_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_58_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_58 Register DPTR_DMA_EGP_58 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_58 0x2DF30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_58 0xE66EDF30u

//! Register Reset Value
#define DPTR_DMA_EGP_58_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_58_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_58_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_58_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_58_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_58_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_58_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_59 Register CFG_DMA_EGP_59 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_59 0x2E000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_59 0xE66EE000u

//! Register Reset Value
#define CFG_DMA_EGP_59_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_59_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_59_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_59_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_59_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_59_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_59_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_59_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_59_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_59_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_59_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_59_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_59_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_59_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_59_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_59_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_59_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_59_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_59_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_59_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_59_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_59_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_59_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_59_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_59_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_59_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_59_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_59_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_59_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_59_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_59_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_59_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_59_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_59_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_59_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_59_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_59_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_59_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_59_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_59_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_59_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_59_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_59_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_59_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_59_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_59_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_59_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_59 Register DQPC_DMA_EGP_59 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_59 0x2E004
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_59 0xE66EE004u

//! Register Reset Value
#define DQPC_DMA_EGP_59_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_59_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_59_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_59 Register IRNCR_DMA_EGP_59 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_59 0x2E020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_59 0xE66EE020u

//! Register Reset Value
#define IRNCR_DMA_EGP_59_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_59_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_59_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_59_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_59_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_59 Register IRNICR_DMA_EGP_59 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_59 0x2E024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_59 0xE66EE024u

//! Register Reset Value
#define IRNICR_DMA_EGP_59_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_59_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_59_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_59 Register IRNEN_DMA_EGP_59 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_59 0x2E028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_59 0xE66EE028u

//! Register Reset Value
#define IRNEN_DMA_EGP_59_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_59_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_59_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_59_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_59_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_59 Register DPTR_DMA_EGP_59 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_59 0x2E030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_59 0xE66EE030u

//! Register Reset Value
#define DPTR_DMA_EGP_59_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_59_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_59_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_59_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_59_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_59_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_59_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_60 Register CFG_DMA_EGP_60 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_60 0x2E100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_60 0xE66EE100u

//! Register Reset Value
#define CFG_DMA_EGP_60_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_60_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_60_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_60_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_60_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_60_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_60_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_60_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_60_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_60_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_60_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_60_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_60_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_60_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_60_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_60_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_60_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_60_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_60_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_60_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_60_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_60_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_60_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_60_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_60_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_60_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_60_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_60_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_60_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_60_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_60_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_60_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_60_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_60_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_60_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_60_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_60_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_60_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_60_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_60_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_60_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_60_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_60_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_60_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_60_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_60_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_60_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_60 Register DQPC_DMA_EGP_60 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_60 0x2E104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_60 0xE66EE104u

//! Register Reset Value
#define DQPC_DMA_EGP_60_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_60_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_60_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_60 Register IRNCR_DMA_EGP_60 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_60 0x2E120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_60 0xE66EE120u

//! Register Reset Value
#define IRNCR_DMA_EGP_60_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_60_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_60_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_60_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_60_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_60 Register IRNICR_DMA_EGP_60 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_60 0x2E124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_60 0xE66EE124u

//! Register Reset Value
#define IRNICR_DMA_EGP_60_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_60_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_60_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_60 Register IRNEN_DMA_EGP_60 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_60 0x2E128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_60 0xE66EE128u

//! Register Reset Value
#define IRNEN_DMA_EGP_60_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_60_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_60_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_60_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_60_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_60 Register DPTR_DMA_EGP_60 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_60 0x2E130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_60 0xE66EE130u

//! Register Reset Value
#define DPTR_DMA_EGP_60_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_60_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_60_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_60_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_60_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_60_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_60_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_61 Register CFG_DMA_EGP_61 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_61 0x2E200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_61 0xE66EE200u

//! Register Reset Value
#define CFG_DMA_EGP_61_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_61_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_61_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_61_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_61_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_61_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_61_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_61_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_61_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_61_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_61_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_61_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_61_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_61_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_61_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_61_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_61_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_61_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_61_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_61_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_61_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_61_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_61_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_61_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_61_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_61_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_61_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_61_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_61_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_61_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_61_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_61_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_61_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_61_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_61_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_61_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_61_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_61_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_61_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_61_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_61_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_61_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_61_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_61_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_61_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_61_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_61_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_61 Register DQPC_DMA_EGP_61 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_61 0x2E204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_61 0xE66EE204u

//! Register Reset Value
#define DQPC_DMA_EGP_61_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_61_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_61_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_61 Register IRNCR_DMA_EGP_61 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_61 0x2E220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_61 0xE66EE220u

//! Register Reset Value
#define IRNCR_DMA_EGP_61_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_61_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_61_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_61_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_61_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_61 Register IRNICR_DMA_EGP_61 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_61 0x2E224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_61 0xE66EE224u

//! Register Reset Value
#define IRNICR_DMA_EGP_61_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_61_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_61_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_61 Register IRNEN_DMA_EGP_61 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_61 0x2E228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_61 0xE66EE228u

//! Register Reset Value
#define IRNEN_DMA_EGP_61_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_61_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_61_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_61_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_61_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_61 Register DPTR_DMA_EGP_61 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_61 0x2E230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_61 0xE66EE230u

//! Register Reset Value
#define DPTR_DMA_EGP_61_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_61_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_61_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_61_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_61_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_61_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_61_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_62 Register CFG_DMA_EGP_62 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_62 0x2E300
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_62 0xE66EE300u

//! Register Reset Value
#define CFG_DMA_EGP_62_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_62_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_62_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_62_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_62_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_62_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_62_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_62_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_62_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_62_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_62_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_62_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_62_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_62_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_62_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_62_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_62_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_62_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_62_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_62_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_62_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_62_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_62_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_62_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_62_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_62_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_62_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_62_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_62_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_62_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_62_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_62_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_62_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_62_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_62_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_62_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_62_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_62_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_62_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_62_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_62_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_62_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_62_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_62_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_62_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_62_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_62_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_62 Register DQPC_DMA_EGP_62 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_62 0x2E304
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_62 0xE66EE304u

//! Register Reset Value
#define DQPC_DMA_EGP_62_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_62_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_62_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_62 Register IRNCR_DMA_EGP_62 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_62 0x2E320
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_62 0xE66EE320u

//! Register Reset Value
#define IRNCR_DMA_EGP_62_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_62_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_62_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_62_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_62_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_62 Register IRNICR_DMA_EGP_62 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_62 0x2E324
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_62 0xE66EE324u

//! Register Reset Value
#define IRNICR_DMA_EGP_62_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_62_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_62_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_62 Register IRNEN_DMA_EGP_62 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_62 0x2E328
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_62 0xE66EE328u

//! Register Reset Value
#define IRNEN_DMA_EGP_62_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_62_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_62_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_62_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_62_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_62 Register DPTR_DMA_EGP_62 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_62 0x2E330
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_62 0xE66EE330u

//! Register Reset Value
#define DPTR_DMA_EGP_62_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_62_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_62_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_62_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_62_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_62_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_62_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_63 Register CFG_DMA_EGP_63 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_63 0x2E400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_63 0xE66EE400u

//! Register Reset Value
#define CFG_DMA_EGP_63_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_63_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_63_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_63_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_63_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_63_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_63_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_63_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_63_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_63_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_63_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_63_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_63_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_63_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_63_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_63_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_63_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_63_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_63_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_63_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_63_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_63_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_63_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_63_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_63_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_63_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_63_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_63_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_63_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_63_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_63_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_63_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_63_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_63_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_63_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_63_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_63_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_63_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_63_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_63_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_63_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_63_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_63_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_63_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_63_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_63_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_63_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_63 Register DQPC_DMA_EGP_63 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_63 0x2E404
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_63 0xE66EE404u

//! Register Reset Value
#define DQPC_DMA_EGP_63_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_63_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_63_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_63 Register IRNCR_DMA_EGP_63 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_63 0x2E420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_63 0xE66EE420u

//! Register Reset Value
#define IRNCR_DMA_EGP_63_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_63_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_63_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_63_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_63_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_63 Register IRNICR_DMA_EGP_63 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_63 0x2E424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_63 0xE66EE424u

//! Register Reset Value
#define IRNICR_DMA_EGP_63_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_63_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_63_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_63 Register IRNEN_DMA_EGP_63 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_63 0x2E428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_63 0xE66EE428u

//! Register Reset Value
#define IRNEN_DMA_EGP_63_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_63_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_63_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_63_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_63_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_63 Register DPTR_DMA_EGP_63 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_63 0x2E430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_63 0xE66EE430u

//! Register Reset Value
#define DPTR_DMA_EGP_63_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_63_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_63_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_63_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_63_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_63_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_63_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_64 Register CFG_DMA_EGP_64 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_64 0x2E500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_64 0xE66EE500u

//! Register Reset Value
#define CFG_DMA_EGP_64_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_64_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_64_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_64_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_64_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_64_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_64_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_64_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_64_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_64_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_64_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_64_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_64_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_64_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_64_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_64_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_64_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_64_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_64_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_64_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_64_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_64_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_64_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_64_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_64_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_64_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_64_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_64_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_64_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_64_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_64_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_64_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_64_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_64_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_64_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_64_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_64_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_64_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_64_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_64_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_64_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_64_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_64_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_64_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_64_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_64_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_64_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_64 Register DQPC_DMA_EGP_64 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_64 0x2E504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_64 0xE66EE504u

//! Register Reset Value
#define DQPC_DMA_EGP_64_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_64_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_64_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_64 Register IRNCR_DMA_EGP_64 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_64 0x2E520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_64 0xE66EE520u

//! Register Reset Value
#define IRNCR_DMA_EGP_64_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_64_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_64_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_64_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_64_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_64 Register IRNICR_DMA_EGP_64 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_64 0x2E524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_64 0xE66EE524u

//! Register Reset Value
#define IRNICR_DMA_EGP_64_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_64_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_64_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_64 Register IRNEN_DMA_EGP_64 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_64 0x2E528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_64 0xE66EE528u

//! Register Reset Value
#define IRNEN_DMA_EGP_64_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_64_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_64_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_64_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_64_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_64 Register DPTR_DMA_EGP_64 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_64 0x2E530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_64 0xE66EE530u

//! Register Reset Value
#define DPTR_DMA_EGP_64_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_64_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_64_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_64_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_64_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_64_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_64_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_65 Register CFG_DMA_EGP_65 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_65 0x2E600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_65 0xE66EE600u

//! Register Reset Value
#define CFG_DMA_EGP_65_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_65_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_65_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_65_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_65_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_65_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_65_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_65_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_65_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_65_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_65_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_65_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_65_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_65_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_65_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_65_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_65_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_65_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_65_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_65_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_65_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_65_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_65_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_65_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_65_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_65_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_65_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_65_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_65_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_65_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_65_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_65_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_65_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_65_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_65_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_65_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_65_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_65_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_65_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_65_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_65_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_65_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_65_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_65_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_65_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_65_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_65_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_65 Register DQPC_DMA_EGP_65 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_65 0x2E604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_65 0xE66EE604u

//! Register Reset Value
#define DQPC_DMA_EGP_65_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_65_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_65_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_65 Register IRNCR_DMA_EGP_65 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_65 0x2E620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_65 0xE66EE620u

//! Register Reset Value
#define IRNCR_DMA_EGP_65_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_65_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_65_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_65_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_65_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_65 Register IRNICR_DMA_EGP_65 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_65 0x2E624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_65 0xE66EE624u

//! Register Reset Value
#define IRNICR_DMA_EGP_65_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_65_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_65_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_65 Register IRNEN_DMA_EGP_65 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_65 0x2E628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_65 0xE66EE628u

//! Register Reset Value
#define IRNEN_DMA_EGP_65_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_65_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_65_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_65_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_65_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_65 Register DPTR_DMA_EGP_65 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_65 0x2E630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_65 0xE66EE630u

//! Register Reset Value
#define DPTR_DMA_EGP_65_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_65_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_65_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_65_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_65_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_65_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_65_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_66 Register CFG_DMA_EGP_66 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_66 0x2E700
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_66 0xE66EE700u

//! Register Reset Value
#define CFG_DMA_EGP_66_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_66_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_66_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_66_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_66_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_66_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_66_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_66_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_66_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_66_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_66_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_66_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_66_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_66_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_66_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_66_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_66_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_66_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_66_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_66_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_66_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_66_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_66_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_66_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_66_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_66_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_66_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_66_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_66_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_66_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_66_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_66_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_66_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_66_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_66_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_66_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_66_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_66_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_66_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_66_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_66_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_66_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_66_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_66_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_66_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_66_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_66_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_66 Register DQPC_DMA_EGP_66 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_66 0x2E704
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_66 0xE66EE704u

//! Register Reset Value
#define DQPC_DMA_EGP_66_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_66_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_66_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_66 Register IRNCR_DMA_EGP_66 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_66 0x2E720
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_66 0xE66EE720u

//! Register Reset Value
#define IRNCR_DMA_EGP_66_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_66_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_66_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_66_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_66_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_66 Register IRNICR_DMA_EGP_66 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_66 0x2E724
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_66 0xE66EE724u

//! Register Reset Value
#define IRNICR_DMA_EGP_66_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_66_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_66_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_66 Register IRNEN_DMA_EGP_66 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_66 0x2E728
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_66 0xE66EE728u

//! Register Reset Value
#define IRNEN_DMA_EGP_66_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_66_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_66_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_66_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_66_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_66 Register DPTR_DMA_EGP_66 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_66 0x2E730
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_66 0xE66EE730u

//! Register Reset Value
#define DPTR_DMA_EGP_66_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_66_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_66_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_66_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_66_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_66_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_66_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_67 Register CFG_DMA_EGP_67 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_67 0x2E800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_67 0xE66EE800u

//! Register Reset Value
#define CFG_DMA_EGP_67_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_67_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_67_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_67_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_67_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_67_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_67_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_67_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_67_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_67_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_67_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_67_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_67_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_67_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_67_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_67_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_67_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_67_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_67_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_67_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_67_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_67_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_67_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_67_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_67_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_67_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_67_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_67_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_67_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_67_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_67_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_67_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_67_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_67_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_67_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_67_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_67_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_67_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_67_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_67_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_67_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_67_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_67_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_67_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_67_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_67_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_67_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_67 Register DQPC_DMA_EGP_67 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_67 0x2E804
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_67 0xE66EE804u

//! Register Reset Value
#define DQPC_DMA_EGP_67_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_67_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_67_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_67 Register IRNCR_DMA_EGP_67 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_67 0x2E820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_67 0xE66EE820u

//! Register Reset Value
#define IRNCR_DMA_EGP_67_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_67_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_67_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_67_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_67_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_67 Register IRNICR_DMA_EGP_67 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_67 0x2E824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_67 0xE66EE824u

//! Register Reset Value
#define IRNICR_DMA_EGP_67_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_67_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_67_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_67 Register IRNEN_DMA_EGP_67 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_67 0x2E828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_67 0xE66EE828u

//! Register Reset Value
#define IRNEN_DMA_EGP_67_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_67_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_67_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_67_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_67_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_67 Register DPTR_DMA_EGP_67 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_67 0x2E830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_67 0xE66EE830u

//! Register Reset Value
#define DPTR_DMA_EGP_67_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_67_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_67_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_67_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_67_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_67_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_67_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_68 Register CFG_DMA_EGP_68 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_68 0x2E900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_68 0xE66EE900u

//! Register Reset Value
#define CFG_DMA_EGP_68_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_68_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_68_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_68_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_68_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_68_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_68_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_68_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_68_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_68_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_68_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_68_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_68_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_68_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_68_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_68_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_68_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_68_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_68_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_68_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_68_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_68_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_68_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_68_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_68_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_68_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_68_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_68_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_68_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_68_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_68_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_68_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_68_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_68_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_68_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_68_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_68_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_68_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_68_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_68_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_68_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_68_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_68_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_68_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_68_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_68_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_68_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_68 Register DQPC_DMA_EGP_68 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_68 0x2E904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_68 0xE66EE904u

//! Register Reset Value
#define DQPC_DMA_EGP_68_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_68_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_68_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_68 Register IRNCR_DMA_EGP_68 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_68 0x2E920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_68 0xE66EE920u

//! Register Reset Value
#define IRNCR_DMA_EGP_68_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_68_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_68_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_68_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_68_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_68 Register IRNICR_DMA_EGP_68 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_68 0x2E924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_68 0xE66EE924u

//! Register Reset Value
#define IRNICR_DMA_EGP_68_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_68_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_68_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_68 Register IRNEN_DMA_EGP_68 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_68 0x2E928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_68 0xE66EE928u

//! Register Reset Value
#define IRNEN_DMA_EGP_68_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_68_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_68_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_68_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_68_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_68 Register DPTR_DMA_EGP_68 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_68 0x2E930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_68 0xE66EE930u

//! Register Reset Value
#define DPTR_DMA_EGP_68_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_68_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_68_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_68_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_68_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_68_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_68_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_69 Register CFG_DMA_EGP_69 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_69 0x2EA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_69 0xE66EEA00u

//! Register Reset Value
#define CFG_DMA_EGP_69_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_69_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_69_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_69_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_69_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_69_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_69_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_69_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_69_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_69_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_69_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_69_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_69_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_69_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_69_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_69_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_69_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_69_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_69_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_69_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_69_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_69_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_69_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_69_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_69_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_69_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_69_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_69_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_69_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_69_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_69_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_69_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_69_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_69_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_69_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_69_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_69_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_69_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_69_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_69_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_69_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_69_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_69_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_69_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_69_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_69_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_69_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_69 Register DQPC_DMA_EGP_69 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_69 0x2EA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_69 0xE66EEA04u

//! Register Reset Value
#define DQPC_DMA_EGP_69_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_69_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_69_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_69 Register IRNCR_DMA_EGP_69 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_69 0x2EA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_69 0xE66EEA20u

//! Register Reset Value
#define IRNCR_DMA_EGP_69_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_69_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_69_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_69_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_69_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_69 Register IRNICR_DMA_EGP_69 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_69 0x2EA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_69 0xE66EEA24u

//! Register Reset Value
#define IRNICR_DMA_EGP_69_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_69_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_69_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_69 Register IRNEN_DMA_EGP_69 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_69 0x2EA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_69 0xE66EEA28u

//! Register Reset Value
#define IRNEN_DMA_EGP_69_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_69_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_69_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_69_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_69_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_69 Register DPTR_DMA_EGP_69 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_69 0x2EA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_69 0xE66EEA30u

//! Register Reset Value
#define DPTR_DMA_EGP_69_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_69_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_69_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_69_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_69_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_69_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_69_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_70 Register CFG_DMA_EGP_70 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_70 0x2EB00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_70 0xE66EEB00u

//! Register Reset Value
#define CFG_DMA_EGP_70_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_70_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_70_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_70_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_70_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_70_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_70_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_70_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_70_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_70_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_70_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_70_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_70_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_70_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_70_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_70_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_70_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_70_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_70_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_70_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_70_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_70_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_70_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_70_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_70_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_70_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_70_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_70_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_70_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_70_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_70_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_70_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_70_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_70_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_70_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_70_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_70_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_70_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_70_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_70_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_70_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_70_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_70_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_70_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_70_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_70_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_70_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_70 Register DQPC_DMA_EGP_70 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_70 0x2EB04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_70 0xE66EEB04u

//! Register Reset Value
#define DQPC_DMA_EGP_70_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_70_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_70_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_70 Register IRNCR_DMA_EGP_70 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_70 0x2EB20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_70 0xE66EEB20u

//! Register Reset Value
#define IRNCR_DMA_EGP_70_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_70_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_70_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_70_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_70_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_70 Register IRNICR_DMA_EGP_70 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_70 0x2EB24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_70 0xE66EEB24u

//! Register Reset Value
#define IRNICR_DMA_EGP_70_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_70_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_70_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_70 Register IRNEN_DMA_EGP_70 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_70 0x2EB28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_70 0xE66EEB28u

//! Register Reset Value
#define IRNEN_DMA_EGP_70_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_70_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_70_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_70_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_70_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_70 Register DPTR_DMA_EGP_70 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_70 0x2EB30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_70 0xE66EEB30u

//! Register Reset Value
#define DPTR_DMA_EGP_70_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_70_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_70_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_70_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_70_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_70_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_70_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_71 Register CFG_DMA_EGP_71 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_71 0x2EC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_71 0xE66EEC00u

//! Register Reset Value
#define CFG_DMA_EGP_71_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_71_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_71_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_71_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_71_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_71_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_71_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_71_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_71_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_71_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_71_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_71_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_71_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_71_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_71_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_71_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_71_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_71_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_71_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_71_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_71_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_71_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_71_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_71_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_71_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_71_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_71_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_71_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_71_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_71_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_71_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_71_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_71_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_71_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_71_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_71_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_71_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_71_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_71_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_71_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_71_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_71_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_71_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_71_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_71_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_71_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_71_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_71 Register DQPC_DMA_EGP_71 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_71 0x2EC04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_71 0xE66EEC04u

//! Register Reset Value
#define DQPC_DMA_EGP_71_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_71_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_71_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_71 Register IRNCR_DMA_EGP_71 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_71 0x2EC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_71 0xE66EEC20u

//! Register Reset Value
#define IRNCR_DMA_EGP_71_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_71_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_71_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_71_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_71_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_71 Register IRNICR_DMA_EGP_71 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_71 0x2EC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_71 0xE66EEC24u

//! Register Reset Value
#define IRNICR_DMA_EGP_71_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_71_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_71_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_71 Register IRNEN_DMA_EGP_71 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_71 0x2EC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_71 0xE66EEC28u

//! Register Reset Value
#define IRNEN_DMA_EGP_71_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_71_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_71_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_71_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_71_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_71 Register DPTR_DMA_EGP_71 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_71 0x2EC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_71 0xE66EEC30u

//! Register Reset Value
#define DPTR_DMA_EGP_71_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_71_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_71_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_71_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_71_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_71_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_71_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_72 Register CFG_DMA_EGP_72 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_72 0x2ED00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_72 0xE66EED00u

//! Register Reset Value
#define CFG_DMA_EGP_72_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_72_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_72_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_72_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_72_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_72_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_72_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_72_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_72_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_72_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_72_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_72_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_72_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_72_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_72_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_72_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_72_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_72_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_72_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_72_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_72_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_72_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_72_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_72_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_72_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_72_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_72_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_72_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_72_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_72_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_72_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_72_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_72_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_72_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_72_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_72_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_72_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_72_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_72_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_72_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_72_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_72_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_72_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_72_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_72_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_72_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_72_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_72 Register DQPC_DMA_EGP_72 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_72 0x2ED04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_72 0xE66EED04u

//! Register Reset Value
#define DQPC_DMA_EGP_72_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_72_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_72_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_72 Register IRNCR_DMA_EGP_72 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_72 0x2ED20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_72 0xE66EED20u

//! Register Reset Value
#define IRNCR_DMA_EGP_72_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_72_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_72_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_72_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_72_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_72 Register IRNICR_DMA_EGP_72 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_72 0x2ED24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_72 0xE66EED24u

//! Register Reset Value
#define IRNICR_DMA_EGP_72_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_72_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_72_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_72 Register IRNEN_DMA_EGP_72 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_72 0x2ED28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_72 0xE66EED28u

//! Register Reset Value
#define IRNEN_DMA_EGP_72_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_72_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_72_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_72_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_72_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_72 Register DPTR_DMA_EGP_72 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_72 0x2ED30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_72 0xE66EED30u

//! Register Reset Value
#define DPTR_DMA_EGP_72_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_72_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_72_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_72_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_72_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_72_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_72_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_73 Register CFG_DMA_EGP_73 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_73 0x2EE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_73 0xE66EEE00u

//! Register Reset Value
#define CFG_DMA_EGP_73_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_73_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_73_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_73_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_73_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_73_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_73_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_73_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_73_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_73_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_73_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_73_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_73_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_73_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_73_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_73_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_73_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_73_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_73_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_73_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_73_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_73_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_73_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_73_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_73_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_73_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_73_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_73_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_73_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_73_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_73_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_73_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_73_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_73_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_73_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_73_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_73_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_73_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_73_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_73_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_73_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_73_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_73_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_73_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_73_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_73_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_73_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_73 Register DQPC_DMA_EGP_73 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_73 0x2EE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_73 0xE66EEE04u

//! Register Reset Value
#define DQPC_DMA_EGP_73_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_73_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_73_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_73 Register IRNCR_DMA_EGP_73 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_73 0x2EE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_73 0xE66EEE20u

//! Register Reset Value
#define IRNCR_DMA_EGP_73_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_73_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_73_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_73_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_73_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_73 Register IRNICR_DMA_EGP_73 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_73 0x2EE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_73 0xE66EEE24u

//! Register Reset Value
#define IRNICR_DMA_EGP_73_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_73_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_73_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_73 Register IRNEN_DMA_EGP_73 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_73 0x2EE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_73 0xE66EEE28u

//! Register Reset Value
#define IRNEN_DMA_EGP_73_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_73_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_73_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_73_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_73_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_73 Register DPTR_DMA_EGP_73 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_73 0x2EE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_73 0xE66EEE30u

//! Register Reset Value
#define DPTR_DMA_EGP_73_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_73_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_73_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_73_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_73_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_73_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_73_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_DMA_EGP_74 Register CFG_DMA_EGP_74 - DMA Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_DMA_EGP_74 0x2EF00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_DMA_EGP_74 0xE66EEF00u

//! Register Reset Value
#define CFG_DMA_EGP_74_RST 0x00000000u

//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_74_DQREQ_POS 0
//! Field DQREQ - Enable DMA Dequeue Request
#define CFG_DMA_EGP_74_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_74_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_74_DQREQ_EN 0x1

//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_74_DQRDPTRDIS_POS 1
//! Field DQRDPTRDIS - Disable the Auto Read pointer increment
#define CFG_DMA_EGP_74_DQRDPTRDIS_MASK 0x2u
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_74_DQRDPTRDIS_EN 0x0
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_74_DQRDPTRDIS_DIS 0x1

//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_74_QBYPSEN_POS 4
//! Field QBYPSEN - Enable DMA QoS Bypass Mode
#define CFG_DMA_EGP_74_QBYPSEN_MASK 0x10u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_74_QBYPSEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_74_QBYPSEN_EN 0x1

//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_74_HMODE_POS 5
//! Field HMODE - Enable DMA Header Mode on this Port
#define CFG_DMA_EGP_74_HMODE_MASK 0x20u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_74_HMODE_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_74_HMODE_EN 0x1

//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_74_FSQMQEN_POS 6
//! Field FSQMQEN - Enable DMA FSQM dequeue Mode
#define CFG_DMA_EGP_74_FSQMQEN_MASK 0x40u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_74_FSQMQEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_74_FSQMQEN_EN 0x1

//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_74_QOSDCEN_POS 7
//! Field QOSDCEN - Enable DMA QoS DC dequeue Mode
#define CFG_DMA_EGP_74_QOSDCEN_MASK 0x80u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_74_QOSDCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_74_QOSDCEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_74_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_DMA_EGP_74_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_74_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_74_DQPCEN_EN 0x1

//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_74_FSQMQ_POS 9
//! Field FSQMQ - FSQM Queue to be used in FSQMQEN Mode
#define CFG_DMA_EGP_74_FSQMQ_MASK 0xE00u

//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_74_FRGMTCHKEN_POS 12
//! Field FRGMTCHKEN - Enable DMA Fragmentation Check
#define CFG_DMA_EGP_74_FRGMTCHKEN_MASK 0x1000u
//! Constant DIS - DIS
#define CONST_CFG_DMA_EGP_74_FRGMTCHKEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_DMA_EGP_74_FRGMTCHKEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_74_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_DMA_EGP_74_EPMAP_MASK 0xFF0000u

//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_74_PORTRDPTR_POS 24
//! Field PORTRDPTR - Port Internal Read pointer value
#define CFG_DMA_EGP_74_PORTRDPTR_MASK 0xF000000u

//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_74_DESCCONVDIS_POS 28
//! Field DESCCONVDIS - Disable the descriptor conversion logic
#define CFG_DMA_EGP_74_DESCCONVDIS_MASK 0x10000000u

//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_74_EGMODE_POS 29
//! Field EGMODE - Egress Mode
#define CFG_DMA_EGP_74_EGMODE_MASK 0x20000000u

//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_74_EGFLAG_POS 30
//! Field EGFLAG - Egress Flag
#define CFG_DMA_EGP_74_EGFLAG_MASK 0x40000000u

//! Field HFLAG - H Flag
#define CFG_DMA_EGP_74_HFLAG_POS 31
//! Field HFLAG - H Flag
#define CFG_DMA_EGP_74_HFLAG_MASK 0x80000000u

//! @}

//! \defgroup DQPC_DMA_EGP_74 Register DQPC_DMA_EGP_74 - DMA Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_DMA_EGP_74 0x2EF04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_DMA_EGP_74 0xE66EEF04u

//! Register Reset Value
#define DQPC_DMA_EGP_74_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_74_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_DMA_EGP_74_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_DMA_EGP_74 Register IRNCR_DMA_EGP_74 - DMA Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_DMA_EGP_74 0x2EF20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_DMA_EGP_74 0xE66EEF20u

//! Register Reset Value
#define IRNCR_DMA_EGP_74_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_74_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_DMA_EGP_74_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_DMA_EGP_74_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_DMA_EGP_74_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_DMA_EGP_74 Register IRNICR_DMA_EGP_74 - DMA Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_DMA_EGP_74 0x2EF24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_DMA_EGP_74 0xE66EEF24u

//! Register Reset Value
#define IRNICR_DMA_EGP_74_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_74_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_DMA_EGP_74_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_DMA_EGP_74 Register IRNEN_DMA_EGP_74 - DMA Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_DMA_EGP_74 0x2EF28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_DMA_EGP_74 0xE66EEF28u

//! Register Reset Value
#define IRNEN_DMA_EGP_74_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_74_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_DMA_EGP_74_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_DMA_EGP_74_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_DMA_EGP_74_DR_EN 0x1

//! @}

//! \defgroup DPTR_DMA_EGP_74 Register DPTR_DMA_EGP_74 - DMA Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_DMA_EGP_74 0x2EF30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_DMA_EGP_74 0xE66EEF30u

//! Register Reset Value
#define DPTR_DMA_EGP_74_RST 0x00000007u

//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_74_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_DMA_EGP_74_ND_MASK 0x7u

//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_74_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_DMA_EGP_74_DPTR_MASK 0x70000u

//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_74_CNT_POS 24
//! Field CNT - Descriptor Count
#define DPTR_DMA_EGP_74_CNT_MASK 0xFF000000u

//! @}

//! \defgroup CFG_PON_EGP_75 Register CFG_PON_EGP_75 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_75 0x30000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_75 0xE66F0000u

//! Register Reset Value
#define CFG_PON_EGP_75_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_75_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_75_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_75_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_75_DQREQ_EN 0x1

//! Field BUFRTN - Enable PON Buffer Return
#define CFG_PON_EGP_75_BUFRTN_POS 1
//! Field BUFRTN - Enable PON Buffer Return
#define CFG_PON_EGP_75_BUFRTN_MASK 0x2u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_75_BUFRTN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_75_BUFRTN_EN 0x1

//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_PON_EGP_75_BFBPEN_POS 2
//! Field BFBPEN - Buffer Return Back Pressure Enable
#define CFG_PON_EGP_75_BFBPEN_MASK 0x4u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_75_BFBPEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_75_BFBPEN_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_75_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_75_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_75_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_75_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_75_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_75_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_75 Register DQPC_PON_EGP_75 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_75 0x30010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_75 0xE66F0010u

//! Register Reset Value
#define DQPC_PON_EGP_75_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_75_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_75_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_75 Register IRNCR_PON_EGP_75 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_75 0x30020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_75 0xE66F0020u

//! Register Reset Value
#define IRNCR_PON_EGP_75_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_75_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_75_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_75_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_75_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_75 Register IRNICR_PON_EGP_75 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_75 0x30024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_75 0xE66F0024u

//! Register Reset Value
#define IRNICR_PON_EGP_75_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_75_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_75_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_75 Register IRNEN_PON_EGP_75 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_75 0x30028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_75 0xE66F0028u

//! Register Reset Value
#define IRNEN_PON_EGP_75_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_75_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_75_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_75_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_75_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_75 Register DPTR_PON_EGP_75 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_75 0x30030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_75 0xE66F0030u

//! Register Reset Value
#define DPTR_PON_EGP_75_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_75_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_75_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_75_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_75_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_75_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_75_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_75_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_75_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_75_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_75_CNT_MASK 0x7F800000u

//! @}

//! \defgroup BPRC_PON_EGP Register BPRC_PON_EGP - Egress Port Buffer Pointer Return counter
//! @{

//! Register Offset (relative)
#define BPRC_PON_EGP 0x30034
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_BPRC_PON_EGP 0xE66F0034u

//! Register Reset Value
#define BPRC_PON_EGP_RST 0x00000000u

//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_PON_EGP_BPRC_POS 0
//! Field BPRC - Per Port Buffer Pointer Return Counter
#define BPRC_PON_EGP_BPRC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_DW2_PON Register PTR_RTN_DW2_PON - CPU Egress Port Buffer Pointer Return DW2
//! @{

//! Register Offset (relative)
#define PTR_RTN_DW2_PON 0x30080
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_DW2_PON 0xE66F0080u

//! Register Reset Value
#define PTR_RTN_DW2_PON_RST 0xFFFFFFFFu

//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_DW2_PON_BPTR_LSB_POS 0
//! Field BPTR_LSB - Buffer Pointer (DW2 of the Descriptor)
#define PTR_RTN_DW2_PON_BPTR_LSB_MASK 0xFFFFFFFFu

//! @}

//! \defgroup PTR_RTN_PON_DW3 Register PTR_RTN_PON_DW3 - CPU Egress Port Buffer Pointer Return DW3
//! @{

//! Register Offset (relative)
#define PTR_RTN_PON_DW3 0x30084
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_PTR_RTN_PON_DW3 0xE66F0084u

//! Register Reset Value
#define PTR_RTN_PON_DW3_RST 0x0781C000u

//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_PON_DW3_POOL_POS 0
//! Field POOL - Pool ID of the buffer to be returned provided in DW2
#define PTR_RTN_PON_DW3_POOL_MASK 0xFu

//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_PON_DW3_POLICY_POS 14
//! Field POLICY - Policy ID of the buffer to be returned provided in DW2
#define PTR_RTN_PON_DW3_POLICY_MASK 0x3FC000u

//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_PON_DW3_PTR_MSB_POS 23
//! Field PTR_MSB - Buffer Pointer MSB
#define PTR_RTN_PON_DW3_PTR_MSB_MASK 0x7800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_75 Register DESC0_0_PON_EGP_75 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_75 0x30100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_75 0xE66F0100u

//! Register Reset Value
#define DESC0_0_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_75 Register DESC1_0_PON_EGP_75 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_75 0x30104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_75 0xE66F0104u

//! Register Reset Value
#define DESC1_0_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_75 Register DESC2_0_PON_EGP_75 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_75 0x30108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_75 0xE66F0108u

//! Register Reset Value
#define DESC2_0_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_75 Register DESC3_0_PON_EGP_75 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_75 0x3010C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_75 0xE66F010Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_75_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_75 Register DESC0_1_PON_EGP_75 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_75 0x30110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_75 0xE66F0110u

//! Register Reset Value
#define DESC0_1_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_75 Register DESC1_1_PON_EGP_75 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_75 0x30114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_75 0xE66F0114u

//! Register Reset Value
#define DESC1_1_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_75 Register DESC2_1_PON_EGP_75 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_75 0x30118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_75 0xE66F0118u

//! Register Reset Value
#define DESC2_1_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_75 Register DESC3_1_PON_EGP_75 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_75 0x3011C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_75 0xE66F011Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_75_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_75 Register DESC0_2_PON_EGP_75 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_75 0x30120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_75 0xE66F0120u

//! Register Reset Value
#define DESC0_2_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_75 Register DESC1_2_PON_EGP_75 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_75 0x30124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_75 0xE66F0124u

//! Register Reset Value
#define DESC1_2_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_75 Register DESC2_2_PON_EGP_75 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_75 0x30128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_75 0xE66F0128u

//! Register Reset Value
#define DESC2_2_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_75 Register DESC3_2_PON_EGP_75 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_75 0x3012C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_75 0xE66F012Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_75_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_75 Register DESC0_3_PON_EGP_75 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_75 0x30130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_75 0xE66F0130u

//! Register Reset Value
#define DESC0_3_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_75 Register DESC1_3_PON_EGP_75 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_75 0x30134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_75 0xE66F0134u

//! Register Reset Value
#define DESC1_3_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_75 Register DESC2_3_PON_EGP_75 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_75 0x30138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_75 0xE66F0138u

//! Register Reset Value
#define DESC2_3_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_75 Register DESC3_3_PON_EGP_75 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_75 0x3013C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_75 0xE66F013Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_75_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_75 Register DESC0_4_PON_EGP_75 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_75 0x30140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_75 0xE66F0140u

//! Register Reset Value
#define DESC0_4_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_75 Register DESC1_4_PON_EGP_75 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_75 0x30144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_75 0xE66F0144u

//! Register Reset Value
#define DESC1_4_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_75 Register DESC2_4_PON_EGP_75 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_75 0x30148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_75 0xE66F0148u

//! Register Reset Value
#define DESC2_4_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_75 Register DESC3_4_PON_EGP_75 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_75 0x3014C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_75 0xE66F014Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_75_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_75 Register DESC0_5_PON_EGP_75 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_75 0x30150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_75 0xE66F0150u

//! Register Reset Value
#define DESC0_5_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_75 Register DESC1_5_PON_EGP_75 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_75 0x30154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_75 0xE66F0154u

//! Register Reset Value
#define DESC1_5_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_75 Register DESC2_5_PON_EGP_75 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_75 0x30158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_75 0xE66F0158u

//! Register Reset Value
#define DESC2_5_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_75 Register DESC3_5_PON_EGP_75 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_75 0x3015C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_75 0xE66F015Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_75_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_75 Register DESC0_6_PON_EGP_75 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_75 0x30160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_75 0xE66F0160u

//! Register Reset Value
#define DESC0_6_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_75 Register DESC1_6_PON_EGP_75 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_75 0x30164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_75 0xE66F0164u

//! Register Reset Value
#define DESC1_6_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_75 Register DESC2_6_PON_EGP_75 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_75 0x30168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_75 0xE66F0168u

//! Register Reset Value
#define DESC2_6_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_75 Register DESC3_6_PON_EGP_75 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_75 0x3016C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_75 0xE66F016Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_75_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_75 Register DESC0_7_PON_EGP_75 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_75 0x30170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_75 0xE66F0170u

//! Register Reset Value
#define DESC0_7_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_75 Register DESC1_7_PON_EGP_75 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_75 0x30174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_75 0xE66F0174u

//! Register Reset Value
#define DESC1_7_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_75 Register DESC2_7_PON_EGP_75 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_75 0x30178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_75 0xE66F0178u

//! Register Reset Value
#define DESC2_7_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_75 Register DESC3_7_PON_EGP_75 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_75 0x3017C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_75 0xE66F017Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_75_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_75_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_75_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_75 Register DESC0_0_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_75 0x30200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_75 0xE66F0200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_75 Register DESC1_0_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_75 0x30204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_75 0xE66F0204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_75 Register DESC2_0_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_75 0x30208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_75 0xE66F0208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_75 Register DESC3_0_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_75 0x3020C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_75 0xE66F020Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_75_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_75 Register DESC0_1_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_75 0x30210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_75 0xE66F0210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_75 Register DESC1_1_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_75 0x30214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_75 0xE66F0214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_75 Register DESC2_1_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_75 0x30218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_75 0xE66F0218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_75 Register DESC3_1_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_75 0x3021C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_75 0xE66F021Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_75_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_75 Register DESC0_2_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_75 0x30220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_75 0xE66F0220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_75 Register DESC1_2_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_75 0x30224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_75 0xE66F0224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_75 Register DESC2_2_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_75 0x30228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_75 0xE66F0228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_75 Register DESC3_2_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_75 0x3022C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_75 0xE66F022Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_75_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_75 Register DESC0_3_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_75 0x30230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_75 0xE66F0230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_75 Register DESC1_3_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_75 0x30234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_75 0xE66F0234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_75 Register DESC2_3_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_75 0x30238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_75 0xE66F0238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_75 Register DESC3_3_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_75 0x3023C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_75 0xE66F023Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_75_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_75 Register DESC0_4_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_75 0x30240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_75 0xE66F0240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_75 Register DESC1_4_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_75 0x30244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_75 0xE66F0244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_75 Register DESC2_4_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_75 0x30248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_75 0xE66F0248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_75 Register DESC3_4_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_75 0x3024C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_75 0xE66F024Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_75_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_75 Register DESC0_5_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_75 0x30250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_75 0xE66F0250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_75 Register DESC1_5_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_75 0x30254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_75 0xE66F0254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_75 Register DESC2_5_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_75 0x30258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_75 0xE66F0258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_75 Register DESC3_5_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_75 0x3025C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_75 0xE66F025Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_75_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_75 Register DESC0_6_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_75 0x30260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_75 0xE66F0260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_75 Register DESC1_6_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_75 0x30264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_75 0xE66F0264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_75 Register DESC2_6_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_75 0x30268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_75 0xE66F0268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_75 Register DESC3_6_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_75 0x3026C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_75 0xE66F026Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_75_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_75 Register DESC0_7_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_75 0x30270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_75 0xE66F0270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_75 Register DESC1_7_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_75 0x30274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_75 0xE66F0274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_75 Register DESC2_7_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_75 0x30278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_75 0xE66F0278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_75_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_75 Register DESC3_7_PON_EGP_S_75 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_75 0x3027C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_75 0xE66F027Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_75_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_75_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_75_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_75_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_75_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_76 Register CFG_PON_EGP_76 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_76 0x30400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_76 0xE66F0400u

//! Register Reset Value
#define CFG_PON_EGP_76_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_76_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_76_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_76_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_76_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_76_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_76_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_76_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_76_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_76_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_76_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_76 Register DQPC_PON_EGP_76 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_76 0x30410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_76 0xE66F0410u

//! Register Reset Value
#define DQPC_PON_EGP_76_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_76_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_76_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_76 Register IRNCR_PON_EGP_76 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_76 0x30420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_76 0xE66F0420u

//! Register Reset Value
#define IRNCR_PON_EGP_76_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_76_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_76_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_76_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_76_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_76 Register IRNICR_PON_EGP_76 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_76 0x30424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_76 0xE66F0424u

//! Register Reset Value
#define IRNICR_PON_EGP_76_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_76_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_76_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_76 Register IRNEN_PON_EGP_76 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_76 0x30428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_76 0xE66F0428u

//! Register Reset Value
#define IRNEN_PON_EGP_76_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_76_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_76_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_76_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_76_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_76 Register DPTR_PON_EGP_76 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_76 0x30430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_76 0xE66F0430u

//! Register Reset Value
#define DPTR_PON_EGP_76_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_76_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_76_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_76_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_76_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_76_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_76_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_76_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_76_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_76_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_76_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_76 Register DESC0_0_PON_EGP_76 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_76 0x30500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_76 0xE66F0500u

//! Register Reset Value
#define DESC0_0_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_76 Register DESC1_0_PON_EGP_76 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_76 0x30504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_76 0xE66F0504u

//! Register Reset Value
#define DESC1_0_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_76 Register DESC2_0_PON_EGP_76 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_76 0x30508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_76 0xE66F0508u

//! Register Reset Value
#define DESC2_0_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_76 Register DESC3_0_PON_EGP_76 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_76 0x3050C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_76 0xE66F050Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_76_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_76 Register DESC0_1_PON_EGP_76 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_76 0x30510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_76 0xE66F0510u

//! Register Reset Value
#define DESC0_1_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_76 Register DESC1_1_PON_EGP_76 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_76 0x30514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_76 0xE66F0514u

//! Register Reset Value
#define DESC1_1_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_76 Register DESC2_1_PON_EGP_76 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_76 0x30518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_76 0xE66F0518u

//! Register Reset Value
#define DESC2_1_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_76 Register DESC3_1_PON_EGP_76 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_76 0x3051C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_76 0xE66F051Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_76_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_76 Register DESC0_2_PON_EGP_76 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_76 0x30520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_76 0xE66F0520u

//! Register Reset Value
#define DESC0_2_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_76 Register DESC1_2_PON_EGP_76 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_76 0x30524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_76 0xE66F0524u

//! Register Reset Value
#define DESC1_2_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_76 Register DESC2_2_PON_EGP_76 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_76 0x30528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_76 0xE66F0528u

//! Register Reset Value
#define DESC2_2_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_76 Register DESC3_2_PON_EGP_76 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_76 0x3052C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_76 0xE66F052Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_76_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_76 Register DESC0_3_PON_EGP_76 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_76 0x30530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_76 0xE66F0530u

//! Register Reset Value
#define DESC0_3_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_76 Register DESC1_3_PON_EGP_76 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_76 0x30534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_76 0xE66F0534u

//! Register Reset Value
#define DESC1_3_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_76 Register DESC2_3_PON_EGP_76 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_76 0x30538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_76 0xE66F0538u

//! Register Reset Value
#define DESC2_3_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_76 Register DESC3_3_PON_EGP_76 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_76 0x3053C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_76 0xE66F053Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_76_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_76 Register DESC0_4_PON_EGP_76 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_76 0x30540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_76 0xE66F0540u

//! Register Reset Value
#define DESC0_4_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_76 Register DESC1_4_PON_EGP_76 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_76 0x30544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_76 0xE66F0544u

//! Register Reset Value
#define DESC1_4_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_76 Register DESC2_4_PON_EGP_76 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_76 0x30548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_76 0xE66F0548u

//! Register Reset Value
#define DESC2_4_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_76 Register DESC3_4_PON_EGP_76 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_76 0x3054C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_76 0xE66F054Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_76_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_76 Register DESC0_5_PON_EGP_76 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_76 0x30550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_76 0xE66F0550u

//! Register Reset Value
#define DESC0_5_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_76 Register DESC1_5_PON_EGP_76 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_76 0x30554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_76 0xE66F0554u

//! Register Reset Value
#define DESC1_5_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_76 Register DESC2_5_PON_EGP_76 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_76 0x30558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_76 0xE66F0558u

//! Register Reset Value
#define DESC2_5_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_76 Register DESC3_5_PON_EGP_76 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_76 0x3055C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_76 0xE66F055Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_76_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_76 Register DESC0_6_PON_EGP_76 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_76 0x30560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_76 0xE66F0560u

//! Register Reset Value
#define DESC0_6_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_76 Register DESC1_6_PON_EGP_76 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_76 0x30564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_76 0xE66F0564u

//! Register Reset Value
#define DESC1_6_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_76 Register DESC2_6_PON_EGP_76 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_76 0x30568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_76 0xE66F0568u

//! Register Reset Value
#define DESC2_6_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_76 Register DESC3_6_PON_EGP_76 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_76 0x3056C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_76 0xE66F056Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_76_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_76 Register DESC0_7_PON_EGP_76 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_76 0x30570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_76 0xE66F0570u

//! Register Reset Value
#define DESC0_7_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_76 Register DESC1_7_PON_EGP_76 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_76 0x30574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_76 0xE66F0574u

//! Register Reset Value
#define DESC1_7_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_76 Register DESC2_7_PON_EGP_76 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_76 0x30578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_76 0xE66F0578u

//! Register Reset Value
#define DESC2_7_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_76 Register DESC3_7_PON_EGP_76 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_76 0x3057C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_76 0xE66F057Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_76_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_76_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_76_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_76 Register DESC0_0_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_76 0x30600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_76 0xE66F0600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_76 Register DESC1_0_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_76 0x30604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_76 0xE66F0604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_76 Register DESC2_0_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_76 0x30608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_76 0xE66F0608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_76 Register DESC3_0_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_76 0x3060C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_76 0xE66F060Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_76_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_76 Register DESC0_1_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_76 0x30610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_76 0xE66F0610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_76 Register DESC1_1_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_76 0x30614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_76 0xE66F0614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_76 Register DESC2_1_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_76 0x30618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_76 0xE66F0618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_76 Register DESC3_1_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_76 0x3061C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_76 0xE66F061Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_76_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_76 Register DESC0_2_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_76 0x30620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_76 0xE66F0620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_76 Register DESC1_2_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_76 0x30624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_76 0xE66F0624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_76 Register DESC2_2_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_76 0x30628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_76 0xE66F0628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_76 Register DESC3_2_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_76 0x3062C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_76 0xE66F062Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_76_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_76 Register DESC0_3_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_76 0x30630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_76 0xE66F0630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_76 Register DESC1_3_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_76 0x30634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_76 0xE66F0634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_76 Register DESC2_3_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_76 0x30638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_76 0xE66F0638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_76 Register DESC3_3_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_76 0x3063C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_76 0xE66F063Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_76_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_76 Register DESC0_4_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_76 0x30640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_76 0xE66F0640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_76 Register DESC1_4_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_76 0x30644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_76 0xE66F0644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_76 Register DESC2_4_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_76 0x30648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_76 0xE66F0648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_76 Register DESC3_4_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_76 0x3064C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_76 0xE66F064Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_76_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_76 Register DESC0_5_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_76 0x30650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_76 0xE66F0650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_76 Register DESC1_5_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_76 0x30654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_76 0xE66F0654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_76 Register DESC2_5_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_76 0x30658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_76 0xE66F0658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_76 Register DESC3_5_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_76 0x3065C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_76 0xE66F065Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_76_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_76 Register DESC0_6_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_76 0x30660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_76 0xE66F0660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_76 Register DESC1_6_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_76 0x30664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_76 0xE66F0664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_76 Register DESC2_6_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_76 0x30668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_76 0xE66F0668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_76 Register DESC3_6_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_76 0x3066C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_76 0xE66F066Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_76_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_76 Register DESC0_7_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_76 0x30670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_76 0xE66F0670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_76 Register DESC1_7_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_76 0x30674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_76 0xE66F0674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_76 Register DESC2_7_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_76 0x30678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_76 0xE66F0678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_76_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_76 Register DESC3_7_PON_EGP_S_76 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_76 0x3067C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_76 0xE66F067Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_76_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_76_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_76_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_76_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_76_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_77 Register CFG_PON_EGP_77 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_77 0x30800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_77 0xE66F0800u

//! Register Reset Value
#define CFG_PON_EGP_77_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_77_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_77_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_77_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_77_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_77_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_77_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_77_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_77_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_77_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_77_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_77 Register DQPC_PON_EGP_77 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_77 0x30810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_77 0xE66F0810u

//! Register Reset Value
#define DQPC_PON_EGP_77_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_77_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_77_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_77 Register IRNCR_PON_EGP_77 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_77 0x30820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_77 0xE66F0820u

//! Register Reset Value
#define IRNCR_PON_EGP_77_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_77_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_77_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_77_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_77_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_77 Register IRNICR_PON_EGP_77 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_77 0x30824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_77 0xE66F0824u

//! Register Reset Value
#define IRNICR_PON_EGP_77_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_77_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_77_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_77 Register IRNEN_PON_EGP_77 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_77 0x30828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_77 0xE66F0828u

//! Register Reset Value
#define IRNEN_PON_EGP_77_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_77_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_77_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_77_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_77_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_77 Register DPTR_PON_EGP_77 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_77 0x30830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_77 0xE66F0830u

//! Register Reset Value
#define DPTR_PON_EGP_77_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_77_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_77_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_77_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_77_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_77_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_77_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_77_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_77_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_77_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_77_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_77 Register DESC0_0_PON_EGP_77 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_77 0x30900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_77 0xE66F0900u

//! Register Reset Value
#define DESC0_0_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_77 Register DESC1_0_PON_EGP_77 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_77 0x30904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_77 0xE66F0904u

//! Register Reset Value
#define DESC1_0_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_77 Register DESC2_0_PON_EGP_77 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_77 0x30908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_77 0xE66F0908u

//! Register Reset Value
#define DESC2_0_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_77 Register DESC3_0_PON_EGP_77 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_77 0x3090C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_77 0xE66F090Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_77_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_77 Register DESC0_1_PON_EGP_77 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_77 0x30910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_77 0xE66F0910u

//! Register Reset Value
#define DESC0_1_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_77 Register DESC1_1_PON_EGP_77 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_77 0x30914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_77 0xE66F0914u

//! Register Reset Value
#define DESC1_1_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_77 Register DESC2_1_PON_EGP_77 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_77 0x30918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_77 0xE66F0918u

//! Register Reset Value
#define DESC2_1_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_77 Register DESC3_1_PON_EGP_77 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_77 0x3091C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_77 0xE66F091Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_77_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_77 Register DESC0_2_PON_EGP_77 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_77 0x30920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_77 0xE66F0920u

//! Register Reset Value
#define DESC0_2_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_77 Register DESC1_2_PON_EGP_77 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_77 0x30924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_77 0xE66F0924u

//! Register Reset Value
#define DESC1_2_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_77 Register DESC2_2_PON_EGP_77 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_77 0x30928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_77 0xE66F0928u

//! Register Reset Value
#define DESC2_2_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_77 Register DESC3_2_PON_EGP_77 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_77 0x3092C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_77 0xE66F092Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_77_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_77 Register DESC0_3_PON_EGP_77 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_77 0x30930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_77 0xE66F0930u

//! Register Reset Value
#define DESC0_3_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_77 Register DESC1_3_PON_EGP_77 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_77 0x30934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_77 0xE66F0934u

//! Register Reset Value
#define DESC1_3_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_77 Register DESC2_3_PON_EGP_77 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_77 0x30938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_77 0xE66F0938u

//! Register Reset Value
#define DESC2_3_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_77 Register DESC3_3_PON_EGP_77 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_77 0x3093C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_77 0xE66F093Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_77_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_77 Register DESC0_4_PON_EGP_77 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_77 0x30940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_77 0xE66F0940u

//! Register Reset Value
#define DESC0_4_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_77 Register DESC1_4_PON_EGP_77 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_77 0x30944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_77 0xE66F0944u

//! Register Reset Value
#define DESC1_4_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_77 Register DESC2_4_PON_EGP_77 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_77 0x30948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_77 0xE66F0948u

//! Register Reset Value
#define DESC2_4_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_77 Register DESC3_4_PON_EGP_77 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_77 0x3094C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_77 0xE66F094Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_77_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_77 Register DESC0_5_PON_EGP_77 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_77 0x30950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_77 0xE66F0950u

//! Register Reset Value
#define DESC0_5_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_77 Register DESC1_5_PON_EGP_77 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_77 0x30954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_77 0xE66F0954u

//! Register Reset Value
#define DESC1_5_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_77 Register DESC2_5_PON_EGP_77 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_77 0x30958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_77 0xE66F0958u

//! Register Reset Value
#define DESC2_5_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_77 Register DESC3_5_PON_EGP_77 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_77 0x3095C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_77 0xE66F095Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_77_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_77 Register DESC0_6_PON_EGP_77 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_77 0x30960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_77 0xE66F0960u

//! Register Reset Value
#define DESC0_6_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_77 Register DESC1_6_PON_EGP_77 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_77 0x30964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_77 0xE66F0964u

//! Register Reset Value
#define DESC1_6_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_77 Register DESC2_6_PON_EGP_77 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_77 0x30968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_77 0xE66F0968u

//! Register Reset Value
#define DESC2_6_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_77 Register DESC3_6_PON_EGP_77 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_77 0x3096C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_77 0xE66F096Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_77_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_77 Register DESC0_7_PON_EGP_77 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_77 0x30970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_77 0xE66F0970u

//! Register Reset Value
#define DESC0_7_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_77 Register DESC1_7_PON_EGP_77 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_77 0x30974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_77 0xE66F0974u

//! Register Reset Value
#define DESC1_7_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_77 Register DESC2_7_PON_EGP_77 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_77 0x30978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_77 0xE66F0978u

//! Register Reset Value
#define DESC2_7_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_77 Register DESC3_7_PON_EGP_77 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_77 0x3097C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_77 0xE66F097Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_77_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_77_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_77_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_77 Register DESC0_0_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_77 0x30A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_77 0xE66F0A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_77 Register DESC1_0_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_77 0x30A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_77 0xE66F0A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_77 Register DESC2_0_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_77 0x30A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_77 0xE66F0A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_77 Register DESC3_0_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_77 0x30A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_77 0xE66F0A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_77_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_77 Register DESC0_1_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_77 0x30A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_77 0xE66F0A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_77 Register DESC1_1_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_77 0x30A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_77 0xE66F0A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_77 Register DESC2_1_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_77 0x30A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_77 0xE66F0A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_77 Register DESC3_1_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_77 0x30A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_77 0xE66F0A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_77_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_77 Register DESC0_2_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_77 0x30A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_77 0xE66F0A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_77 Register DESC1_2_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_77 0x30A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_77 0xE66F0A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_77 Register DESC2_2_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_77 0x30A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_77 0xE66F0A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_77 Register DESC3_2_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_77 0x30A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_77 0xE66F0A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_77_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_77 Register DESC0_3_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_77 0x30A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_77 0xE66F0A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_77 Register DESC1_3_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_77 0x30A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_77 0xE66F0A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_77 Register DESC2_3_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_77 0x30A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_77 0xE66F0A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_77 Register DESC3_3_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_77 0x30A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_77 0xE66F0A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_77_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_77 Register DESC0_4_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_77 0x30A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_77 0xE66F0A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_77 Register DESC1_4_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_77 0x30A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_77 0xE66F0A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_77 Register DESC2_4_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_77 0x30A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_77 0xE66F0A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_77 Register DESC3_4_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_77 0x30A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_77 0xE66F0A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_77_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_77 Register DESC0_5_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_77 0x30A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_77 0xE66F0A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_77 Register DESC1_5_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_77 0x30A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_77 0xE66F0A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_77 Register DESC2_5_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_77 0x30A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_77 0xE66F0A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_77 Register DESC3_5_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_77 0x30A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_77 0xE66F0A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_77_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_77 Register DESC0_6_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_77 0x30A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_77 0xE66F0A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_77 Register DESC1_6_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_77 0x30A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_77 0xE66F0A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_77 Register DESC2_6_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_77 0x30A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_77 0xE66F0A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_77 Register DESC3_6_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_77 0x30A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_77 0xE66F0A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_77_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_77 Register DESC0_7_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_77 0x30A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_77 0xE66F0A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_77 Register DESC1_7_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_77 0x30A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_77 0xE66F0A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_77 Register DESC2_7_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_77 0x30A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_77 0xE66F0A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_77_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_77 Register DESC3_7_PON_EGP_S_77 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_77 0x30A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_77 0xE66F0A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_77_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_77_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_77_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_77_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_77_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_78 Register CFG_PON_EGP_78 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_78 0x30C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_78 0xE66F0C00u

//! Register Reset Value
#define CFG_PON_EGP_78_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_78_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_78_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_78_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_78_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_78_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_78_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_78_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_78_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_78_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_78_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_78 Register DQPC_PON_EGP_78 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_78 0x30C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_78 0xE66F0C10u

//! Register Reset Value
#define DQPC_PON_EGP_78_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_78_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_78_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_78 Register IRNCR_PON_EGP_78 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_78 0x30C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_78 0xE66F0C20u

//! Register Reset Value
#define IRNCR_PON_EGP_78_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_78_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_78_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_78_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_78_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_78 Register IRNICR_PON_EGP_78 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_78 0x30C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_78 0xE66F0C24u

//! Register Reset Value
#define IRNICR_PON_EGP_78_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_78_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_78_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_78 Register IRNEN_PON_EGP_78 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_78 0x30C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_78 0xE66F0C28u

//! Register Reset Value
#define IRNEN_PON_EGP_78_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_78_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_78_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_78_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_78_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_78 Register DPTR_PON_EGP_78 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_78 0x30C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_78 0xE66F0C30u

//! Register Reset Value
#define DPTR_PON_EGP_78_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_78_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_78_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_78_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_78_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_78_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_78_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_78_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_78_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_78_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_78_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_78 Register DESC0_0_PON_EGP_78 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_78 0x30D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_78 0xE66F0D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_78 Register DESC1_0_PON_EGP_78 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_78 0x30D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_78 0xE66F0D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_78 Register DESC2_0_PON_EGP_78 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_78 0x30D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_78 0xE66F0D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_78 Register DESC3_0_PON_EGP_78 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_78 0x30D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_78 0xE66F0D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_78_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_78 Register DESC0_1_PON_EGP_78 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_78 0x30D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_78 0xE66F0D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_78 Register DESC1_1_PON_EGP_78 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_78 0x30D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_78 0xE66F0D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_78 Register DESC2_1_PON_EGP_78 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_78 0x30D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_78 0xE66F0D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_78 Register DESC3_1_PON_EGP_78 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_78 0x30D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_78 0xE66F0D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_78_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_78 Register DESC0_2_PON_EGP_78 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_78 0x30D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_78 0xE66F0D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_78 Register DESC1_2_PON_EGP_78 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_78 0x30D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_78 0xE66F0D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_78 Register DESC2_2_PON_EGP_78 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_78 0x30D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_78 0xE66F0D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_78 Register DESC3_2_PON_EGP_78 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_78 0x30D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_78 0xE66F0D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_78_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_78 Register DESC0_3_PON_EGP_78 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_78 0x30D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_78 0xE66F0D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_78 Register DESC1_3_PON_EGP_78 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_78 0x30D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_78 0xE66F0D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_78 Register DESC2_3_PON_EGP_78 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_78 0x30D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_78 0xE66F0D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_78 Register DESC3_3_PON_EGP_78 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_78 0x30D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_78 0xE66F0D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_78_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_78 Register DESC0_4_PON_EGP_78 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_78 0x30D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_78 0xE66F0D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_78 Register DESC1_4_PON_EGP_78 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_78 0x30D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_78 0xE66F0D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_78 Register DESC2_4_PON_EGP_78 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_78 0x30D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_78 0xE66F0D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_78 Register DESC3_4_PON_EGP_78 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_78 0x30D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_78 0xE66F0D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_78_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_78 Register DESC0_5_PON_EGP_78 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_78 0x30D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_78 0xE66F0D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_78 Register DESC1_5_PON_EGP_78 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_78 0x30D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_78 0xE66F0D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_78 Register DESC2_5_PON_EGP_78 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_78 0x30D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_78 0xE66F0D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_78 Register DESC3_5_PON_EGP_78 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_78 0x30D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_78 0xE66F0D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_78_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_78 Register DESC0_6_PON_EGP_78 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_78 0x30D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_78 0xE66F0D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_78 Register DESC1_6_PON_EGP_78 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_78 0x30D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_78 0xE66F0D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_78 Register DESC2_6_PON_EGP_78 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_78 0x30D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_78 0xE66F0D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_78 Register DESC3_6_PON_EGP_78 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_78 0x30D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_78 0xE66F0D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_78_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_78 Register DESC0_7_PON_EGP_78 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_78 0x30D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_78 0xE66F0D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_78 Register DESC1_7_PON_EGP_78 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_78 0x30D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_78 0xE66F0D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_78 Register DESC2_7_PON_EGP_78 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_78 0x30D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_78 0xE66F0D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_78 Register DESC3_7_PON_EGP_78 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_78 0x30D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_78 0xE66F0D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_78_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_78_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_78_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_78 Register DESC0_0_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_78 0x30E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_78 0xE66F0E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_78 Register DESC1_0_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_78 0x30E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_78 0xE66F0E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_78 Register DESC2_0_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_78 0x30E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_78 0xE66F0E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_78 Register DESC3_0_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_78 0x30E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_78 0xE66F0E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_78_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_78 Register DESC0_1_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_78 0x30E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_78 0xE66F0E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_78 Register DESC1_1_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_78 0x30E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_78 0xE66F0E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_78 Register DESC2_1_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_78 0x30E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_78 0xE66F0E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_78 Register DESC3_1_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_78 0x30E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_78 0xE66F0E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_78_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_78 Register DESC0_2_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_78 0x30E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_78 0xE66F0E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_78 Register DESC1_2_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_78 0x30E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_78 0xE66F0E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_78 Register DESC2_2_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_78 0x30E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_78 0xE66F0E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_78 Register DESC3_2_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_78 0x30E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_78 0xE66F0E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_78_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_78 Register DESC0_3_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_78 0x30E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_78 0xE66F0E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_78 Register DESC1_3_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_78 0x30E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_78 0xE66F0E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_78 Register DESC2_3_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_78 0x30E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_78 0xE66F0E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_78 Register DESC3_3_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_78 0x30E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_78 0xE66F0E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_78_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_78 Register DESC0_4_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_78 0x30E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_78 0xE66F0E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_78 Register DESC1_4_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_78 0x30E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_78 0xE66F0E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_78 Register DESC2_4_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_78 0x30E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_78 0xE66F0E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_78 Register DESC3_4_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_78 0x30E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_78 0xE66F0E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_78_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_78 Register DESC0_5_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_78 0x30E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_78 0xE66F0E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_78 Register DESC1_5_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_78 0x30E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_78 0xE66F0E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_78 Register DESC2_5_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_78 0x30E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_78 0xE66F0E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_78 Register DESC3_5_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_78 0x30E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_78 0xE66F0E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_78_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_78 Register DESC0_6_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_78 0x30E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_78 0xE66F0E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_78 Register DESC1_6_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_78 0x30E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_78 0xE66F0E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_78 Register DESC2_6_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_78 0x30E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_78 0xE66F0E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_78 Register DESC3_6_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_78 0x30E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_78 0xE66F0E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_78_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_78 Register DESC0_7_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_78 0x30E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_78 0xE66F0E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_78 Register DESC1_7_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_78 0x30E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_78 0xE66F0E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_78 Register DESC2_7_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_78 0x30E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_78 0xE66F0E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_78_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_78 Register DESC3_7_PON_EGP_S_78 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_78 0x30E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_78 0xE66F0E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_78_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_78_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_78_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_78_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_78_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_79 Register CFG_PON_EGP_79 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_79 0x31000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_79 0xE66F1000u

//! Register Reset Value
#define CFG_PON_EGP_79_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_79_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_79_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_79_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_79_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_79_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_79_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_79_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_79_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_79_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_79_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_79 Register DQPC_PON_EGP_79 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_79 0x31010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_79 0xE66F1010u

//! Register Reset Value
#define DQPC_PON_EGP_79_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_79_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_79_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_79 Register IRNCR_PON_EGP_79 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_79 0x31020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_79 0xE66F1020u

//! Register Reset Value
#define IRNCR_PON_EGP_79_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_79_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_79_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_79_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_79_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_79 Register IRNICR_PON_EGP_79 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_79 0x31024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_79 0xE66F1024u

//! Register Reset Value
#define IRNICR_PON_EGP_79_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_79_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_79_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_79 Register IRNEN_PON_EGP_79 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_79 0x31028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_79 0xE66F1028u

//! Register Reset Value
#define IRNEN_PON_EGP_79_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_79_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_79_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_79_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_79_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_79 Register DPTR_PON_EGP_79 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_79 0x31030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_79 0xE66F1030u

//! Register Reset Value
#define DPTR_PON_EGP_79_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_79_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_79_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_79_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_79_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_79_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_79_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_79_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_79_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_79_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_79_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_79 Register DESC0_0_PON_EGP_79 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_79 0x31100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_79 0xE66F1100u

//! Register Reset Value
#define DESC0_0_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_79 Register DESC1_0_PON_EGP_79 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_79 0x31104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_79 0xE66F1104u

//! Register Reset Value
#define DESC1_0_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_79 Register DESC2_0_PON_EGP_79 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_79 0x31108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_79 0xE66F1108u

//! Register Reset Value
#define DESC2_0_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_79 Register DESC3_0_PON_EGP_79 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_79 0x3110C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_79 0xE66F110Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_79_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_79 Register DESC0_1_PON_EGP_79 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_79 0x31110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_79 0xE66F1110u

//! Register Reset Value
#define DESC0_1_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_79 Register DESC1_1_PON_EGP_79 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_79 0x31114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_79 0xE66F1114u

//! Register Reset Value
#define DESC1_1_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_79 Register DESC2_1_PON_EGP_79 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_79 0x31118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_79 0xE66F1118u

//! Register Reset Value
#define DESC2_1_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_79 Register DESC3_1_PON_EGP_79 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_79 0x3111C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_79 0xE66F111Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_79_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_79 Register DESC0_2_PON_EGP_79 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_79 0x31120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_79 0xE66F1120u

//! Register Reset Value
#define DESC0_2_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_79 Register DESC1_2_PON_EGP_79 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_79 0x31124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_79 0xE66F1124u

//! Register Reset Value
#define DESC1_2_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_79 Register DESC2_2_PON_EGP_79 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_79 0x31128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_79 0xE66F1128u

//! Register Reset Value
#define DESC2_2_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_79 Register DESC3_2_PON_EGP_79 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_79 0x3112C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_79 0xE66F112Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_79_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_79 Register DESC0_3_PON_EGP_79 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_79 0x31130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_79 0xE66F1130u

//! Register Reset Value
#define DESC0_3_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_79 Register DESC1_3_PON_EGP_79 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_79 0x31134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_79 0xE66F1134u

//! Register Reset Value
#define DESC1_3_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_79 Register DESC2_3_PON_EGP_79 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_79 0x31138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_79 0xE66F1138u

//! Register Reset Value
#define DESC2_3_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_79 Register DESC3_3_PON_EGP_79 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_79 0x3113C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_79 0xE66F113Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_79_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_79 Register DESC0_4_PON_EGP_79 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_79 0x31140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_79 0xE66F1140u

//! Register Reset Value
#define DESC0_4_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_79 Register DESC1_4_PON_EGP_79 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_79 0x31144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_79 0xE66F1144u

//! Register Reset Value
#define DESC1_4_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_79 Register DESC2_4_PON_EGP_79 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_79 0x31148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_79 0xE66F1148u

//! Register Reset Value
#define DESC2_4_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_79 Register DESC3_4_PON_EGP_79 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_79 0x3114C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_79 0xE66F114Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_79_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_79 Register DESC0_5_PON_EGP_79 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_79 0x31150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_79 0xE66F1150u

//! Register Reset Value
#define DESC0_5_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_79 Register DESC1_5_PON_EGP_79 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_79 0x31154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_79 0xE66F1154u

//! Register Reset Value
#define DESC1_5_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_79 Register DESC2_5_PON_EGP_79 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_79 0x31158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_79 0xE66F1158u

//! Register Reset Value
#define DESC2_5_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_79 Register DESC3_5_PON_EGP_79 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_79 0x3115C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_79 0xE66F115Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_79_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_79 Register DESC0_6_PON_EGP_79 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_79 0x31160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_79 0xE66F1160u

//! Register Reset Value
#define DESC0_6_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_79 Register DESC1_6_PON_EGP_79 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_79 0x31164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_79 0xE66F1164u

//! Register Reset Value
#define DESC1_6_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_79 Register DESC2_6_PON_EGP_79 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_79 0x31168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_79 0xE66F1168u

//! Register Reset Value
#define DESC2_6_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_79 Register DESC3_6_PON_EGP_79 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_79 0x3116C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_79 0xE66F116Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_79_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_79 Register DESC0_7_PON_EGP_79 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_79 0x31170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_79 0xE66F1170u

//! Register Reset Value
#define DESC0_7_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_79 Register DESC1_7_PON_EGP_79 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_79 0x31174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_79 0xE66F1174u

//! Register Reset Value
#define DESC1_7_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_79 Register DESC2_7_PON_EGP_79 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_79 0x31178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_79 0xE66F1178u

//! Register Reset Value
#define DESC2_7_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_79 Register DESC3_7_PON_EGP_79 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_79 0x3117C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_79 0xE66F117Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_79_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_79_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_79_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_79 Register DESC0_0_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_79 0x31200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_79 0xE66F1200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_79 Register DESC1_0_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_79 0x31204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_79 0xE66F1204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_79 Register DESC2_0_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_79 0x31208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_79 0xE66F1208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_79 Register DESC3_0_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_79 0x3120C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_79 0xE66F120Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_79_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_79 Register DESC0_1_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_79 0x31210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_79 0xE66F1210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_79 Register DESC1_1_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_79 0x31214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_79 0xE66F1214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_79 Register DESC2_1_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_79 0x31218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_79 0xE66F1218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_79 Register DESC3_1_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_79 0x3121C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_79 0xE66F121Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_79_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_79 Register DESC0_2_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_79 0x31220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_79 0xE66F1220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_79 Register DESC1_2_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_79 0x31224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_79 0xE66F1224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_79 Register DESC2_2_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_79 0x31228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_79 0xE66F1228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_79 Register DESC3_2_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_79 0x3122C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_79 0xE66F122Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_79_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_79 Register DESC0_3_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_79 0x31230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_79 0xE66F1230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_79 Register DESC1_3_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_79 0x31234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_79 0xE66F1234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_79 Register DESC2_3_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_79 0x31238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_79 0xE66F1238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_79 Register DESC3_3_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_79 0x3123C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_79 0xE66F123Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_79_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_79 Register DESC0_4_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_79 0x31240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_79 0xE66F1240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_79 Register DESC1_4_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_79 0x31244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_79 0xE66F1244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_79 Register DESC2_4_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_79 0x31248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_79 0xE66F1248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_79 Register DESC3_4_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_79 0x3124C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_79 0xE66F124Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_79_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_79 Register DESC0_5_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_79 0x31250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_79 0xE66F1250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_79 Register DESC1_5_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_79 0x31254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_79 0xE66F1254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_79 Register DESC2_5_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_79 0x31258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_79 0xE66F1258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_79 Register DESC3_5_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_79 0x3125C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_79 0xE66F125Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_79_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_79 Register DESC0_6_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_79 0x31260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_79 0xE66F1260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_79 Register DESC1_6_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_79 0x31264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_79 0xE66F1264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_79 Register DESC2_6_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_79 0x31268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_79 0xE66F1268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_79 Register DESC3_6_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_79 0x3126C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_79 0xE66F126Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_79_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_79 Register DESC0_7_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_79 0x31270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_79 0xE66F1270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_79 Register DESC1_7_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_79 0x31274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_79 0xE66F1274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_79 Register DESC2_7_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_79 0x31278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_79 0xE66F1278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_79_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_79 Register DESC3_7_PON_EGP_S_79 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_79 0x3127C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_79 0xE66F127Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_79_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_79_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_79_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_79_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_79_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_80 Register CFG_PON_EGP_80 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_80 0x31400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_80 0xE66F1400u

//! Register Reset Value
#define CFG_PON_EGP_80_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_80_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_80_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_80_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_80_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_80_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_80_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_80_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_80_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_80_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_80_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_80 Register DQPC_PON_EGP_80 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_80 0x31410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_80 0xE66F1410u

//! Register Reset Value
#define DQPC_PON_EGP_80_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_80_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_80_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_80 Register IRNCR_PON_EGP_80 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_80 0x31420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_80 0xE66F1420u

//! Register Reset Value
#define IRNCR_PON_EGP_80_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_80_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_80_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_80_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_80_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_80 Register IRNICR_PON_EGP_80 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_80 0x31424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_80 0xE66F1424u

//! Register Reset Value
#define IRNICR_PON_EGP_80_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_80_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_80_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_80 Register IRNEN_PON_EGP_80 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_80 0x31428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_80 0xE66F1428u

//! Register Reset Value
#define IRNEN_PON_EGP_80_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_80_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_80_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_80_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_80_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_80 Register DPTR_PON_EGP_80 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_80 0x31430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_80 0xE66F1430u

//! Register Reset Value
#define DPTR_PON_EGP_80_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_80_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_80_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_80_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_80_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_80_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_80_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_80_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_80_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_80_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_80_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_80 Register DESC0_0_PON_EGP_80 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_80 0x31500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_80 0xE66F1500u

//! Register Reset Value
#define DESC0_0_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_80 Register DESC1_0_PON_EGP_80 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_80 0x31504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_80 0xE66F1504u

//! Register Reset Value
#define DESC1_0_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_80 Register DESC2_0_PON_EGP_80 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_80 0x31508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_80 0xE66F1508u

//! Register Reset Value
#define DESC2_0_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_80 Register DESC3_0_PON_EGP_80 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_80 0x3150C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_80 0xE66F150Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_80_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_80 Register DESC0_1_PON_EGP_80 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_80 0x31510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_80 0xE66F1510u

//! Register Reset Value
#define DESC0_1_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_80 Register DESC1_1_PON_EGP_80 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_80 0x31514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_80 0xE66F1514u

//! Register Reset Value
#define DESC1_1_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_80 Register DESC2_1_PON_EGP_80 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_80 0x31518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_80 0xE66F1518u

//! Register Reset Value
#define DESC2_1_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_80 Register DESC3_1_PON_EGP_80 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_80 0x3151C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_80 0xE66F151Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_80_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_80 Register DESC0_2_PON_EGP_80 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_80 0x31520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_80 0xE66F1520u

//! Register Reset Value
#define DESC0_2_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_80 Register DESC1_2_PON_EGP_80 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_80 0x31524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_80 0xE66F1524u

//! Register Reset Value
#define DESC1_2_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_80 Register DESC2_2_PON_EGP_80 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_80 0x31528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_80 0xE66F1528u

//! Register Reset Value
#define DESC2_2_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_80 Register DESC3_2_PON_EGP_80 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_80 0x3152C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_80 0xE66F152Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_80_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_80 Register DESC0_3_PON_EGP_80 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_80 0x31530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_80 0xE66F1530u

//! Register Reset Value
#define DESC0_3_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_80 Register DESC1_3_PON_EGP_80 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_80 0x31534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_80 0xE66F1534u

//! Register Reset Value
#define DESC1_3_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_80 Register DESC2_3_PON_EGP_80 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_80 0x31538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_80 0xE66F1538u

//! Register Reset Value
#define DESC2_3_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_80 Register DESC3_3_PON_EGP_80 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_80 0x3153C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_80 0xE66F153Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_80_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_80 Register DESC0_4_PON_EGP_80 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_80 0x31540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_80 0xE66F1540u

//! Register Reset Value
#define DESC0_4_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_80 Register DESC1_4_PON_EGP_80 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_80 0x31544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_80 0xE66F1544u

//! Register Reset Value
#define DESC1_4_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_80 Register DESC2_4_PON_EGP_80 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_80 0x31548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_80 0xE66F1548u

//! Register Reset Value
#define DESC2_4_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_80 Register DESC3_4_PON_EGP_80 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_80 0x3154C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_80 0xE66F154Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_80_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_80 Register DESC0_5_PON_EGP_80 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_80 0x31550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_80 0xE66F1550u

//! Register Reset Value
#define DESC0_5_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_80 Register DESC1_5_PON_EGP_80 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_80 0x31554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_80 0xE66F1554u

//! Register Reset Value
#define DESC1_5_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_80 Register DESC2_5_PON_EGP_80 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_80 0x31558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_80 0xE66F1558u

//! Register Reset Value
#define DESC2_5_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_80 Register DESC3_5_PON_EGP_80 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_80 0x3155C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_80 0xE66F155Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_80_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_80 Register DESC0_6_PON_EGP_80 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_80 0x31560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_80 0xE66F1560u

//! Register Reset Value
#define DESC0_6_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_80 Register DESC1_6_PON_EGP_80 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_80 0x31564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_80 0xE66F1564u

//! Register Reset Value
#define DESC1_6_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_80 Register DESC2_6_PON_EGP_80 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_80 0x31568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_80 0xE66F1568u

//! Register Reset Value
#define DESC2_6_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_80 Register DESC3_6_PON_EGP_80 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_80 0x3156C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_80 0xE66F156Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_80_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_80 Register DESC0_7_PON_EGP_80 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_80 0x31570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_80 0xE66F1570u

//! Register Reset Value
#define DESC0_7_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_80 Register DESC1_7_PON_EGP_80 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_80 0x31574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_80 0xE66F1574u

//! Register Reset Value
#define DESC1_7_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_80 Register DESC2_7_PON_EGP_80 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_80 0x31578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_80 0xE66F1578u

//! Register Reset Value
#define DESC2_7_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_80 Register DESC3_7_PON_EGP_80 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_80 0x3157C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_80 0xE66F157Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_80_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_80_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_80_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_80 Register DESC0_0_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_80 0x31600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_80 0xE66F1600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_80 Register DESC1_0_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_80 0x31604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_80 0xE66F1604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_80 Register DESC2_0_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_80 0x31608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_80 0xE66F1608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_80 Register DESC3_0_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_80 0x3160C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_80 0xE66F160Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_80_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_80 Register DESC0_1_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_80 0x31610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_80 0xE66F1610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_80 Register DESC1_1_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_80 0x31614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_80 0xE66F1614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_80 Register DESC2_1_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_80 0x31618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_80 0xE66F1618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_80 Register DESC3_1_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_80 0x3161C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_80 0xE66F161Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_80_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_80 Register DESC0_2_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_80 0x31620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_80 0xE66F1620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_80 Register DESC1_2_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_80 0x31624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_80 0xE66F1624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_80 Register DESC2_2_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_80 0x31628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_80 0xE66F1628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_80 Register DESC3_2_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_80 0x3162C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_80 0xE66F162Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_80_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_80 Register DESC0_3_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_80 0x31630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_80 0xE66F1630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_80 Register DESC1_3_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_80 0x31634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_80 0xE66F1634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_80 Register DESC2_3_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_80 0x31638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_80 0xE66F1638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_80 Register DESC3_3_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_80 0x3163C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_80 0xE66F163Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_80_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_80 Register DESC0_4_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_80 0x31640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_80 0xE66F1640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_80 Register DESC1_4_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_80 0x31644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_80 0xE66F1644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_80 Register DESC2_4_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_80 0x31648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_80 0xE66F1648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_80 Register DESC3_4_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_80 0x3164C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_80 0xE66F164Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_80_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_80 Register DESC0_5_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_80 0x31650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_80 0xE66F1650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_80 Register DESC1_5_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_80 0x31654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_80 0xE66F1654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_80 Register DESC2_5_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_80 0x31658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_80 0xE66F1658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_80 Register DESC3_5_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_80 0x3165C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_80 0xE66F165Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_80_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_80 Register DESC0_6_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_80 0x31660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_80 0xE66F1660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_80 Register DESC1_6_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_80 0x31664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_80 0xE66F1664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_80 Register DESC2_6_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_80 0x31668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_80 0xE66F1668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_80 Register DESC3_6_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_80 0x3166C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_80 0xE66F166Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_80_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_80 Register DESC0_7_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_80 0x31670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_80 0xE66F1670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_80 Register DESC1_7_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_80 0x31674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_80 0xE66F1674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_80 Register DESC2_7_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_80 0x31678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_80 0xE66F1678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_80_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_80 Register DESC3_7_PON_EGP_S_80 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_80 0x3167C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_80 0xE66F167Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_80_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_80_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_80_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_80_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_80_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_81 Register CFG_PON_EGP_81 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_81 0x31800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_81 0xE66F1800u

//! Register Reset Value
#define CFG_PON_EGP_81_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_81_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_81_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_81_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_81_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_81_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_81_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_81_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_81_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_81_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_81_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_81 Register DQPC_PON_EGP_81 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_81 0x31810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_81 0xE66F1810u

//! Register Reset Value
#define DQPC_PON_EGP_81_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_81_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_81_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_81 Register IRNCR_PON_EGP_81 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_81 0x31820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_81 0xE66F1820u

//! Register Reset Value
#define IRNCR_PON_EGP_81_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_81_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_81_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_81_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_81_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_81 Register IRNICR_PON_EGP_81 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_81 0x31824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_81 0xE66F1824u

//! Register Reset Value
#define IRNICR_PON_EGP_81_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_81_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_81_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_81 Register IRNEN_PON_EGP_81 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_81 0x31828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_81 0xE66F1828u

//! Register Reset Value
#define IRNEN_PON_EGP_81_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_81_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_81_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_81_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_81_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_81 Register DPTR_PON_EGP_81 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_81 0x31830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_81 0xE66F1830u

//! Register Reset Value
#define DPTR_PON_EGP_81_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_81_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_81_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_81_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_81_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_81_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_81_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_81_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_81_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_81_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_81_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_81 Register DESC0_0_PON_EGP_81 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_81 0x31900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_81 0xE66F1900u

//! Register Reset Value
#define DESC0_0_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_81 Register DESC1_0_PON_EGP_81 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_81 0x31904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_81 0xE66F1904u

//! Register Reset Value
#define DESC1_0_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_81 Register DESC2_0_PON_EGP_81 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_81 0x31908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_81 0xE66F1908u

//! Register Reset Value
#define DESC2_0_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_81 Register DESC3_0_PON_EGP_81 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_81 0x3190C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_81 0xE66F190Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_81_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_81 Register DESC0_1_PON_EGP_81 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_81 0x31910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_81 0xE66F1910u

//! Register Reset Value
#define DESC0_1_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_81 Register DESC1_1_PON_EGP_81 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_81 0x31914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_81 0xE66F1914u

//! Register Reset Value
#define DESC1_1_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_81 Register DESC2_1_PON_EGP_81 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_81 0x31918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_81 0xE66F1918u

//! Register Reset Value
#define DESC2_1_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_81 Register DESC3_1_PON_EGP_81 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_81 0x3191C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_81 0xE66F191Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_81_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_81 Register DESC0_2_PON_EGP_81 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_81 0x31920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_81 0xE66F1920u

//! Register Reset Value
#define DESC0_2_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_81 Register DESC1_2_PON_EGP_81 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_81 0x31924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_81 0xE66F1924u

//! Register Reset Value
#define DESC1_2_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_81 Register DESC2_2_PON_EGP_81 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_81 0x31928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_81 0xE66F1928u

//! Register Reset Value
#define DESC2_2_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_81 Register DESC3_2_PON_EGP_81 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_81 0x3192C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_81 0xE66F192Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_81_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_81 Register DESC0_3_PON_EGP_81 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_81 0x31930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_81 0xE66F1930u

//! Register Reset Value
#define DESC0_3_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_81 Register DESC1_3_PON_EGP_81 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_81 0x31934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_81 0xE66F1934u

//! Register Reset Value
#define DESC1_3_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_81 Register DESC2_3_PON_EGP_81 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_81 0x31938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_81 0xE66F1938u

//! Register Reset Value
#define DESC2_3_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_81 Register DESC3_3_PON_EGP_81 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_81 0x3193C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_81 0xE66F193Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_81_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_81 Register DESC0_4_PON_EGP_81 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_81 0x31940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_81 0xE66F1940u

//! Register Reset Value
#define DESC0_4_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_81 Register DESC1_4_PON_EGP_81 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_81 0x31944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_81 0xE66F1944u

//! Register Reset Value
#define DESC1_4_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_81 Register DESC2_4_PON_EGP_81 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_81 0x31948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_81 0xE66F1948u

//! Register Reset Value
#define DESC2_4_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_81 Register DESC3_4_PON_EGP_81 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_81 0x3194C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_81 0xE66F194Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_81_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_81 Register DESC0_5_PON_EGP_81 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_81 0x31950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_81 0xE66F1950u

//! Register Reset Value
#define DESC0_5_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_81 Register DESC1_5_PON_EGP_81 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_81 0x31954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_81 0xE66F1954u

//! Register Reset Value
#define DESC1_5_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_81 Register DESC2_5_PON_EGP_81 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_81 0x31958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_81 0xE66F1958u

//! Register Reset Value
#define DESC2_5_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_81 Register DESC3_5_PON_EGP_81 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_81 0x3195C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_81 0xE66F195Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_81_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_81 Register DESC0_6_PON_EGP_81 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_81 0x31960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_81 0xE66F1960u

//! Register Reset Value
#define DESC0_6_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_81 Register DESC1_6_PON_EGP_81 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_81 0x31964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_81 0xE66F1964u

//! Register Reset Value
#define DESC1_6_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_81 Register DESC2_6_PON_EGP_81 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_81 0x31968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_81 0xE66F1968u

//! Register Reset Value
#define DESC2_6_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_81 Register DESC3_6_PON_EGP_81 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_81 0x3196C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_81 0xE66F196Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_81_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_81 Register DESC0_7_PON_EGP_81 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_81 0x31970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_81 0xE66F1970u

//! Register Reset Value
#define DESC0_7_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_81 Register DESC1_7_PON_EGP_81 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_81 0x31974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_81 0xE66F1974u

//! Register Reset Value
#define DESC1_7_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_81 Register DESC2_7_PON_EGP_81 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_81 0x31978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_81 0xE66F1978u

//! Register Reset Value
#define DESC2_7_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_81 Register DESC3_7_PON_EGP_81 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_81 0x3197C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_81 0xE66F197Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_81_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_81_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_81_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_81 Register DESC0_0_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_81 0x31A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_81 0xE66F1A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_81 Register DESC1_0_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_81 0x31A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_81 0xE66F1A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_81 Register DESC2_0_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_81 0x31A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_81 0xE66F1A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_81 Register DESC3_0_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_81 0x31A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_81 0xE66F1A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_81_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_81 Register DESC0_1_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_81 0x31A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_81 0xE66F1A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_81 Register DESC1_1_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_81 0x31A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_81 0xE66F1A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_81 Register DESC2_1_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_81 0x31A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_81 0xE66F1A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_81 Register DESC3_1_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_81 0x31A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_81 0xE66F1A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_81_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_81 Register DESC0_2_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_81 0x31A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_81 0xE66F1A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_81 Register DESC1_2_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_81 0x31A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_81 0xE66F1A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_81 Register DESC2_2_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_81 0x31A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_81 0xE66F1A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_81 Register DESC3_2_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_81 0x31A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_81 0xE66F1A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_81_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_81 Register DESC0_3_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_81 0x31A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_81 0xE66F1A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_81 Register DESC1_3_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_81 0x31A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_81 0xE66F1A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_81 Register DESC2_3_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_81 0x31A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_81 0xE66F1A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_81 Register DESC3_3_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_81 0x31A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_81 0xE66F1A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_81_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_81 Register DESC0_4_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_81 0x31A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_81 0xE66F1A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_81 Register DESC1_4_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_81 0x31A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_81 0xE66F1A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_81 Register DESC2_4_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_81 0x31A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_81 0xE66F1A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_81 Register DESC3_4_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_81 0x31A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_81 0xE66F1A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_81_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_81 Register DESC0_5_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_81 0x31A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_81 0xE66F1A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_81 Register DESC1_5_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_81 0x31A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_81 0xE66F1A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_81 Register DESC2_5_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_81 0x31A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_81 0xE66F1A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_81 Register DESC3_5_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_81 0x31A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_81 0xE66F1A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_81_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_81 Register DESC0_6_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_81 0x31A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_81 0xE66F1A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_81 Register DESC1_6_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_81 0x31A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_81 0xE66F1A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_81 Register DESC2_6_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_81 0x31A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_81 0xE66F1A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_81 Register DESC3_6_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_81 0x31A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_81 0xE66F1A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_81_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_81 Register DESC0_7_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_81 0x31A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_81 0xE66F1A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_81 Register DESC1_7_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_81 0x31A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_81 0xE66F1A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_81 Register DESC2_7_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_81 0x31A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_81 0xE66F1A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_81_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_81 Register DESC3_7_PON_EGP_S_81 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_81 0x31A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_81 0xE66F1A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_81_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_81_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_81_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_81_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_81_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_82 Register CFG_PON_EGP_82 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_82 0x31C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_82 0xE66F1C00u

//! Register Reset Value
#define CFG_PON_EGP_82_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_82_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_82_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_82_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_82_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_82_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_82_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_82_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_82_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_82_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_82_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_82 Register DQPC_PON_EGP_82 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_82 0x31C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_82 0xE66F1C10u

//! Register Reset Value
#define DQPC_PON_EGP_82_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_82_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_82_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_82 Register IRNCR_PON_EGP_82 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_82 0x31C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_82 0xE66F1C20u

//! Register Reset Value
#define IRNCR_PON_EGP_82_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_82_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_82_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_82_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_82_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_82 Register IRNICR_PON_EGP_82 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_82 0x31C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_82 0xE66F1C24u

//! Register Reset Value
#define IRNICR_PON_EGP_82_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_82_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_82_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_82 Register IRNEN_PON_EGP_82 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_82 0x31C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_82 0xE66F1C28u

//! Register Reset Value
#define IRNEN_PON_EGP_82_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_82_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_82_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_82_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_82_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_82 Register DPTR_PON_EGP_82 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_82 0x31C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_82 0xE66F1C30u

//! Register Reset Value
#define DPTR_PON_EGP_82_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_82_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_82_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_82_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_82_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_82_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_82_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_82_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_82_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_82_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_82_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_82 Register DESC0_0_PON_EGP_82 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_82 0x31D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_82 0xE66F1D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_82 Register DESC1_0_PON_EGP_82 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_82 0x31D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_82 0xE66F1D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_82 Register DESC2_0_PON_EGP_82 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_82 0x31D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_82 0xE66F1D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_82 Register DESC3_0_PON_EGP_82 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_82 0x31D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_82 0xE66F1D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_82_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_82 Register DESC0_1_PON_EGP_82 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_82 0x31D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_82 0xE66F1D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_82 Register DESC1_1_PON_EGP_82 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_82 0x31D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_82 0xE66F1D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_82 Register DESC2_1_PON_EGP_82 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_82 0x31D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_82 0xE66F1D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_82 Register DESC3_1_PON_EGP_82 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_82 0x31D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_82 0xE66F1D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_82_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_82 Register DESC0_2_PON_EGP_82 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_82 0x31D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_82 0xE66F1D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_82 Register DESC1_2_PON_EGP_82 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_82 0x31D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_82 0xE66F1D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_82 Register DESC2_2_PON_EGP_82 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_82 0x31D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_82 0xE66F1D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_82 Register DESC3_2_PON_EGP_82 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_82 0x31D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_82 0xE66F1D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_82_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_82 Register DESC0_3_PON_EGP_82 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_82 0x31D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_82 0xE66F1D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_82 Register DESC1_3_PON_EGP_82 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_82 0x31D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_82 0xE66F1D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_82 Register DESC2_3_PON_EGP_82 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_82 0x31D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_82 0xE66F1D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_82 Register DESC3_3_PON_EGP_82 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_82 0x31D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_82 0xE66F1D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_82_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_82 Register DESC0_4_PON_EGP_82 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_82 0x31D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_82 0xE66F1D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_82 Register DESC1_4_PON_EGP_82 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_82 0x31D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_82 0xE66F1D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_82 Register DESC2_4_PON_EGP_82 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_82 0x31D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_82 0xE66F1D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_82 Register DESC3_4_PON_EGP_82 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_82 0x31D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_82 0xE66F1D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_82_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_82 Register DESC0_5_PON_EGP_82 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_82 0x31D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_82 0xE66F1D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_82 Register DESC1_5_PON_EGP_82 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_82 0x31D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_82 0xE66F1D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_82 Register DESC2_5_PON_EGP_82 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_82 0x31D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_82 0xE66F1D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_82 Register DESC3_5_PON_EGP_82 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_82 0x31D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_82 0xE66F1D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_82_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_82 Register DESC0_6_PON_EGP_82 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_82 0x31D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_82 0xE66F1D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_82 Register DESC1_6_PON_EGP_82 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_82 0x31D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_82 0xE66F1D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_82 Register DESC2_6_PON_EGP_82 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_82 0x31D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_82 0xE66F1D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_82 Register DESC3_6_PON_EGP_82 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_82 0x31D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_82 0xE66F1D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_82_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_82 Register DESC0_7_PON_EGP_82 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_82 0x31D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_82 0xE66F1D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_82 Register DESC1_7_PON_EGP_82 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_82 0x31D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_82 0xE66F1D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_82 Register DESC2_7_PON_EGP_82 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_82 0x31D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_82 0xE66F1D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_82 Register DESC3_7_PON_EGP_82 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_82 0x31D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_82 0xE66F1D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_82_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_82_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_82_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_82 Register DESC0_0_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_82 0x31E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_82 0xE66F1E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_82 Register DESC1_0_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_82 0x31E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_82 0xE66F1E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_82 Register DESC2_0_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_82 0x31E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_82 0xE66F1E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_82 Register DESC3_0_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_82 0x31E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_82 0xE66F1E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_82_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_82 Register DESC0_1_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_82 0x31E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_82 0xE66F1E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_82 Register DESC1_1_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_82 0x31E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_82 0xE66F1E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_82 Register DESC2_1_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_82 0x31E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_82 0xE66F1E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_82 Register DESC3_1_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_82 0x31E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_82 0xE66F1E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_82_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_82 Register DESC0_2_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_82 0x31E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_82 0xE66F1E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_82 Register DESC1_2_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_82 0x31E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_82 0xE66F1E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_82 Register DESC2_2_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_82 0x31E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_82 0xE66F1E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_82 Register DESC3_2_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_82 0x31E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_82 0xE66F1E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_82_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_82 Register DESC0_3_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_82 0x31E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_82 0xE66F1E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_82 Register DESC1_3_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_82 0x31E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_82 0xE66F1E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_82 Register DESC2_3_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_82 0x31E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_82 0xE66F1E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_82 Register DESC3_3_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_82 0x31E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_82 0xE66F1E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_82_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_82 Register DESC0_4_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_82 0x31E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_82 0xE66F1E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_82 Register DESC1_4_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_82 0x31E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_82 0xE66F1E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_82 Register DESC2_4_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_82 0x31E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_82 0xE66F1E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_82 Register DESC3_4_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_82 0x31E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_82 0xE66F1E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_82_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_82 Register DESC0_5_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_82 0x31E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_82 0xE66F1E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_82 Register DESC1_5_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_82 0x31E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_82 0xE66F1E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_82 Register DESC2_5_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_82 0x31E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_82 0xE66F1E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_82 Register DESC3_5_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_82 0x31E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_82 0xE66F1E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_82_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_82 Register DESC0_6_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_82 0x31E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_82 0xE66F1E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_82 Register DESC1_6_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_82 0x31E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_82 0xE66F1E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_82 Register DESC2_6_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_82 0x31E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_82 0xE66F1E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_82 Register DESC3_6_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_82 0x31E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_82 0xE66F1E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_82_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_82 Register DESC0_7_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_82 0x31E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_82 0xE66F1E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_82 Register DESC1_7_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_82 0x31E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_82 0xE66F1E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_82 Register DESC2_7_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_82 0x31E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_82 0xE66F1E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_82_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_82 Register DESC3_7_PON_EGP_S_82 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_82 0x31E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_82 0xE66F1E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_82_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_82_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_82_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_82_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_82_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_83 Register CFG_PON_EGP_83 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_83 0x32000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_83 0xE66F2000u

//! Register Reset Value
#define CFG_PON_EGP_83_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_83_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_83_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_83_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_83_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_83_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_83_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_83_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_83_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_83_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_83_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_83 Register DQPC_PON_EGP_83 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_83 0x32010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_83 0xE66F2010u

//! Register Reset Value
#define DQPC_PON_EGP_83_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_83_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_83_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_83 Register IRNCR_PON_EGP_83 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_83 0x32020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_83 0xE66F2020u

//! Register Reset Value
#define IRNCR_PON_EGP_83_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_83_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_83_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_83_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_83_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_83 Register IRNICR_PON_EGP_83 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_83 0x32024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_83 0xE66F2024u

//! Register Reset Value
#define IRNICR_PON_EGP_83_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_83_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_83_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_83 Register IRNEN_PON_EGP_83 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_83 0x32028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_83 0xE66F2028u

//! Register Reset Value
#define IRNEN_PON_EGP_83_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_83_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_83_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_83_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_83_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_83 Register DPTR_PON_EGP_83 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_83 0x32030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_83 0xE66F2030u

//! Register Reset Value
#define DPTR_PON_EGP_83_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_83_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_83_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_83_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_83_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_83_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_83_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_83_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_83_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_83_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_83_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_83 Register DESC0_0_PON_EGP_83 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_83 0x32100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_83 0xE66F2100u

//! Register Reset Value
#define DESC0_0_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_83 Register DESC1_0_PON_EGP_83 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_83 0x32104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_83 0xE66F2104u

//! Register Reset Value
#define DESC1_0_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_83 Register DESC2_0_PON_EGP_83 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_83 0x32108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_83 0xE66F2108u

//! Register Reset Value
#define DESC2_0_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_83 Register DESC3_0_PON_EGP_83 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_83 0x3210C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_83 0xE66F210Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_83_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_83 Register DESC0_1_PON_EGP_83 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_83 0x32110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_83 0xE66F2110u

//! Register Reset Value
#define DESC0_1_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_83 Register DESC1_1_PON_EGP_83 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_83 0x32114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_83 0xE66F2114u

//! Register Reset Value
#define DESC1_1_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_83 Register DESC2_1_PON_EGP_83 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_83 0x32118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_83 0xE66F2118u

//! Register Reset Value
#define DESC2_1_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_83 Register DESC3_1_PON_EGP_83 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_83 0x3211C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_83 0xE66F211Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_83_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_83 Register DESC0_2_PON_EGP_83 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_83 0x32120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_83 0xE66F2120u

//! Register Reset Value
#define DESC0_2_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_83 Register DESC1_2_PON_EGP_83 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_83 0x32124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_83 0xE66F2124u

//! Register Reset Value
#define DESC1_2_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_83 Register DESC2_2_PON_EGP_83 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_83 0x32128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_83 0xE66F2128u

//! Register Reset Value
#define DESC2_2_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_83 Register DESC3_2_PON_EGP_83 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_83 0x3212C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_83 0xE66F212Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_83_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_83 Register DESC0_3_PON_EGP_83 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_83 0x32130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_83 0xE66F2130u

//! Register Reset Value
#define DESC0_3_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_83 Register DESC1_3_PON_EGP_83 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_83 0x32134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_83 0xE66F2134u

//! Register Reset Value
#define DESC1_3_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_83 Register DESC2_3_PON_EGP_83 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_83 0x32138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_83 0xE66F2138u

//! Register Reset Value
#define DESC2_3_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_83 Register DESC3_3_PON_EGP_83 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_83 0x3213C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_83 0xE66F213Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_83_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_83 Register DESC0_4_PON_EGP_83 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_83 0x32140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_83 0xE66F2140u

//! Register Reset Value
#define DESC0_4_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_83 Register DESC1_4_PON_EGP_83 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_83 0x32144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_83 0xE66F2144u

//! Register Reset Value
#define DESC1_4_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_83 Register DESC2_4_PON_EGP_83 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_83 0x32148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_83 0xE66F2148u

//! Register Reset Value
#define DESC2_4_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_83 Register DESC3_4_PON_EGP_83 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_83 0x3214C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_83 0xE66F214Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_83_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_83 Register DESC0_5_PON_EGP_83 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_83 0x32150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_83 0xE66F2150u

//! Register Reset Value
#define DESC0_5_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_83 Register DESC1_5_PON_EGP_83 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_83 0x32154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_83 0xE66F2154u

//! Register Reset Value
#define DESC1_5_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_83 Register DESC2_5_PON_EGP_83 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_83 0x32158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_83 0xE66F2158u

//! Register Reset Value
#define DESC2_5_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_83 Register DESC3_5_PON_EGP_83 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_83 0x3215C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_83 0xE66F215Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_83_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_83 Register DESC0_6_PON_EGP_83 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_83 0x32160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_83 0xE66F2160u

//! Register Reset Value
#define DESC0_6_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_83 Register DESC1_6_PON_EGP_83 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_83 0x32164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_83 0xE66F2164u

//! Register Reset Value
#define DESC1_6_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_83 Register DESC2_6_PON_EGP_83 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_83 0x32168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_83 0xE66F2168u

//! Register Reset Value
#define DESC2_6_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_83 Register DESC3_6_PON_EGP_83 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_83 0x3216C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_83 0xE66F216Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_83_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_83 Register DESC0_7_PON_EGP_83 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_83 0x32170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_83 0xE66F2170u

//! Register Reset Value
#define DESC0_7_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_83 Register DESC1_7_PON_EGP_83 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_83 0x32174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_83 0xE66F2174u

//! Register Reset Value
#define DESC1_7_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_83 Register DESC2_7_PON_EGP_83 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_83 0x32178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_83 0xE66F2178u

//! Register Reset Value
#define DESC2_7_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_83 Register DESC3_7_PON_EGP_83 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_83 0x3217C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_83 0xE66F217Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_83_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_83_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_83_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_83 Register DESC0_0_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_83 0x32200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_83 0xE66F2200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_83 Register DESC1_0_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_83 0x32204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_83 0xE66F2204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_83 Register DESC2_0_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_83 0x32208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_83 0xE66F2208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_83 Register DESC3_0_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_83 0x3220C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_83 0xE66F220Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_83_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_83 Register DESC0_1_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_83 0x32210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_83 0xE66F2210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_83 Register DESC1_1_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_83 0x32214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_83 0xE66F2214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_83 Register DESC2_1_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_83 0x32218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_83 0xE66F2218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_83 Register DESC3_1_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_83 0x3221C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_83 0xE66F221Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_83_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_83 Register DESC0_2_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_83 0x32220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_83 0xE66F2220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_83 Register DESC1_2_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_83 0x32224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_83 0xE66F2224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_83 Register DESC2_2_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_83 0x32228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_83 0xE66F2228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_83 Register DESC3_2_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_83 0x3222C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_83 0xE66F222Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_83_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_83 Register DESC0_3_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_83 0x32230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_83 0xE66F2230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_83 Register DESC1_3_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_83 0x32234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_83 0xE66F2234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_83 Register DESC2_3_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_83 0x32238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_83 0xE66F2238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_83 Register DESC3_3_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_83 0x3223C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_83 0xE66F223Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_83_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_83 Register DESC0_4_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_83 0x32240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_83 0xE66F2240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_83 Register DESC1_4_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_83 0x32244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_83 0xE66F2244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_83 Register DESC2_4_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_83 0x32248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_83 0xE66F2248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_83 Register DESC3_4_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_83 0x3224C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_83 0xE66F224Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_83_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_83 Register DESC0_5_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_83 0x32250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_83 0xE66F2250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_83 Register DESC1_5_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_83 0x32254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_83 0xE66F2254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_83 Register DESC2_5_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_83 0x32258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_83 0xE66F2258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_83 Register DESC3_5_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_83 0x3225C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_83 0xE66F225Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_83_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_83 Register DESC0_6_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_83 0x32260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_83 0xE66F2260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_83 Register DESC1_6_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_83 0x32264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_83 0xE66F2264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_83 Register DESC2_6_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_83 0x32268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_83 0xE66F2268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_83 Register DESC3_6_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_83 0x3226C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_83 0xE66F226Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_83_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_83 Register DESC0_7_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_83 0x32270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_83 0xE66F2270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_83 Register DESC1_7_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_83 0x32274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_83 0xE66F2274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_83 Register DESC2_7_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_83 0x32278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_83 0xE66F2278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_83_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_83 Register DESC3_7_PON_EGP_S_83 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_83 0x3227C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_83 0xE66F227Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_83_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_83_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_83_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_83_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_83_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_84 Register CFG_PON_EGP_84 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_84 0x32400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_84 0xE66F2400u

//! Register Reset Value
#define CFG_PON_EGP_84_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_84_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_84_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_84_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_84_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_84_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_84_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_84_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_84_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_84_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_84_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_84 Register DQPC_PON_EGP_84 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_84 0x32410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_84 0xE66F2410u

//! Register Reset Value
#define DQPC_PON_EGP_84_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_84_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_84_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_84 Register IRNCR_PON_EGP_84 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_84 0x32420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_84 0xE66F2420u

//! Register Reset Value
#define IRNCR_PON_EGP_84_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_84_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_84_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_84_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_84_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_84 Register IRNICR_PON_EGP_84 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_84 0x32424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_84 0xE66F2424u

//! Register Reset Value
#define IRNICR_PON_EGP_84_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_84_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_84_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_84 Register IRNEN_PON_EGP_84 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_84 0x32428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_84 0xE66F2428u

//! Register Reset Value
#define IRNEN_PON_EGP_84_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_84_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_84_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_84_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_84_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_84 Register DPTR_PON_EGP_84 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_84 0x32430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_84 0xE66F2430u

//! Register Reset Value
#define DPTR_PON_EGP_84_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_84_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_84_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_84_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_84_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_84_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_84_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_84_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_84_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_84_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_84_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_84 Register DESC0_0_PON_EGP_84 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_84 0x32500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_84 0xE66F2500u

//! Register Reset Value
#define DESC0_0_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_84 Register DESC1_0_PON_EGP_84 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_84 0x32504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_84 0xE66F2504u

//! Register Reset Value
#define DESC1_0_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_84 Register DESC2_0_PON_EGP_84 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_84 0x32508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_84 0xE66F2508u

//! Register Reset Value
#define DESC2_0_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_84 Register DESC3_0_PON_EGP_84 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_84 0x3250C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_84 0xE66F250Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_84_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_84 Register DESC0_1_PON_EGP_84 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_84 0x32510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_84 0xE66F2510u

//! Register Reset Value
#define DESC0_1_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_84 Register DESC1_1_PON_EGP_84 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_84 0x32514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_84 0xE66F2514u

//! Register Reset Value
#define DESC1_1_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_84 Register DESC2_1_PON_EGP_84 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_84 0x32518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_84 0xE66F2518u

//! Register Reset Value
#define DESC2_1_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_84 Register DESC3_1_PON_EGP_84 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_84 0x3251C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_84 0xE66F251Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_84_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_84 Register DESC0_2_PON_EGP_84 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_84 0x32520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_84 0xE66F2520u

//! Register Reset Value
#define DESC0_2_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_84 Register DESC1_2_PON_EGP_84 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_84 0x32524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_84 0xE66F2524u

//! Register Reset Value
#define DESC1_2_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_84 Register DESC2_2_PON_EGP_84 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_84 0x32528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_84 0xE66F2528u

//! Register Reset Value
#define DESC2_2_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_84 Register DESC3_2_PON_EGP_84 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_84 0x3252C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_84 0xE66F252Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_84_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_84 Register DESC0_3_PON_EGP_84 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_84 0x32530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_84 0xE66F2530u

//! Register Reset Value
#define DESC0_3_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_84 Register DESC1_3_PON_EGP_84 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_84 0x32534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_84 0xE66F2534u

//! Register Reset Value
#define DESC1_3_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_84 Register DESC2_3_PON_EGP_84 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_84 0x32538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_84 0xE66F2538u

//! Register Reset Value
#define DESC2_3_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_84 Register DESC3_3_PON_EGP_84 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_84 0x3253C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_84 0xE66F253Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_84_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_84 Register DESC0_4_PON_EGP_84 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_84 0x32540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_84 0xE66F2540u

//! Register Reset Value
#define DESC0_4_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_84 Register DESC1_4_PON_EGP_84 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_84 0x32544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_84 0xE66F2544u

//! Register Reset Value
#define DESC1_4_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_84 Register DESC2_4_PON_EGP_84 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_84 0x32548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_84 0xE66F2548u

//! Register Reset Value
#define DESC2_4_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_84 Register DESC3_4_PON_EGP_84 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_84 0x3254C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_84 0xE66F254Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_84_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_84 Register DESC0_5_PON_EGP_84 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_84 0x32550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_84 0xE66F2550u

//! Register Reset Value
#define DESC0_5_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_84 Register DESC1_5_PON_EGP_84 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_84 0x32554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_84 0xE66F2554u

//! Register Reset Value
#define DESC1_5_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_84 Register DESC2_5_PON_EGP_84 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_84 0x32558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_84 0xE66F2558u

//! Register Reset Value
#define DESC2_5_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_84 Register DESC3_5_PON_EGP_84 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_84 0x3255C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_84 0xE66F255Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_84_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_84 Register DESC0_6_PON_EGP_84 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_84 0x32560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_84 0xE66F2560u

//! Register Reset Value
#define DESC0_6_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_84 Register DESC1_6_PON_EGP_84 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_84 0x32564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_84 0xE66F2564u

//! Register Reset Value
#define DESC1_6_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_84 Register DESC2_6_PON_EGP_84 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_84 0x32568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_84 0xE66F2568u

//! Register Reset Value
#define DESC2_6_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_84 Register DESC3_6_PON_EGP_84 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_84 0x3256C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_84 0xE66F256Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_84_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_84 Register DESC0_7_PON_EGP_84 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_84 0x32570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_84 0xE66F2570u

//! Register Reset Value
#define DESC0_7_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_84 Register DESC1_7_PON_EGP_84 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_84 0x32574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_84 0xE66F2574u

//! Register Reset Value
#define DESC1_7_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_84 Register DESC2_7_PON_EGP_84 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_84 0x32578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_84 0xE66F2578u

//! Register Reset Value
#define DESC2_7_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_84 Register DESC3_7_PON_EGP_84 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_84 0x3257C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_84 0xE66F257Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_84_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_84_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_84_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_84 Register DESC0_0_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_84 0x32600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_84 0xE66F2600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_84 Register DESC1_0_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_84 0x32604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_84 0xE66F2604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_84 Register DESC2_0_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_84 0x32608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_84 0xE66F2608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_84 Register DESC3_0_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_84 0x3260C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_84 0xE66F260Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_84_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_84 Register DESC0_1_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_84 0x32610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_84 0xE66F2610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_84 Register DESC1_1_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_84 0x32614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_84 0xE66F2614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_84 Register DESC2_1_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_84 0x32618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_84 0xE66F2618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_84 Register DESC3_1_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_84 0x3261C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_84 0xE66F261Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_84_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_84 Register DESC0_2_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_84 0x32620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_84 0xE66F2620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_84 Register DESC1_2_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_84 0x32624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_84 0xE66F2624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_84 Register DESC2_2_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_84 0x32628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_84 0xE66F2628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_84 Register DESC3_2_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_84 0x3262C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_84 0xE66F262Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_84_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_84 Register DESC0_3_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_84 0x32630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_84 0xE66F2630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_84 Register DESC1_3_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_84 0x32634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_84 0xE66F2634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_84 Register DESC2_3_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_84 0x32638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_84 0xE66F2638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_84 Register DESC3_3_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_84 0x3263C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_84 0xE66F263Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_84_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_84 Register DESC0_4_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_84 0x32640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_84 0xE66F2640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_84 Register DESC1_4_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_84 0x32644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_84 0xE66F2644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_84 Register DESC2_4_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_84 0x32648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_84 0xE66F2648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_84 Register DESC3_4_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_84 0x3264C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_84 0xE66F264Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_84_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_84 Register DESC0_5_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_84 0x32650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_84 0xE66F2650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_84 Register DESC1_5_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_84 0x32654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_84 0xE66F2654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_84 Register DESC2_5_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_84 0x32658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_84 0xE66F2658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_84 Register DESC3_5_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_84 0x3265C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_84 0xE66F265Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_84_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_84 Register DESC0_6_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_84 0x32660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_84 0xE66F2660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_84 Register DESC1_6_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_84 0x32664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_84 0xE66F2664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_84 Register DESC2_6_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_84 0x32668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_84 0xE66F2668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_84 Register DESC3_6_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_84 0x3266C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_84 0xE66F266Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_84_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_84 Register DESC0_7_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_84 0x32670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_84 0xE66F2670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_84 Register DESC1_7_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_84 0x32674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_84 0xE66F2674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_84 Register DESC2_7_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_84 0x32678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_84 0xE66F2678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_84_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_84 Register DESC3_7_PON_EGP_S_84 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_84 0x3267C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_84 0xE66F267Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_84_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_84_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_84_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_84_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_84_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_85 Register CFG_PON_EGP_85 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_85 0x32800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_85 0xE66F2800u

//! Register Reset Value
#define CFG_PON_EGP_85_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_85_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_85_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_85_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_85_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_85_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_85_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_85_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_85_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_85_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_85_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_85 Register DQPC_PON_EGP_85 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_85 0x32810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_85 0xE66F2810u

//! Register Reset Value
#define DQPC_PON_EGP_85_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_85_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_85_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_85 Register IRNCR_PON_EGP_85 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_85 0x32820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_85 0xE66F2820u

//! Register Reset Value
#define IRNCR_PON_EGP_85_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_85_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_85_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_85_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_85_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_85 Register IRNICR_PON_EGP_85 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_85 0x32824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_85 0xE66F2824u

//! Register Reset Value
#define IRNICR_PON_EGP_85_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_85_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_85_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_85 Register IRNEN_PON_EGP_85 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_85 0x32828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_85 0xE66F2828u

//! Register Reset Value
#define IRNEN_PON_EGP_85_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_85_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_85_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_85_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_85_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_85 Register DPTR_PON_EGP_85 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_85 0x32830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_85 0xE66F2830u

//! Register Reset Value
#define DPTR_PON_EGP_85_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_85_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_85_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_85_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_85_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_85_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_85_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_85_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_85_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_85_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_85_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_85 Register DESC0_0_PON_EGP_85 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_85 0x32900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_85 0xE66F2900u

//! Register Reset Value
#define DESC0_0_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_85 Register DESC1_0_PON_EGP_85 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_85 0x32904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_85 0xE66F2904u

//! Register Reset Value
#define DESC1_0_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_85 Register DESC2_0_PON_EGP_85 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_85 0x32908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_85 0xE66F2908u

//! Register Reset Value
#define DESC2_0_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_85 Register DESC3_0_PON_EGP_85 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_85 0x3290C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_85 0xE66F290Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_85_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_85 Register DESC0_1_PON_EGP_85 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_85 0x32910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_85 0xE66F2910u

//! Register Reset Value
#define DESC0_1_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_85 Register DESC1_1_PON_EGP_85 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_85 0x32914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_85 0xE66F2914u

//! Register Reset Value
#define DESC1_1_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_85 Register DESC2_1_PON_EGP_85 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_85 0x32918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_85 0xE66F2918u

//! Register Reset Value
#define DESC2_1_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_85 Register DESC3_1_PON_EGP_85 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_85 0x3291C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_85 0xE66F291Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_85_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_85 Register DESC0_2_PON_EGP_85 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_85 0x32920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_85 0xE66F2920u

//! Register Reset Value
#define DESC0_2_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_85 Register DESC1_2_PON_EGP_85 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_85 0x32924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_85 0xE66F2924u

//! Register Reset Value
#define DESC1_2_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_85 Register DESC2_2_PON_EGP_85 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_85 0x32928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_85 0xE66F2928u

//! Register Reset Value
#define DESC2_2_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_85 Register DESC3_2_PON_EGP_85 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_85 0x3292C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_85 0xE66F292Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_85_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_85 Register DESC0_3_PON_EGP_85 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_85 0x32930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_85 0xE66F2930u

//! Register Reset Value
#define DESC0_3_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_85 Register DESC1_3_PON_EGP_85 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_85 0x32934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_85 0xE66F2934u

//! Register Reset Value
#define DESC1_3_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_85 Register DESC2_3_PON_EGP_85 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_85 0x32938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_85 0xE66F2938u

//! Register Reset Value
#define DESC2_3_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_85 Register DESC3_3_PON_EGP_85 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_85 0x3293C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_85 0xE66F293Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_85_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_85 Register DESC0_4_PON_EGP_85 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_85 0x32940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_85 0xE66F2940u

//! Register Reset Value
#define DESC0_4_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_85 Register DESC1_4_PON_EGP_85 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_85 0x32944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_85 0xE66F2944u

//! Register Reset Value
#define DESC1_4_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_85 Register DESC2_4_PON_EGP_85 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_85 0x32948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_85 0xE66F2948u

//! Register Reset Value
#define DESC2_4_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_85 Register DESC3_4_PON_EGP_85 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_85 0x3294C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_85 0xE66F294Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_85_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_85 Register DESC0_5_PON_EGP_85 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_85 0x32950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_85 0xE66F2950u

//! Register Reset Value
#define DESC0_5_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_85 Register DESC1_5_PON_EGP_85 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_85 0x32954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_85 0xE66F2954u

//! Register Reset Value
#define DESC1_5_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_85 Register DESC2_5_PON_EGP_85 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_85 0x32958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_85 0xE66F2958u

//! Register Reset Value
#define DESC2_5_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_85 Register DESC3_5_PON_EGP_85 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_85 0x3295C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_85 0xE66F295Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_85_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_85 Register DESC0_6_PON_EGP_85 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_85 0x32960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_85 0xE66F2960u

//! Register Reset Value
#define DESC0_6_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_85 Register DESC1_6_PON_EGP_85 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_85 0x32964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_85 0xE66F2964u

//! Register Reset Value
#define DESC1_6_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_85 Register DESC2_6_PON_EGP_85 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_85 0x32968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_85 0xE66F2968u

//! Register Reset Value
#define DESC2_6_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_85 Register DESC3_6_PON_EGP_85 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_85 0x3296C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_85 0xE66F296Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_85_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_85 Register DESC0_7_PON_EGP_85 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_85 0x32970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_85 0xE66F2970u

//! Register Reset Value
#define DESC0_7_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_85 Register DESC1_7_PON_EGP_85 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_85 0x32974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_85 0xE66F2974u

//! Register Reset Value
#define DESC1_7_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_85 Register DESC2_7_PON_EGP_85 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_85 0x32978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_85 0xE66F2978u

//! Register Reset Value
#define DESC2_7_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_85 Register DESC3_7_PON_EGP_85 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_85 0x3297C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_85 0xE66F297Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_85_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_85_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_85_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_85 Register DESC0_0_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_85 0x32A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_85 0xE66F2A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_85 Register DESC1_0_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_85 0x32A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_85 0xE66F2A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_85 Register DESC2_0_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_85 0x32A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_85 0xE66F2A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_85 Register DESC3_0_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_85 0x32A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_85 0xE66F2A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_85_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_85 Register DESC0_1_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_85 0x32A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_85 0xE66F2A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_85 Register DESC1_1_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_85 0x32A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_85 0xE66F2A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_85 Register DESC2_1_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_85 0x32A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_85 0xE66F2A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_85 Register DESC3_1_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_85 0x32A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_85 0xE66F2A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_85_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_85 Register DESC0_2_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_85 0x32A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_85 0xE66F2A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_85 Register DESC1_2_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_85 0x32A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_85 0xE66F2A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_85 Register DESC2_2_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_85 0x32A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_85 0xE66F2A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_85 Register DESC3_2_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_85 0x32A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_85 0xE66F2A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_85_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_85 Register DESC0_3_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_85 0x32A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_85 0xE66F2A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_85 Register DESC1_3_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_85 0x32A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_85 0xE66F2A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_85 Register DESC2_3_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_85 0x32A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_85 0xE66F2A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_85 Register DESC3_3_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_85 0x32A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_85 0xE66F2A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_85_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_85 Register DESC0_4_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_85 0x32A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_85 0xE66F2A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_85 Register DESC1_4_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_85 0x32A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_85 0xE66F2A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_85 Register DESC2_4_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_85 0x32A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_85 0xE66F2A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_85 Register DESC3_4_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_85 0x32A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_85 0xE66F2A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_85_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_85 Register DESC0_5_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_85 0x32A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_85 0xE66F2A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_85 Register DESC1_5_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_85 0x32A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_85 0xE66F2A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_85 Register DESC2_5_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_85 0x32A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_85 0xE66F2A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_85 Register DESC3_5_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_85 0x32A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_85 0xE66F2A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_85_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_85 Register DESC0_6_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_85 0x32A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_85 0xE66F2A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_85 Register DESC1_6_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_85 0x32A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_85 0xE66F2A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_85 Register DESC2_6_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_85 0x32A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_85 0xE66F2A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_85 Register DESC3_6_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_85 0x32A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_85 0xE66F2A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_85_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_85 Register DESC0_7_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_85 0x32A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_85 0xE66F2A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_85 Register DESC1_7_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_85 0x32A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_85 0xE66F2A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_85 Register DESC2_7_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_85 0x32A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_85 0xE66F2A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_85_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_85 Register DESC3_7_PON_EGP_S_85 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_85 0x32A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_85 0xE66F2A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_85_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_85_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_85_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_85_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_85_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_86 Register CFG_PON_EGP_86 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_86 0x32C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_86 0xE66F2C00u

//! Register Reset Value
#define CFG_PON_EGP_86_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_86_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_86_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_86_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_86_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_86_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_86_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_86_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_86_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_86_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_86_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_86 Register DQPC_PON_EGP_86 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_86 0x32C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_86 0xE66F2C10u

//! Register Reset Value
#define DQPC_PON_EGP_86_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_86_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_86_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_86 Register IRNCR_PON_EGP_86 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_86 0x32C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_86 0xE66F2C20u

//! Register Reset Value
#define IRNCR_PON_EGP_86_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_86_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_86_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_86_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_86_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_86 Register IRNICR_PON_EGP_86 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_86 0x32C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_86 0xE66F2C24u

//! Register Reset Value
#define IRNICR_PON_EGP_86_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_86_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_86_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_86 Register IRNEN_PON_EGP_86 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_86 0x32C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_86 0xE66F2C28u

//! Register Reset Value
#define IRNEN_PON_EGP_86_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_86_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_86_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_86_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_86_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_86 Register DPTR_PON_EGP_86 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_86 0x32C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_86 0xE66F2C30u

//! Register Reset Value
#define DPTR_PON_EGP_86_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_86_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_86_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_86_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_86_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_86_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_86_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_86_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_86_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_86_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_86_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_86 Register DESC0_0_PON_EGP_86 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_86 0x32D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_86 0xE66F2D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_86 Register DESC1_0_PON_EGP_86 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_86 0x32D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_86 0xE66F2D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_86 Register DESC2_0_PON_EGP_86 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_86 0x32D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_86 0xE66F2D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_86 Register DESC3_0_PON_EGP_86 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_86 0x32D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_86 0xE66F2D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_86_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_86 Register DESC0_1_PON_EGP_86 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_86 0x32D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_86 0xE66F2D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_86 Register DESC1_1_PON_EGP_86 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_86 0x32D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_86 0xE66F2D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_86 Register DESC2_1_PON_EGP_86 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_86 0x32D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_86 0xE66F2D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_86 Register DESC3_1_PON_EGP_86 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_86 0x32D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_86 0xE66F2D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_86_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_86 Register DESC0_2_PON_EGP_86 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_86 0x32D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_86 0xE66F2D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_86 Register DESC1_2_PON_EGP_86 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_86 0x32D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_86 0xE66F2D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_86 Register DESC2_2_PON_EGP_86 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_86 0x32D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_86 0xE66F2D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_86 Register DESC3_2_PON_EGP_86 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_86 0x32D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_86 0xE66F2D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_86_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_86 Register DESC0_3_PON_EGP_86 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_86 0x32D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_86 0xE66F2D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_86 Register DESC1_3_PON_EGP_86 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_86 0x32D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_86 0xE66F2D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_86 Register DESC2_3_PON_EGP_86 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_86 0x32D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_86 0xE66F2D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_86 Register DESC3_3_PON_EGP_86 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_86 0x32D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_86 0xE66F2D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_86_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_86 Register DESC0_4_PON_EGP_86 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_86 0x32D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_86 0xE66F2D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_86 Register DESC1_4_PON_EGP_86 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_86 0x32D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_86 0xE66F2D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_86 Register DESC2_4_PON_EGP_86 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_86 0x32D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_86 0xE66F2D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_86 Register DESC3_4_PON_EGP_86 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_86 0x32D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_86 0xE66F2D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_86_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_86 Register DESC0_5_PON_EGP_86 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_86 0x32D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_86 0xE66F2D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_86 Register DESC1_5_PON_EGP_86 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_86 0x32D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_86 0xE66F2D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_86 Register DESC2_5_PON_EGP_86 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_86 0x32D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_86 0xE66F2D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_86 Register DESC3_5_PON_EGP_86 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_86 0x32D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_86 0xE66F2D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_86_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_86 Register DESC0_6_PON_EGP_86 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_86 0x32D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_86 0xE66F2D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_86 Register DESC1_6_PON_EGP_86 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_86 0x32D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_86 0xE66F2D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_86 Register DESC2_6_PON_EGP_86 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_86 0x32D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_86 0xE66F2D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_86 Register DESC3_6_PON_EGP_86 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_86 0x32D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_86 0xE66F2D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_86_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_86 Register DESC0_7_PON_EGP_86 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_86 0x32D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_86 0xE66F2D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_86 Register DESC1_7_PON_EGP_86 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_86 0x32D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_86 0xE66F2D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_86 Register DESC2_7_PON_EGP_86 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_86 0x32D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_86 0xE66F2D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_86 Register DESC3_7_PON_EGP_86 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_86 0x32D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_86 0xE66F2D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_86_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_86_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_86_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_86 Register DESC0_0_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_86 0x32E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_86 0xE66F2E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_86 Register DESC1_0_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_86 0x32E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_86 0xE66F2E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_86 Register DESC2_0_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_86 0x32E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_86 0xE66F2E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_86 Register DESC3_0_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_86 0x32E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_86 0xE66F2E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_86_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_86 Register DESC0_1_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_86 0x32E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_86 0xE66F2E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_86 Register DESC1_1_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_86 0x32E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_86 0xE66F2E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_86 Register DESC2_1_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_86 0x32E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_86 0xE66F2E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_86 Register DESC3_1_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_86 0x32E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_86 0xE66F2E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_86_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_86 Register DESC0_2_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_86 0x32E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_86 0xE66F2E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_86 Register DESC1_2_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_86 0x32E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_86 0xE66F2E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_86 Register DESC2_2_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_86 0x32E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_86 0xE66F2E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_86 Register DESC3_2_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_86 0x32E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_86 0xE66F2E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_86_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_86 Register DESC0_3_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_86 0x32E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_86 0xE66F2E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_86 Register DESC1_3_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_86 0x32E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_86 0xE66F2E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_86 Register DESC2_3_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_86 0x32E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_86 0xE66F2E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_86 Register DESC3_3_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_86 0x32E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_86 0xE66F2E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_86_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_86 Register DESC0_4_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_86 0x32E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_86 0xE66F2E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_86 Register DESC1_4_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_86 0x32E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_86 0xE66F2E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_86 Register DESC2_4_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_86 0x32E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_86 0xE66F2E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_86 Register DESC3_4_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_86 0x32E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_86 0xE66F2E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_86_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_86 Register DESC0_5_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_86 0x32E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_86 0xE66F2E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_86 Register DESC1_5_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_86 0x32E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_86 0xE66F2E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_86 Register DESC2_5_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_86 0x32E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_86 0xE66F2E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_86 Register DESC3_5_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_86 0x32E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_86 0xE66F2E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_86_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_86 Register DESC0_6_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_86 0x32E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_86 0xE66F2E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_86 Register DESC1_6_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_86 0x32E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_86 0xE66F2E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_86 Register DESC2_6_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_86 0x32E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_86 0xE66F2E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_86 Register DESC3_6_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_86 0x32E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_86 0xE66F2E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_86_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_86 Register DESC0_7_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_86 0x32E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_86 0xE66F2E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_86 Register DESC1_7_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_86 0x32E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_86 0xE66F2E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_86 Register DESC2_7_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_86 0x32E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_86 0xE66F2E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_86_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_86 Register DESC3_7_PON_EGP_S_86 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_86 0x32E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_86 0xE66F2E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_86_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_86_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_86_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_86_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_86_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_87 Register CFG_PON_EGP_87 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_87 0x33000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_87 0xE66F3000u

//! Register Reset Value
#define CFG_PON_EGP_87_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_87_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_87_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_87_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_87_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_87_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_87_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_87_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_87_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_87_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_87_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_87 Register DQPC_PON_EGP_87 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_87 0x33010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_87 0xE66F3010u

//! Register Reset Value
#define DQPC_PON_EGP_87_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_87_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_87_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_87 Register IRNCR_PON_EGP_87 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_87 0x33020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_87 0xE66F3020u

//! Register Reset Value
#define IRNCR_PON_EGP_87_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_87_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_87_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_87_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_87_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_87 Register IRNICR_PON_EGP_87 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_87 0x33024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_87 0xE66F3024u

//! Register Reset Value
#define IRNICR_PON_EGP_87_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_87_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_87_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_87 Register IRNEN_PON_EGP_87 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_87 0x33028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_87 0xE66F3028u

//! Register Reset Value
#define IRNEN_PON_EGP_87_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_87_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_87_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_87_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_87_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_87 Register DPTR_PON_EGP_87 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_87 0x33030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_87 0xE66F3030u

//! Register Reset Value
#define DPTR_PON_EGP_87_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_87_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_87_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_87_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_87_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_87_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_87_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_87_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_87_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_87_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_87_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_87 Register DESC0_0_PON_EGP_87 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_87 0x33100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_87 0xE66F3100u

//! Register Reset Value
#define DESC0_0_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_87 Register DESC1_0_PON_EGP_87 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_87 0x33104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_87 0xE66F3104u

//! Register Reset Value
#define DESC1_0_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_87 Register DESC2_0_PON_EGP_87 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_87 0x33108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_87 0xE66F3108u

//! Register Reset Value
#define DESC2_0_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_87 Register DESC3_0_PON_EGP_87 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_87 0x3310C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_87 0xE66F310Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_87_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_87 Register DESC0_1_PON_EGP_87 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_87 0x33110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_87 0xE66F3110u

//! Register Reset Value
#define DESC0_1_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_87 Register DESC1_1_PON_EGP_87 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_87 0x33114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_87 0xE66F3114u

//! Register Reset Value
#define DESC1_1_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_87 Register DESC2_1_PON_EGP_87 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_87 0x33118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_87 0xE66F3118u

//! Register Reset Value
#define DESC2_1_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_87 Register DESC3_1_PON_EGP_87 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_87 0x3311C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_87 0xE66F311Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_87_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_87 Register DESC0_2_PON_EGP_87 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_87 0x33120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_87 0xE66F3120u

//! Register Reset Value
#define DESC0_2_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_87 Register DESC1_2_PON_EGP_87 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_87 0x33124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_87 0xE66F3124u

//! Register Reset Value
#define DESC1_2_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_87 Register DESC2_2_PON_EGP_87 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_87 0x33128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_87 0xE66F3128u

//! Register Reset Value
#define DESC2_2_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_87 Register DESC3_2_PON_EGP_87 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_87 0x3312C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_87 0xE66F312Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_87_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_87 Register DESC0_3_PON_EGP_87 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_87 0x33130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_87 0xE66F3130u

//! Register Reset Value
#define DESC0_3_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_87 Register DESC1_3_PON_EGP_87 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_87 0x33134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_87 0xE66F3134u

//! Register Reset Value
#define DESC1_3_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_87 Register DESC2_3_PON_EGP_87 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_87 0x33138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_87 0xE66F3138u

//! Register Reset Value
#define DESC2_3_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_87 Register DESC3_3_PON_EGP_87 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_87 0x3313C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_87 0xE66F313Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_87_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_87 Register DESC0_4_PON_EGP_87 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_87 0x33140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_87 0xE66F3140u

//! Register Reset Value
#define DESC0_4_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_87 Register DESC1_4_PON_EGP_87 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_87 0x33144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_87 0xE66F3144u

//! Register Reset Value
#define DESC1_4_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_87 Register DESC2_4_PON_EGP_87 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_87 0x33148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_87 0xE66F3148u

//! Register Reset Value
#define DESC2_4_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_87 Register DESC3_4_PON_EGP_87 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_87 0x3314C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_87 0xE66F314Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_87_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_87 Register DESC0_5_PON_EGP_87 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_87 0x33150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_87 0xE66F3150u

//! Register Reset Value
#define DESC0_5_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_87 Register DESC1_5_PON_EGP_87 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_87 0x33154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_87 0xE66F3154u

//! Register Reset Value
#define DESC1_5_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_87 Register DESC2_5_PON_EGP_87 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_87 0x33158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_87 0xE66F3158u

//! Register Reset Value
#define DESC2_5_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_87 Register DESC3_5_PON_EGP_87 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_87 0x3315C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_87 0xE66F315Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_87_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_87 Register DESC0_6_PON_EGP_87 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_87 0x33160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_87 0xE66F3160u

//! Register Reset Value
#define DESC0_6_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_87 Register DESC1_6_PON_EGP_87 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_87 0x33164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_87 0xE66F3164u

//! Register Reset Value
#define DESC1_6_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_87 Register DESC2_6_PON_EGP_87 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_87 0x33168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_87 0xE66F3168u

//! Register Reset Value
#define DESC2_6_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_87 Register DESC3_6_PON_EGP_87 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_87 0x3316C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_87 0xE66F316Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_87_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_87 Register DESC0_7_PON_EGP_87 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_87 0x33170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_87 0xE66F3170u

//! Register Reset Value
#define DESC0_7_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_87 Register DESC1_7_PON_EGP_87 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_87 0x33174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_87 0xE66F3174u

//! Register Reset Value
#define DESC1_7_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_87 Register DESC2_7_PON_EGP_87 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_87 0x33178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_87 0xE66F3178u

//! Register Reset Value
#define DESC2_7_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_87 Register DESC3_7_PON_EGP_87 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_87 0x3317C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_87 0xE66F317Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_87_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_87_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_87_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_87 Register DESC0_0_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_87 0x33200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_87 0xE66F3200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_87 Register DESC1_0_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_87 0x33204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_87 0xE66F3204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_87 Register DESC2_0_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_87 0x33208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_87 0xE66F3208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_87 Register DESC3_0_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_87 0x3320C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_87 0xE66F320Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_87_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_87 Register DESC0_1_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_87 0x33210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_87 0xE66F3210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_87 Register DESC1_1_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_87 0x33214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_87 0xE66F3214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_87 Register DESC2_1_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_87 0x33218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_87 0xE66F3218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_87 Register DESC3_1_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_87 0x3321C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_87 0xE66F321Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_87_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_87 Register DESC0_2_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_87 0x33220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_87 0xE66F3220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_87 Register DESC1_2_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_87 0x33224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_87 0xE66F3224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_87 Register DESC2_2_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_87 0x33228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_87 0xE66F3228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_87 Register DESC3_2_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_87 0x3322C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_87 0xE66F322Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_87_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_87 Register DESC0_3_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_87 0x33230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_87 0xE66F3230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_87 Register DESC1_3_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_87 0x33234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_87 0xE66F3234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_87 Register DESC2_3_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_87 0x33238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_87 0xE66F3238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_87 Register DESC3_3_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_87 0x3323C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_87 0xE66F323Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_87_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_87 Register DESC0_4_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_87 0x33240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_87 0xE66F3240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_87 Register DESC1_4_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_87 0x33244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_87 0xE66F3244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_87 Register DESC2_4_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_87 0x33248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_87 0xE66F3248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_87 Register DESC3_4_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_87 0x3324C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_87 0xE66F324Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_87_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_87 Register DESC0_5_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_87 0x33250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_87 0xE66F3250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_87 Register DESC1_5_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_87 0x33254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_87 0xE66F3254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_87 Register DESC2_5_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_87 0x33258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_87 0xE66F3258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_87 Register DESC3_5_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_87 0x3325C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_87 0xE66F325Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_87_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_87 Register DESC0_6_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_87 0x33260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_87 0xE66F3260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_87 Register DESC1_6_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_87 0x33264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_87 0xE66F3264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_87 Register DESC2_6_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_87 0x33268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_87 0xE66F3268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_87 Register DESC3_6_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_87 0x3326C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_87 0xE66F326Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_87_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_87 Register DESC0_7_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_87 0x33270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_87 0xE66F3270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_87 Register DESC1_7_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_87 0x33274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_87 0xE66F3274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_87 Register DESC2_7_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_87 0x33278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_87 0xE66F3278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_87_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_87 Register DESC3_7_PON_EGP_S_87 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_87 0x3327C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_87 0xE66F327Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_87_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_87_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_87_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_87_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_87_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_88 Register CFG_PON_EGP_88 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_88 0x33400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_88 0xE66F3400u

//! Register Reset Value
#define CFG_PON_EGP_88_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_88_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_88_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_88_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_88_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_88_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_88_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_88_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_88_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_88_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_88_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_88 Register DQPC_PON_EGP_88 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_88 0x33410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_88 0xE66F3410u

//! Register Reset Value
#define DQPC_PON_EGP_88_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_88_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_88_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_88 Register IRNCR_PON_EGP_88 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_88 0x33420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_88 0xE66F3420u

//! Register Reset Value
#define IRNCR_PON_EGP_88_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_88_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_88_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_88_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_88_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_88 Register IRNICR_PON_EGP_88 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_88 0x33424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_88 0xE66F3424u

//! Register Reset Value
#define IRNICR_PON_EGP_88_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_88_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_88_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_88 Register IRNEN_PON_EGP_88 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_88 0x33428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_88 0xE66F3428u

//! Register Reset Value
#define IRNEN_PON_EGP_88_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_88_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_88_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_88_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_88_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_88 Register DPTR_PON_EGP_88 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_88 0x33430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_88 0xE66F3430u

//! Register Reset Value
#define DPTR_PON_EGP_88_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_88_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_88_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_88_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_88_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_88_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_88_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_88_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_88_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_88_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_88_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_88 Register DESC0_0_PON_EGP_88 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_88 0x33500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_88 0xE66F3500u

//! Register Reset Value
#define DESC0_0_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_88 Register DESC1_0_PON_EGP_88 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_88 0x33504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_88 0xE66F3504u

//! Register Reset Value
#define DESC1_0_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_88 Register DESC2_0_PON_EGP_88 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_88 0x33508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_88 0xE66F3508u

//! Register Reset Value
#define DESC2_0_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_88 Register DESC3_0_PON_EGP_88 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_88 0x3350C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_88 0xE66F350Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_88_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_88 Register DESC0_1_PON_EGP_88 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_88 0x33510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_88 0xE66F3510u

//! Register Reset Value
#define DESC0_1_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_88 Register DESC1_1_PON_EGP_88 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_88 0x33514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_88 0xE66F3514u

//! Register Reset Value
#define DESC1_1_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_88 Register DESC2_1_PON_EGP_88 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_88 0x33518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_88 0xE66F3518u

//! Register Reset Value
#define DESC2_1_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_88 Register DESC3_1_PON_EGP_88 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_88 0x3351C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_88 0xE66F351Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_88_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_88 Register DESC0_2_PON_EGP_88 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_88 0x33520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_88 0xE66F3520u

//! Register Reset Value
#define DESC0_2_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_88 Register DESC1_2_PON_EGP_88 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_88 0x33524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_88 0xE66F3524u

//! Register Reset Value
#define DESC1_2_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_88 Register DESC2_2_PON_EGP_88 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_88 0x33528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_88 0xE66F3528u

//! Register Reset Value
#define DESC2_2_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_88 Register DESC3_2_PON_EGP_88 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_88 0x3352C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_88 0xE66F352Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_88_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_88 Register DESC0_3_PON_EGP_88 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_88 0x33530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_88 0xE66F3530u

//! Register Reset Value
#define DESC0_3_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_88 Register DESC1_3_PON_EGP_88 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_88 0x33534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_88 0xE66F3534u

//! Register Reset Value
#define DESC1_3_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_88 Register DESC2_3_PON_EGP_88 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_88 0x33538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_88 0xE66F3538u

//! Register Reset Value
#define DESC2_3_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_88 Register DESC3_3_PON_EGP_88 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_88 0x3353C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_88 0xE66F353Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_88_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_88 Register DESC0_4_PON_EGP_88 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_88 0x33540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_88 0xE66F3540u

//! Register Reset Value
#define DESC0_4_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_88 Register DESC1_4_PON_EGP_88 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_88 0x33544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_88 0xE66F3544u

//! Register Reset Value
#define DESC1_4_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_88 Register DESC2_4_PON_EGP_88 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_88 0x33548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_88 0xE66F3548u

//! Register Reset Value
#define DESC2_4_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_88 Register DESC3_4_PON_EGP_88 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_88 0x3354C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_88 0xE66F354Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_88_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_88 Register DESC0_5_PON_EGP_88 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_88 0x33550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_88 0xE66F3550u

//! Register Reset Value
#define DESC0_5_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_88 Register DESC1_5_PON_EGP_88 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_88 0x33554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_88 0xE66F3554u

//! Register Reset Value
#define DESC1_5_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_88 Register DESC2_5_PON_EGP_88 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_88 0x33558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_88 0xE66F3558u

//! Register Reset Value
#define DESC2_5_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_88 Register DESC3_5_PON_EGP_88 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_88 0x3355C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_88 0xE66F355Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_88_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_88 Register DESC0_6_PON_EGP_88 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_88 0x33560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_88 0xE66F3560u

//! Register Reset Value
#define DESC0_6_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_88 Register DESC1_6_PON_EGP_88 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_88 0x33564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_88 0xE66F3564u

//! Register Reset Value
#define DESC1_6_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_88 Register DESC2_6_PON_EGP_88 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_88 0x33568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_88 0xE66F3568u

//! Register Reset Value
#define DESC2_6_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_88 Register DESC3_6_PON_EGP_88 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_88 0x3356C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_88 0xE66F356Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_88_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_88 Register DESC0_7_PON_EGP_88 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_88 0x33570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_88 0xE66F3570u

//! Register Reset Value
#define DESC0_7_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_88 Register DESC1_7_PON_EGP_88 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_88 0x33574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_88 0xE66F3574u

//! Register Reset Value
#define DESC1_7_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_88 Register DESC2_7_PON_EGP_88 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_88 0x33578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_88 0xE66F3578u

//! Register Reset Value
#define DESC2_7_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_88 Register DESC3_7_PON_EGP_88 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_88 0x3357C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_88 0xE66F357Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_88_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_88_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_88_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_88 Register DESC0_0_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_88 0x33600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_88 0xE66F3600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_88 Register DESC1_0_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_88 0x33604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_88 0xE66F3604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_88 Register DESC2_0_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_88 0x33608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_88 0xE66F3608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_88 Register DESC3_0_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_88 0x3360C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_88 0xE66F360Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_88_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_88 Register DESC0_1_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_88 0x33610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_88 0xE66F3610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_88 Register DESC1_1_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_88 0x33614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_88 0xE66F3614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_88 Register DESC2_1_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_88 0x33618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_88 0xE66F3618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_88 Register DESC3_1_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_88 0x3361C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_88 0xE66F361Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_88_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_88 Register DESC0_2_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_88 0x33620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_88 0xE66F3620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_88 Register DESC1_2_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_88 0x33624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_88 0xE66F3624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_88 Register DESC2_2_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_88 0x33628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_88 0xE66F3628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_88 Register DESC3_2_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_88 0x3362C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_88 0xE66F362Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_88_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_88 Register DESC0_3_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_88 0x33630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_88 0xE66F3630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_88 Register DESC1_3_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_88 0x33634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_88 0xE66F3634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_88 Register DESC2_3_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_88 0x33638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_88 0xE66F3638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_88 Register DESC3_3_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_88 0x3363C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_88 0xE66F363Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_88_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_88 Register DESC0_4_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_88 0x33640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_88 0xE66F3640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_88 Register DESC1_4_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_88 0x33644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_88 0xE66F3644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_88 Register DESC2_4_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_88 0x33648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_88 0xE66F3648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_88 Register DESC3_4_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_88 0x3364C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_88 0xE66F364Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_88_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_88 Register DESC0_5_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_88 0x33650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_88 0xE66F3650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_88 Register DESC1_5_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_88 0x33654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_88 0xE66F3654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_88 Register DESC2_5_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_88 0x33658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_88 0xE66F3658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_88 Register DESC3_5_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_88 0x3365C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_88 0xE66F365Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_88_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_88 Register DESC0_6_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_88 0x33660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_88 0xE66F3660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_88 Register DESC1_6_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_88 0x33664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_88 0xE66F3664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_88 Register DESC2_6_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_88 0x33668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_88 0xE66F3668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_88 Register DESC3_6_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_88 0x3366C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_88 0xE66F366Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_88_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_88 Register DESC0_7_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_88 0x33670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_88 0xE66F3670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_88 Register DESC1_7_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_88 0x33674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_88 0xE66F3674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_88 Register DESC2_7_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_88 0x33678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_88 0xE66F3678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_88_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_88 Register DESC3_7_PON_EGP_S_88 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_88 0x3367C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_88 0xE66F367Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_88_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_88_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_88_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_88_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_88_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_89 Register CFG_PON_EGP_89 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_89 0x33800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_89 0xE66F3800u

//! Register Reset Value
#define CFG_PON_EGP_89_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_89_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_89_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_89_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_89_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_89_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_89_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_89_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_89_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_89_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_89_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_89 Register DQPC_PON_EGP_89 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_89 0x33810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_89 0xE66F3810u

//! Register Reset Value
#define DQPC_PON_EGP_89_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_89_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_89_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_89 Register IRNCR_PON_EGP_89 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_89 0x33820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_89 0xE66F3820u

//! Register Reset Value
#define IRNCR_PON_EGP_89_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_89_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_89_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_89_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_89_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_89 Register IRNICR_PON_EGP_89 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_89 0x33824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_89 0xE66F3824u

//! Register Reset Value
#define IRNICR_PON_EGP_89_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_89_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_89_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_89 Register IRNEN_PON_EGP_89 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_89 0x33828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_89 0xE66F3828u

//! Register Reset Value
#define IRNEN_PON_EGP_89_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_89_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_89_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_89_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_89_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_89 Register DPTR_PON_EGP_89 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_89 0x33830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_89 0xE66F3830u

//! Register Reset Value
#define DPTR_PON_EGP_89_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_89_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_89_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_89_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_89_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_89_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_89_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_89_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_89_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_89_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_89_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_89 Register DESC0_0_PON_EGP_89 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_89 0x33900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_89 0xE66F3900u

//! Register Reset Value
#define DESC0_0_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_89 Register DESC1_0_PON_EGP_89 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_89 0x33904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_89 0xE66F3904u

//! Register Reset Value
#define DESC1_0_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_89 Register DESC2_0_PON_EGP_89 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_89 0x33908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_89 0xE66F3908u

//! Register Reset Value
#define DESC2_0_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_89 Register DESC3_0_PON_EGP_89 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_89 0x3390C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_89 0xE66F390Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_89_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_89 Register DESC0_1_PON_EGP_89 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_89 0x33910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_89 0xE66F3910u

//! Register Reset Value
#define DESC0_1_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_89 Register DESC1_1_PON_EGP_89 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_89 0x33914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_89 0xE66F3914u

//! Register Reset Value
#define DESC1_1_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_89 Register DESC2_1_PON_EGP_89 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_89 0x33918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_89 0xE66F3918u

//! Register Reset Value
#define DESC2_1_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_89 Register DESC3_1_PON_EGP_89 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_89 0x3391C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_89 0xE66F391Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_89_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_89 Register DESC0_2_PON_EGP_89 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_89 0x33920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_89 0xE66F3920u

//! Register Reset Value
#define DESC0_2_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_89 Register DESC1_2_PON_EGP_89 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_89 0x33924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_89 0xE66F3924u

//! Register Reset Value
#define DESC1_2_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_89 Register DESC2_2_PON_EGP_89 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_89 0x33928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_89 0xE66F3928u

//! Register Reset Value
#define DESC2_2_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_89 Register DESC3_2_PON_EGP_89 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_89 0x3392C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_89 0xE66F392Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_89_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_89 Register DESC0_3_PON_EGP_89 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_89 0x33930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_89 0xE66F3930u

//! Register Reset Value
#define DESC0_3_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_89 Register DESC1_3_PON_EGP_89 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_89 0x33934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_89 0xE66F3934u

//! Register Reset Value
#define DESC1_3_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_89 Register DESC2_3_PON_EGP_89 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_89 0x33938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_89 0xE66F3938u

//! Register Reset Value
#define DESC2_3_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_89 Register DESC3_3_PON_EGP_89 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_89 0x3393C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_89 0xE66F393Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_89_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_89 Register DESC0_4_PON_EGP_89 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_89 0x33940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_89 0xE66F3940u

//! Register Reset Value
#define DESC0_4_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_89 Register DESC1_4_PON_EGP_89 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_89 0x33944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_89 0xE66F3944u

//! Register Reset Value
#define DESC1_4_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_89 Register DESC2_4_PON_EGP_89 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_89 0x33948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_89 0xE66F3948u

//! Register Reset Value
#define DESC2_4_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_89 Register DESC3_4_PON_EGP_89 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_89 0x3394C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_89 0xE66F394Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_89_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_89 Register DESC0_5_PON_EGP_89 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_89 0x33950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_89 0xE66F3950u

//! Register Reset Value
#define DESC0_5_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_89 Register DESC1_5_PON_EGP_89 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_89 0x33954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_89 0xE66F3954u

//! Register Reset Value
#define DESC1_5_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_89 Register DESC2_5_PON_EGP_89 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_89 0x33958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_89 0xE66F3958u

//! Register Reset Value
#define DESC2_5_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_89 Register DESC3_5_PON_EGP_89 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_89 0x3395C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_89 0xE66F395Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_89_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_89 Register DESC0_6_PON_EGP_89 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_89 0x33960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_89 0xE66F3960u

//! Register Reset Value
#define DESC0_6_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_89 Register DESC1_6_PON_EGP_89 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_89 0x33964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_89 0xE66F3964u

//! Register Reset Value
#define DESC1_6_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_89 Register DESC2_6_PON_EGP_89 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_89 0x33968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_89 0xE66F3968u

//! Register Reset Value
#define DESC2_6_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_89 Register DESC3_6_PON_EGP_89 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_89 0x3396C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_89 0xE66F396Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_89_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_89 Register DESC0_7_PON_EGP_89 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_89 0x33970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_89 0xE66F3970u

//! Register Reset Value
#define DESC0_7_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_89 Register DESC1_7_PON_EGP_89 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_89 0x33974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_89 0xE66F3974u

//! Register Reset Value
#define DESC1_7_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_89 Register DESC2_7_PON_EGP_89 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_89 0x33978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_89 0xE66F3978u

//! Register Reset Value
#define DESC2_7_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_89 Register DESC3_7_PON_EGP_89 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_89 0x3397C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_89 0xE66F397Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_89_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_89_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_89_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_89 Register DESC0_0_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_89 0x33A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_89 0xE66F3A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_89 Register DESC1_0_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_89 0x33A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_89 0xE66F3A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_89 Register DESC2_0_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_89 0x33A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_89 0xE66F3A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_89 Register DESC3_0_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_89 0x33A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_89 0xE66F3A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_89_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_89 Register DESC0_1_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_89 0x33A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_89 0xE66F3A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_89 Register DESC1_1_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_89 0x33A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_89 0xE66F3A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_89 Register DESC2_1_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_89 0x33A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_89 0xE66F3A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_89 Register DESC3_1_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_89 0x33A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_89 0xE66F3A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_89_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_89 Register DESC0_2_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_89 0x33A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_89 0xE66F3A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_89 Register DESC1_2_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_89 0x33A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_89 0xE66F3A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_89 Register DESC2_2_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_89 0x33A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_89 0xE66F3A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_89 Register DESC3_2_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_89 0x33A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_89 0xE66F3A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_89_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_89 Register DESC0_3_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_89 0x33A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_89 0xE66F3A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_89 Register DESC1_3_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_89 0x33A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_89 0xE66F3A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_89 Register DESC2_3_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_89 0x33A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_89 0xE66F3A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_89 Register DESC3_3_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_89 0x33A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_89 0xE66F3A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_89_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_89 Register DESC0_4_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_89 0x33A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_89 0xE66F3A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_89 Register DESC1_4_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_89 0x33A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_89 0xE66F3A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_89 Register DESC2_4_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_89 0x33A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_89 0xE66F3A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_89 Register DESC3_4_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_89 0x33A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_89 0xE66F3A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_89_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_89 Register DESC0_5_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_89 0x33A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_89 0xE66F3A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_89 Register DESC1_5_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_89 0x33A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_89 0xE66F3A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_89 Register DESC2_5_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_89 0x33A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_89 0xE66F3A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_89 Register DESC3_5_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_89 0x33A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_89 0xE66F3A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_89_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_89 Register DESC0_6_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_89 0x33A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_89 0xE66F3A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_89 Register DESC1_6_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_89 0x33A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_89 0xE66F3A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_89 Register DESC2_6_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_89 0x33A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_89 0xE66F3A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_89 Register DESC3_6_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_89 0x33A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_89 0xE66F3A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_89_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_89 Register DESC0_7_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_89 0x33A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_89 0xE66F3A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_89 Register DESC1_7_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_89 0x33A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_89 0xE66F3A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_89 Register DESC2_7_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_89 0x33A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_89 0xE66F3A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_89_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_89 Register DESC3_7_PON_EGP_S_89 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_89 0x33A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_89 0xE66F3A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_89_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_89_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_89_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_89_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_89_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_90 Register CFG_PON_EGP_90 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_90 0x33C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_90 0xE66F3C00u

//! Register Reset Value
#define CFG_PON_EGP_90_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_90_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_90_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_90_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_90_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_90_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_90_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_90_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_90_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_90_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_90_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_90 Register DQPC_PON_EGP_90 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_90 0x33C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_90 0xE66F3C10u

//! Register Reset Value
#define DQPC_PON_EGP_90_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_90_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_90_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_90 Register IRNCR_PON_EGP_90 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_90 0x33C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_90 0xE66F3C20u

//! Register Reset Value
#define IRNCR_PON_EGP_90_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_90_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_90_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_90_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_90_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_90 Register IRNICR_PON_EGP_90 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_90 0x33C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_90 0xE66F3C24u

//! Register Reset Value
#define IRNICR_PON_EGP_90_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_90_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_90_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_90 Register IRNEN_PON_EGP_90 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_90 0x33C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_90 0xE66F3C28u

//! Register Reset Value
#define IRNEN_PON_EGP_90_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_90_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_90_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_90_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_90_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_90 Register DPTR_PON_EGP_90 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_90 0x33C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_90 0xE66F3C30u

//! Register Reset Value
#define DPTR_PON_EGP_90_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_90_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_90_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_90_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_90_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_90_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_90_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_90_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_90_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_90_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_90_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_90 Register DESC0_0_PON_EGP_90 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_90 0x33D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_90 0xE66F3D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_90 Register DESC1_0_PON_EGP_90 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_90 0x33D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_90 0xE66F3D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_90 Register DESC2_0_PON_EGP_90 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_90 0x33D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_90 0xE66F3D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_90 Register DESC3_0_PON_EGP_90 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_90 0x33D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_90 0xE66F3D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_90_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_90 Register DESC0_1_PON_EGP_90 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_90 0x33D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_90 0xE66F3D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_90 Register DESC1_1_PON_EGP_90 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_90 0x33D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_90 0xE66F3D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_90 Register DESC2_1_PON_EGP_90 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_90 0x33D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_90 0xE66F3D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_90 Register DESC3_1_PON_EGP_90 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_90 0x33D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_90 0xE66F3D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_90_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_90 Register DESC0_2_PON_EGP_90 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_90 0x33D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_90 0xE66F3D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_90 Register DESC1_2_PON_EGP_90 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_90 0x33D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_90 0xE66F3D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_90 Register DESC2_2_PON_EGP_90 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_90 0x33D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_90 0xE66F3D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_90 Register DESC3_2_PON_EGP_90 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_90 0x33D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_90 0xE66F3D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_90_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_90 Register DESC0_3_PON_EGP_90 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_90 0x33D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_90 0xE66F3D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_90 Register DESC1_3_PON_EGP_90 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_90 0x33D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_90 0xE66F3D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_90 Register DESC2_3_PON_EGP_90 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_90 0x33D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_90 0xE66F3D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_90 Register DESC3_3_PON_EGP_90 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_90 0x33D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_90 0xE66F3D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_90_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_90 Register DESC0_4_PON_EGP_90 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_90 0x33D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_90 0xE66F3D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_90 Register DESC1_4_PON_EGP_90 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_90 0x33D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_90 0xE66F3D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_90 Register DESC2_4_PON_EGP_90 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_90 0x33D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_90 0xE66F3D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_90 Register DESC3_4_PON_EGP_90 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_90 0x33D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_90 0xE66F3D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_90_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_90 Register DESC0_5_PON_EGP_90 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_90 0x33D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_90 0xE66F3D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_90 Register DESC1_5_PON_EGP_90 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_90 0x33D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_90 0xE66F3D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_90 Register DESC2_5_PON_EGP_90 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_90 0x33D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_90 0xE66F3D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_90 Register DESC3_5_PON_EGP_90 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_90 0x33D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_90 0xE66F3D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_90_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_90 Register DESC0_6_PON_EGP_90 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_90 0x33D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_90 0xE66F3D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_90 Register DESC1_6_PON_EGP_90 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_90 0x33D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_90 0xE66F3D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_90 Register DESC2_6_PON_EGP_90 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_90 0x33D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_90 0xE66F3D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_90 Register DESC3_6_PON_EGP_90 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_90 0x33D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_90 0xE66F3D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_90_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_90 Register DESC0_7_PON_EGP_90 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_90 0x33D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_90 0xE66F3D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_90 Register DESC1_7_PON_EGP_90 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_90 0x33D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_90 0xE66F3D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_90 Register DESC2_7_PON_EGP_90 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_90 0x33D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_90 0xE66F3D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_90 Register DESC3_7_PON_EGP_90 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_90 0x33D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_90 0xE66F3D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_90_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_90_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_90_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_90 Register DESC0_0_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_90 0x33E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_90 0xE66F3E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_90 Register DESC1_0_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_90 0x33E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_90 0xE66F3E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_90 Register DESC2_0_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_90 0x33E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_90 0xE66F3E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_90 Register DESC3_0_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_90 0x33E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_90 0xE66F3E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_90_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_90 Register DESC0_1_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_90 0x33E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_90 0xE66F3E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_90 Register DESC1_1_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_90 0x33E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_90 0xE66F3E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_90 Register DESC2_1_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_90 0x33E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_90 0xE66F3E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_90 Register DESC3_1_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_90 0x33E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_90 0xE66F3E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_90_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_90 Register DESC0_2_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_90 0x33E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_90 0xE66F3E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_90 Register DESC1_2_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_90 0x33E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_90 0xE66F3E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_90 Register DESC2_2_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_90 0x33E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_90 0xE66F3E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_90 Register DESC3_2_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_90 0x33E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_90 0xE66F3E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_90_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_90 Register DESC0_3_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_90 0x33E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_90 0xE66F3E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_90 Register DESC1_3_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_90 0x33E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_90 0xE66F3E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_90 Register DESC2_3_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_90 0x33E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_90 0xE66F3E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_90 Register DESC3_3_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_90 0x33E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_90 0xE66F3E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_90_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_90 Register DESC0_4_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_90 0x33E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_90 0xE66F3E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_90 Register DESC1_4_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_90 0x33E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_90 0xE66F3E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_90 Register DESC2_4_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_90 0x33E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_90 0xE66F3E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_90 Register DESC3_4_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_90 0x33E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_90 0xE66F3E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_90_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_90 Register DESC0_5_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_90 0x33E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_90 0xE66F3E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_90 Register DESC1_5_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_90 0x33E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_90 0xE66F3E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_90 Register DESC2_5_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_90 0x33E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_90 0xE66F3E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_90 Register DESC3_5_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_90 0x33E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_90 0xE66F3E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_90_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_90 Register DESC0_6_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_90 0x33E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_90 0xE66F3E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_90 Register DESC1_6_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_90 0x33E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_90 0xE66F3E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_90 Register DESC2_6_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_90 0x33E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_90 0xE66F3E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_90 Register DESC3_6_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_90 0x33E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_90 0xE66F3E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_90_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_90 Register DESC0_7_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_90 0x33E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_90 0xE66F3E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_90 Register DESC1_7_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_90 0x33E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_90 0xE66F3E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_90 Register DESC2_7_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_90 0x33E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_90 0xE66F3E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_90_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_90 Register DESC3_7_PON_EGP_S_90 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_90 0x33E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_90 0xE66F3E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_90_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_90_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_90_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_90_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_90_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_91 Register CFG_PON_EGP_91 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_91 0x34000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_91 0xE66F4000u

//! Register Reset Value
#define CFG_PON_EGP_91_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_91_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_91_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_91_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_91_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_91_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_91_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_91_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_91_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_91_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_91_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_91 Register DQPC_PON_EGP_91 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_91 0x34010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_91 0xE66F4010u

//! Register Reset Value
#define DQPC_PON_EGP_91_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_91_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_91_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_91 Register IRNCR_PON_EGP_91 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_91 0x34020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_91 0xE66F4020u

//! Register Reset Value
#define IRNCR_PON_EGP_91_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_91_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_91_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_91_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_91_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_91 Register IRNICR_PON_EGP_91 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_91 0x34024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_91 0xE66F4024u

//! Register Reset Value
#define IRNICR_PON_EGP_91_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_91_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_91_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_91 Register IRNEN_PON_EGP_91 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_91 0x34028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_91 0xE66F4028u

//! Register Reset Value
#define IRNEN_PON_EGP_91_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_91_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_91_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_91_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_91_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_91 Register DPTR_PON_EGP_91 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_91 0x34030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_91 0xE66F4030u

//! Register Reset Value
#define DPTR_PON_EGP_91_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_91_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_91_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_91_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_91_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_91_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_91_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_91_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_91_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_91_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_91_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_91 Register DESC0_0_PON_EGP_91 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_91 0x34100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_91 0xE66F4100u

//! Register Reset Value
#define DESC0_0_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_91 Register DESC1_0_PON_EGP_91 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_91 0x34104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_91 0xE66F4104u

//! Register Reset Value
#define DESC1_0_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_91 Register DESC2_0_PON_EGP_91 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_91 0x34108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_91 0xE66F4108u

//! Register Reset Value
#define DESC2_0_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_91 Register DESC3_0_PON_EGP_91 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_91 0x3410C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_91 0xE66F410Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_91_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_91 Register DESC0_1_PON_EGP_91 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_91 0x34110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_91 0xE66F4110u

//! Register Reset Value
#define DESC0_1_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_91 Register DESC1_1_PON_EGP_91 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_91 0x34114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_91 0xE66F4114u

//! Register Reset Value
#define DESC1_1_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_91 Register DESC2_1_PON_EGP_91 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_91 0x34118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_91 0xE66F4118u

//! Register Reset Value
#define DESC2_1_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_91 Register DESC3_1_PON_EGP_91 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_91 0x3411C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_91 0xE66F411Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_91_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_91 Register DESC0_2_PON_EGP_91 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_91 0x34120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_91 0xE66F4120u

//! Register Reset Value
#define DESC0_2_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_91 Register DESC1_2_PON_EGP_91 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_91 0x34124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_91 0xE66F4124u

//! Register Reset Value
#define DESC1_2_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_91 Register DESC2_2_PON_EGP_91 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_91 0x34128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_91 0xE66F4128u

//! Register Reset Value
#define DESC2_2_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_91 Register DESC3_2_PON_EGP_91 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_91 0x3412C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_91 0xE66F412Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_91_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_91 Register DESC0_3_PON_EGP_91 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_91 0x34130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_91 0xE66F4130u

//! Register Reset Value
#define DESC0_3_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_91 Register DESC1_3_PON_EGP_91 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_91 0x34134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_91 0xE66F4134u

//! Register Reset Value
#define DESC1_3_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_91 Register DESC2_3_PON_EGP_91 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_91 0x34138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_91 0xE66F4138u

//! Register Reset Value
#define DESC2_3_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_91 Register DESC3_3_PON_EGP_91 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_91 0x3413C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_91 0xE66F413Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_91_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_91 Register DESC0_4_PON_EGP_91 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_91 0x34140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_91 0xE66F4140u

//! Register Reset Value
#define DESC0_4_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_91 Register DESC1_4_PON_EGP_91 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_91 0x34144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_91 0xE66F4144u

//! Register Reset Value
#define DESC1_4_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_91 Register DESC2_4_PON_EGP_91 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_91 0x34148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_91 0xE66F4148u

//! Register Reset Value
#define DESC2_4_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_91 Register DESC3_4_PON_EGP_91 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_91 0x3414C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_91 0xE66F414Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_91_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_91 Register DESC0_5_PON_EGP_91 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_91 0x34150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_91 0xE66F4150u

//! Register Reset Value
#define DESC0_5_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_91 Register DESC1_5_PON_EGP_91 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_91 0x34154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_91 0xE66F4154u

//! Register Reset Value
#define DESC1_5_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_91 Register DESC2_5_PON_EGP_91 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_91 0x34158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_91 0xE66F4158u

//! Register Reset Value
#define DESC2_5_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_91 Register DESC3_5_PON_EGP_91 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_91 0x3415C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_91 0xE66F415Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_91_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_91 Register DESC0_6_PON_EGP_91 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_91 0x34160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_91 0xE66F4160u

//! Register Reset Value
#define DESC0_6_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_91 Register DESC1_6_PON_EGP_91 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_91 0x34164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_91 0xE66F4164u

//! Register Reset Value
#define DESC1_6_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_91 Register DESC2_6_PON_EGP_91 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_91 0x34168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_91 0xE66F4168u

//! Register Reset Value
#define DESC2_6_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_91 Register DESC3_6_PON_EGP_91 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_91 0x3416C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_91 0xE66F416Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_91_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_91 Register DESC0_7_PON_EGP_91 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_91 0x34170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_91 0xE66F4170u

//! Register Reset Value
#define DESC0_7_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_91 Register DESC1_7_PON_EGP_91 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_91 0x34174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_91 0xE66F4174u

//! Register Reset Value
#define DESC1_7_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_91 Register DESC2_7_PON_EGP_91 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_91 0x34178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_91 0xE66F4178u

//! Register Reset Value
#define DESC2_7_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_91 Register DESC3_7_PON_EGP_91 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_91 0x3417C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_91 0xE66F417Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_91_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_91_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_91_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_91 Register DESC0_0_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_91 0x34200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_91 0xE66F4200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_91 Register DESC1_0_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_91 0x34204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_91 0xE66F4204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_91 Register DESC2_0_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_91 0x34208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_91 0xE66F4208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_91 Register DESC3_0_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_91 0x3420C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_91 0xE66F420Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_91_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_91 Register DESC0_1_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_91 0x34210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_91 0xE66F4210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_91 Register DESC1_1_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_91 0x34214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_91 0xE66F4214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_91 Register DESC2_1_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_91 0x34218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_91 0xE66F4218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_91 Register DESC3_1_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_91 0x3421C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_91 0xE66F421Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_91_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_91 Register DESC0_2_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_91 0x34220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_91 0xE66F4220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_91 Register DESC1_2_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_91 0x34224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_91 0xE66F4224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_91 Register DESC2_2_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_91 0x34228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_91 0xE66F4228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_91 Register DESC3_2_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_91 0x3422C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_91 0xE66F422Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_91_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_91 Register DESC0_3_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_91 0x34230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_91 0xE66F4230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_91 Register DESC1_3_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_91 0x34234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_91 0xE66F4234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_91 Register DESC2_3_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_91 0x34238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_91 0xE66F4238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_91 Register DESC3_3_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_91 0x3423C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_91 0xE66F423Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_91_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_91 Register DESC0_4_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_91 0x34240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_91 0xE66F4240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_91 Register DESC1_4_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_91 0x34244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_91 0xE66F4244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_91 Register DESC2_4_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_91 0x34248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_91 0xE66F4248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_91 Register DESC3_4_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_91 0x3424C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_91 0xE66F424Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_91_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_91 Register DESC0_5_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_91 0x34250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_91 0xE66F4250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_91 Register DESC1_5_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_91 0x34254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_91 0xE66F4254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_91 Register DESC2_5_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_91 0x34258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_91 0xE66F4258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_91 Register DESC3_5_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_91 0x3425C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_91 0xE66F425Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_91_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_91 Register DESC0_6_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_91 0x34260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_91 0xE66F4260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_91 Register DESC1_6_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_91 0x34264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_91 0xE66F4264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_91 Register DESC2_6_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_91 0x34268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_91 0xE66F4268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_91 Register DESC3_6_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_91 0x3426C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_91 0xE66F426Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_91_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_91 Register DESC0_7_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_91 0x34270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_91 0xE66F4270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_91 Register DESC1_7_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_91 0x34274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_91 0xE66F4274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_91 Register DESC2_7_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_91 0x34278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_91 0xE66F4278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_91_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_91 Register DESC3_7_PON_EGP_S_91 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_91 0x3427C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_91 0xE66F427Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_91_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_91_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_91_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_91_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_91_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_92 Register CFG_PON_EGP_92 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_92 0x34400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_92 0xE66F4400u

//! Register Reset Value
#define CFG_PON_EGP_92_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_92_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_92_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_92_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_92_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_92_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_92_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_92_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_92_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_92_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_92_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_92 Register DQPC_PON_EGP_92 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_92 0x34410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_92 0xE66F4410u

//! Register Reset Value
#define DQPC_PON_EGP_92_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_92_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_92_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_92 Register IRNCR_PON_EGP_92 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_92 0x34420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_92 0xE66F4420u

//! Register Reset Value
#define IRNCR_PON_EGP_92_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_92_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_92_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_92_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_92_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_92 Register IRNICR_PON_EGP_92 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_92 0x34424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_92 0xE66F4424u

//! Register Reset Value
#define IRNICR_PON_EGP_92_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_92_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_92_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_92 Register IRNEN_PON_EGP_92 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_92 0x34428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_92 0xE66F4428u

//! Register Reset Value
#define IRNEN_PON_EGP_92_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_92_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_92_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_92_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_92_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_92 Register DPTR_PON_EGP_92 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_92 0x34430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_92 0xE66F4430u

//! Register Reset Value
#define DPTR_PON_EGP_92_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_92_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_92_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_92_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_92_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_92_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_92_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_92_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_92_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_92_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_92_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_92 Register DESC0_0_PON_EGP_92 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_92 0x34500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_92 0xE66F4500u

//! Register Reset Value
#define DESC0_0_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_92 Register DESC1_0_PON_EGP_92 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_92 0x34504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_92 0xE66F4504u

//! Register Reset Value
#define DESC1_0_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_92 Register DESC2_0_PON_EGP_92 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_92 0x34508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_92 0xE66F4508u

//! Register Reset Value
#define DESC2_0_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_92 Register DESC3_0_PON_EGP_92 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_92 0x3450C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_92 0xE66F450Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_92_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_92 Register DESC0_1_PON_EGP_92 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_92 0x34510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_92 0xE66F4510u

//! Register Reset Value
#define DESC0_1_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_92 Register DESC1_1_PON_EGP_92 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_92 0x34514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_92 0xE66F4514u

//! Register Reset Value
#define DESC1_1_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_92 Register DESC2_1_PON_EGP_92 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_92 0x34518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_92 0xE66F4518u

//! Register Reset Value
#define DESC2_1_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_92 Register DESC3_1_PON_EGP_92 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_92 0x3451C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_92 0xE66F451Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_92_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_92 Register DESC0_2_PON_EGP_92 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_92 0x34520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_92 0xE66F4520u

//! Register Reset Value
#define DESC0_2_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_92 Register DESC1_2_PON_EGP_92 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_92 0x34524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_92 0xE66F4524u

//! Register Reset Value
#define DESC1_2_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_92 Register DESC2_2_PON_EGP_92 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_92 0x34528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_92 0xE66F4528u

//! Register Reset Value
#define DESC2_2_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_92 Register DESC3_2_PON_EGP_92 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_92 0x3452C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_92 0xE66F452Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_92_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_92 Register DESC0_3_PON_EGP_92 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_92 0x34530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_92 0xE66F4530u

//! Register Reset Value
#define DESC0_3_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_92 Register DESC1_3_PON_EGP_92 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_92 0x34534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_92 0xE66F4534u

//! Register Reset Value
#define DESC1_3_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_92 Register DESC2_3_PON_EGP_92 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_92 0x34538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_92 0xE66F4538u

//! Register Reset Value
#define DESC2_3_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_92 Register DESC3_3_PON_EGP_92 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_92 0x3453C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_92 0xE66F453Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_92_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_92 Register DESC0_4_PON_EGP_92 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_92 0x34540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_92 0xE66F4540u

//! Register Reset Value
#define DESC0_4_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_92 Register DESC1_4_PON_EGP_92 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_92 0x34544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_92 0xE66F4544u

//! Register Reset Value
#define DESC1_4_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_92 Register DESC2_4_PON_EGP_92 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_92 0x34548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_92 0xE66F4548u

//! Register Reset Value
#define DESC2_4_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_92 Register DESC3_4_PON_EGP_92 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_92 0x3454C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_92 0xE66F454Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_92_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_92 Register DESC0_5_PON_EGP_92 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_92 0x34550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_92 0xE66F4550u

//! Register Reset Value
#define DESC0_5_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_92 Register DESC1_5_PON_EGP_92 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_92 0x34554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_92 0xE66F4554u

//! Register Reset Value
#define DESC1_5_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_92 Register DESC2_5_PON_EGP_92 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_92 0x34558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_92 0xE66F4558u

//! Register Reset Value
#define DESC2_5_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_92 Register DESC3_5_PON_EGP_92 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_92 0x3455C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_92 0xE66F455Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_92_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_92 Register DESC0_6_PON_EGP_92 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_92 0x34560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_92 0xE66F4560u

//! Register Reset Value
#define DESC0_6_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_92 Register DESC1_6_PON_EGP_92 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_92 0x34564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_92 0xE66F4564u

//! Register Reset Value
#define DESC1_6_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_92 Register DESC2_6_PON_EGP_92 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_92 0x34568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_92 0xE66F4568u

//! Register Reset Value
#define DESC2_6_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_92 Register DESC3_6_PON_EGP_92 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_92 0x3456C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_92 0xE66F456Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_92_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_92 Register DESC0_7_PON_EGP_92 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_92 0x34570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_92 0xE66F4570u

//! Register Reset Value
#define DESC0_7_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_92 Register DESC1_7_PON_EGP_92 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_92 0x34574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_92 0xE66F4574u

//! Register Reset Value
#define DESC1_7_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_92 Register DESC2_7_PON_EGP_92 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_92 0x34578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_92 0xE66F4578u

//! Register Reset Value
#define DESC2_7_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_92 Register DESC3_7_PON_EGP_92 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_92 0x3457C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_92 0xE66F457Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_92_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_92_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_92_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_92 Register DESC0_0_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_92 0x34600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_92 0xE66F4600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_92 Register DESC1_0_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_92 0x34604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_92 0xE66F4604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_92 Register DESC2_0_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_92 0x34608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_92 0xE66F4608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_92 Register DESC3_0_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_92 0x3460C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_92 0xE66F460Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_92_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_92 Register DESC0_1_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_92 0x34610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_92 0xE66F4610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_92 Register DESC1_1_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_92 0x34614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_92 0xE66F4614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_92 Register DESC2_1_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_92 0x34618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_92 0xE66F4618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_92 Register DESC3_1_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_92 0x3461C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_92 0xE66F461Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_92_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_92 Register DESC0_2_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_92 0x34620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_92 0xE66F4620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_92 Register DESC1_2_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_92 0x34624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_92 0xE66F4624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_92 Register DESC2_2_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_92 0x34628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_92 0xE66F4628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_92 Register DESC3_2_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_92 0x3462C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_92 0xE66F462Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_92_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_92 Register DESC0_3_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_92 0x34630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_92 0xE66F4630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_92 Register DESC1_3_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_92 0x34634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_92 0xE66F4634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_92 Register DESC2_3_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_92 0x34638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_92 0xE66F4638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_92 Register DESC3_3_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_92 0x3463C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_92 0xE66F463Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_92_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_92 Register DESC0_4_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_92 0x34640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_92 0xE66F4640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_92 Register DESC1_4_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_92 0x34644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_92 0xE66F4644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_92 Register DESC2_4_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_92 0x34648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_92 0xE66F4648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_92 Register DESC3_4_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_92 0x3464C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_92 0xE66F464Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_92_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_92 Register DESC0_5_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_92 0x34650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_92 0xE66F4650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_92 Register DESC1_5_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_92 0x34654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_92 0xE66F4654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_92 Register DESC2_5_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_92 0x34658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_92 0xE66F4658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_92 Register DESC3_5_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_92 0x3465C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_92 0xE66F465Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_92_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_92 Register DESC0_6_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_92 0x34660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_92 0xE66F4660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_92 Register DESC1_6_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_92 0x34664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_92 0xE66F4664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_92 Register DESC2_6_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_92 0x34668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_92 0xE66F4668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_92 Register DESC3_6_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_92 0x3466C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_92 0xE66F466Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_92_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_92 Register DESC0_7_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_92 0x34670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_92 0xE66F4670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_92 Register DESC1_7_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_92 0x34674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_92 0xE66F4674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_92 Register DESC2_7_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_92 0x34678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_92 0xE66F4678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_92_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_92 Register DESC3_7_PON_EGP_S_92 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_92 0x3467C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_92 0xE66F467Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_92_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_92_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_92_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_92_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_92_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_93 Register CFG_PON_EGP_93 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_93 0x34800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_93 0xE66F4800u

//! Register Reset Value
#define CFG_PON_EGP_93_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_93_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_93_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_93_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_93_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_93_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_93_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_93_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_93_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_93_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_93_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_93 Register DQPC_PON_EGP_93 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_93 0x34810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_93 0xE66F4810u

//! Register Reset Value
#define DQPC_PON_EGP_93_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_93_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_93_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_93 Register IRNCR_PON_EGP_93 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_93 0x34820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_93 0xE66F4820u

//! Register Reset Value
#define IRNCR_PON_EGP_93_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_93_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_93_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_93_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_93_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_93 Register IRNICR_PON_EGP_93 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_93 0x34824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_93 0xE66F4824u

//! Register Reset Value
#define IRNICR_PON_EGP_93_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_93_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_93_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_93 Register IRNEN_PON_EGP_93 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_93 0x34828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_93 0xE66F4828u

//! Register Reset Value
#define IRNEN_PON_EGP_93_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_93_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_93_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_93_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_93_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_93 Register DPTR_PON_EGP_93 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_93 0x34830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_93 0xE66F4830u

//! Register Reset Value
#define DPTR_PON_EGP_93_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_93_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_93_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_93_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_93_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_93_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_93_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_93_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_93_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_93_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_93_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_93 Register DESC0_0_PON_EGP_93 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_93 0x34900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_93 0xE66F4900u

//! Register Reset Value
#define DESC0_0_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_93 Register DESC1_0_PON_EGP_93 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_93 0x34904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_93 0xE66F4904u

//! Register Reset Value
#define DESC1_0_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_93 Register DESC2_0_PON_EGP_93 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_93 0x34908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_93 0xE66F4908u

//! Register Reset Value
#define DESC2_0_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_93 Register DESC3_0_PON_EGP_93 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_93 0x3490C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_93 0xE66F490Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_93_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_93 Register DESC0_1_PON_EGP_93 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_93 0x34910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_93 0xE66F4910u

//! Register Reset Value
#define DESC0_1_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_93 Register DESC1_1_PON_EGP_93 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_93 0x34914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_93 0xE66F4914u

//! Register Reset Value
#define DESC1_1_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_93 Register DESC2_1_PON_EGP_93 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_93 0x34918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_93 0xE66F4918u

//! Register Reset Value
#define DESC2_1_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_93 Register DESC3_1_PON_EGP_93 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_93 0x3491C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_93 0xE66F491Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_93_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_93 Register DESC0_2_PON_EGP_93 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_93 0x34920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_93 0xE66F4920u

//! Register Reset Value
#define DESC0_2_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_93 Register DESC1_2_PON_EGP_93 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_93 0x34924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_93 0xE66F4924u

//! Register Reset Value
#define DESC1_2_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_93 Register DESC2_2_PON_EGP_93 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_93 0x34928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_93 0xE66F4928u

//! Register Reset Value
#define DESC2_2_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_93 Register DESC3_2_PON_EGP_93 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_93 0x3492C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_93 0xE66F492Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_93_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_93 Register DESC0_3_PON_EGP_93 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_93 0x34930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_93 0xE66F4930u

//! Register Reset Value
#define DESC0_3_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_93 Register DESC1_3_PON_EGP_93 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_93 0x34934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_93 0xE66F4934u

//! Register Reset Value
#define DESC1_3_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_93 Register DESC2_3_PON_EGP_93 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_93 0x34938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_93 0xE66F4938u

//! Register Reset Value
#define DESC2_3_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_93 Register DESC3_3_PON_EGP_93 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_93 0x3493C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_93 0xE66F493Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_93_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_93 Register DESC0_4_PON_EGP_93 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_93 0x34940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_93 0xE66F4940u

//! Register Reset Value
#define DESC0_4_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_93 Register DESC1_4_PON_EGP_93 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_93 0x34944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_93 0xE66F4944u

//! Register Reset Value
#define DESC1_4_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_93 Register DESC2_4_PON_EGP_93 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_93 0x34948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_93 0xE66F4948u

//! Register Reset Value
#define DESC2_4_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_93 Register DESC3_4_PON_EGP_93 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_93 0x3494C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_93 0xE66F494Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_93_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_93 Register DESC0_5_PON_EGP_93 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_93 0x34950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_93 0xE66F4950u

//! Register Reset Value
#define DESC0_5_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_93 Register DESC1_5_PON_EGP_93 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_93 0x34954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_93 0xE66F4954u

//! Register Reset Value
#define DESC1_5_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_93 Register DESC2_5_PON_EGP_93 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_93 0x34958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_93 0xE66F4958u

//! Register Reset Value
#define DESC2_5_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_93 Register DESC3_5_PON_EGP_93 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_93 0x3495C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_93 0xE66F495Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_93_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_93 Register DESC0_6_PON_EGP_93 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_93 0x34960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_93 0xE66F4960u

//! Register Reset Value
#define DESC0_6_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_93 Register DESC1_6_PON_EGP_93 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_93 0x34964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_93 0xE66F4964u

//! Register Reset Value
#define DESC1_6_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_93 Register DESC2_6_PON_EGP_93 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_93 0x34968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_93 0xE66F4968u

//! Register Reset Value
#define DESC2_6_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_93 Register DESC3_6_PON_EGP_93 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_93 0x3496C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_93 0xE66F496Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_93_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_93 Register DESC0_7_PON_EGP_93 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_93 0x34970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_93 0xE66F4970u

//! Register Reset Value
#define DESC0_7_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_93 Register DESC1_7_PON_EGP_93 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_93 0x34974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_93 0xE66F4974u

//! Register Reset Value
#define DESC1_7_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_93 Register DESC2_7_PON_EGP_93 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_93 0x34978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_93 0xE66F4978u

//! Register Reset Value
#define DESC2_7_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_93 Register DESC3_7_PON_EGP_93 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_93 0x3497C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_93 0xE66F497Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_93_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_93_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_93_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_93 Register DESC0_0_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_93 0x34A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_93 0xE66F4A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_93 Register DESC1_0_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_93 0x34A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_93 0xE66F4A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_93 Register DESC2_0_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_93 0x34A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_93 0xE66F4A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_93 Register DESC3_0_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_93 0x34A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_93 0xE66F4A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_93_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_93 Register DESC0_1_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_93 0x34A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_93 0xE66F4A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_93 Register DESC1_1_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_93 0x34A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_93 0xE66F4A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_93 Register DESC2_1_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_93 0x34A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_93 0xE66F4A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_93 Register DESC3_1_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_93 0x34A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_93 0xE66F4A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_93_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_93 Register DESC0_2_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_93 0x34A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_93 0xE66F4A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_93 Register DESC1_2_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_93 0x34A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_93 0xE66F4A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_93 Register DESC2_2_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_93 0x34A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_93 0xE66F4A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_93 Register DESC3_2_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_93 0x34A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_93 0xE66F4A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_93_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_93 Register DESC0_3_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_93 0x34A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_93 0xE66F4A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_93 Register DESC1_3_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_93 0x34A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_93 0xE66F4A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_93 Register DESC2_3_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_93 0x34A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_93 0xE66F4A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_93 Register DESC3_3_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_93 0x34A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_93 0xE66F4A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_93_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_93 Register DESC0_4_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_93 0x34A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_93 0xE66F4A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_93 Register DESC1_4_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_93 0x34A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_93 0xE66F4A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_93 Register DESC2_4_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_93 0x34A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_93 0xE66F4A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_93 Register DESC3_4_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_93 0x34A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_93 0xE66F4A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_93_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_93 Register DESC0_5_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_93 0x34A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_93 0xE66F4A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_93 Register DESC1_5_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_93 0x34A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_93 0xE66F4A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_93 Register DESC2_5_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_93 0x34A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_93 0xE66F4A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_93 Register DESC3_5_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_93 0x34A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_93 0xE66F4A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_93_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_93 Register DESC0_6_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_93 0x34A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_93 0xE66F4A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_93 Register DESC1_6_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_93 0x34A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_93 0xE66F4A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_93 Register DESC2_6_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_93 0x34A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_93 0xE66F4A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_93 Register DESC3_6_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_93 0x34A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_93 0xE66F4A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_93_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_93 Register DESC0_7_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_93 0x34A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_93 0xE66F4A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_93 Register DESC1_7_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_93 0x34A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_93 0xE66F4A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_93 Register DESC2_7_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_93 0x34A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_93 0xE66F4A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_93_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_93 Register DESC3_7_PON_EGP_S_93 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_93 0x34A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_93 0xE66F4A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_93_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_93_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_93_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_93_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_93_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_94 Register CFG_PON_EGP_94 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_94 0x34C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_94 0xE66F4C00u

//! Register Reset Value
#define CFG_PON_EGP_94_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_94_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_94_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_94_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_94_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_94_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_94_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_94_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_94_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_94_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_94_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_94 Register DQPC_PON_EGP_94 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_94 0x34C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_94 0xE66F4C10u

//! Register Reset Value
#define DQPC_PON_EGP_94_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_94_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_94_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_94 Register IRNCR_PON_EGP_94 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_94 0x34C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_94 0xE66F4C20u

//! Register Reset Value
#define IRNCR_PON_EGP_94_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_94_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_94_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_94_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_94_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_94 Register IRNICR_PON_EGP_94 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_94 0x34C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_94 0xE66F4C24u

//! Register Reset Value
#define IRNICR_PON_EGP_94_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_94_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_94_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_94 Register IRNEN_PON_EGP_94 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_94 0x34C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_94 0xE66F4C28u

//! Register Reset Value
#define IRNEN_PON_EGP_94_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_94_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_94_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_94_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_94_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_94 Register DPTR_PON_EGP_94 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_94 0x34C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_94 0xE66F4C30u

//! Register Reset Value
#define DPTR_PON_EGP_94_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_94_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_94_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_94_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_94_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_94_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_94_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_94_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_94_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_94_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_94_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_94 Register DESC0_0_PON_EGP_94 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_94 0x34D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_94 0xE66F4D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_94 Register DESC1_0_PON_EGP_94 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_94 0x34D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_94 0xE66F4D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_94 Register DESC2_0_PON_EGP_94 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_94 0x34D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_94 0xE66F4D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_94 Register DESC3_0_PON_EGP_94 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_94 0x34D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_94 0xE66F4D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_94_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_94 Register DESC0_1_PON_EGP_94 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_94 0x34D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_94 0xE66F4D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_94 Register DESC1_1_PON_EGP_94 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_94 0x34D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_94 0xE66F4D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_94 Register DESC2_1_PON_EGP_94 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_94 0x34D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_94 0xE66F4D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_94 Register DESC3_1_PON_EGP_94 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_94 0x34D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_94 0xE66F4D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_94_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_94 Register DESC0_2_PON_EGP_94 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_94 0x34D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_94 0xE66F4D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_94 Register DESC1_2_PON_EGP_94 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_94 0x34D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_94 0xE66F4D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_94 Register DESC2_2_PON_EGP_94 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_94 0x34D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_94 0xE66F4D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_94 Register DESC3_2_PON_EGP_94 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_94 0x34D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_94 0xE66F4D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_94_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_94 Register DESC0_3_PON_EGP_94 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_94 0x34D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_94 0xE66F4D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_94 Register DESC1_3_PON_EGP_94 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_94 0x34D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_94 0xE66F4D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_94 Register DESC2_3_PON_EGP_94 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_94 0x34D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_94 0xE66F4D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_94 Register DESC3_3_PON_EGP_94 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_94 0x34D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_94 0xE66F4D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_94_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_94 Register DESC0_4_PON_EGP_94 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_94 0x34D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_94 0xE66F4D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_94 Register DESC1_4_PON_EGP_94 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_94 0x34D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_94 0xE66F4D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_94 Register DESC2_4_PON_EGP_94 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_94 0x34D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_94 0xE66F4D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_94 Register DESC3_4_PON_EGP_94 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_94 0x34D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_94 0xE66F4D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_94_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_94 Register DESC0_5_PON_EGP_94 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_94 0x34D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_94 0xE66F4D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_94 Register DESC1_5_PON_EGP_94 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_94 0x34D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_94 0xE66F4D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_94 Register DESC2_5_PON_EGP_94 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_94 0x34D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_94 0xE66F4D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_94 Register DESC3_5_PON_EGP_94 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_94 0x34D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_94 0xE66F4D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_94_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_94 Register DESC0_6_PON_EGP_94 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_94 0x34D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_94 0xE66F4D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_94 Register DESC1_6_PON_EGP_94 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_94 0x34D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_94 0xE66F4D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_94 Register DESC2_6_PON_EGP_94 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_94 0x34D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_94 0xE66F4D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_94 Register DESC3_6_PON_EGP_94 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_94 0x34D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_94 0xE66F4D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_94_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_94 Register DESC0_7_PON_EGP_94 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_94 0x34D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_94 0xE66F4D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_94 Register DESC1_7_PON_EGP_94 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_94 0x34D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_94 0xE66F4D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_94 Register DESC2_7_PON_EGP_94 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_94 0x34D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_94 0xE66F4D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_94 Register DESC3_7_PON_EGP_94 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_94 0x34D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_94 0xE66F4D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_94_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_94_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_94_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_94 Register DESC0_0_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_94 0x34E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_94 0xE66F4E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_94 Register DESC1_0_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_94 0x34E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_94 0xE66F4E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_94 Register DESC2_0_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_94 0x34E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_94 0xE66F4E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_94 Register DESC3_0_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_94 0x34E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_94 0xE66F4E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_94_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_94 Register DESC0_1_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_94 0x34E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_94 0xE66F4E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_94 Register DESC1_1_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_94 0x34E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_94 0xE66F4E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_94 Register DESC2_1_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_94 0x34E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_94 0xE66F4E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_94 Register DESC3_1_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_94 0x34E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_94 0xE66F4E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_94_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_94 Register DESC0_2_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_94 0x34E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_94 0xE66F4E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_94 Register DESC1_2_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_94 0x34E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_94 0xE66F4E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_94 Register DESC2_2_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_94 0x34E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_94 0xE66F4E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_94 Register DESC3_2_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_94 0x34E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_94 0xE66F4E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_94_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_94 Register DESC0_3_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_94 0x34E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_94 0xE66F4E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_94 Register DESC1_3_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_94 0x34E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_94 0xE66F4E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_94 Register DESC2_3_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_94 0x34E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_94 0xE66F4E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_94 Register DESC3_3_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_94 0x34E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_94 0xE66F4E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_94_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_94 Register DESC0_4_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_94 0x34E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_94 0xE66F4E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_94 Register DESC1_4_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_94 0x34E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_94 0xE66F4E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_94 Register DESC2_4_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_94 0x34E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_94 0xE66F4E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_94 Register DESC3_4_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_94 0x34E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_94 0xE66F4E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_94_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_94 Register DESC0_5_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_94 0x34E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_94 0xE66F4E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_94 Register DESC1_5_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_94 0x34E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_94 0xE66F4E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_94 Register DESC2_5_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_94 0x34E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_94 0xE66F4E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_94 Register DESC3_5_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_94 0x34E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_94 0xE66F4E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_94_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_94 Register DESC0_6_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_94 0x34E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_94 0xE66F4E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_94 Register DESC1_6_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_94 0x34E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_94 0xE66F4E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_94 Register DESC2_6_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_94 0x34E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_94 0xE66F4E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_94 Register DESC3_6_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_94 0x34E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_94 0xE66F4E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_94_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_94 Register DESC0_7_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_94 0x34E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_94 0xE66F4E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_94 Register DESC1_7_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_94 0x34E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_94 0xE66F4E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_94 Register DESC2_7_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_94 0x34E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_94 0xE66F4E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_94_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_94 Register DESC3_7_PON_EGP_S_94 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_94 0x34E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_94 0xE66F4E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_94_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_94_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_94_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_94_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_94_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_95 Register CFG_PON_EGP_95 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_95 0x35000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_95 0xE66F5000u

//! Register Reset Value
#define CFG_PON_EGP_95_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_95_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_95_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_95_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_95_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_95_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_95_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_95_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_95_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_95_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_95_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_95 Register DQPC_PON_EGP_95 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_95 0x35010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_95 0xE66F5010u

//! Register Reset Value
#define DQPC_PON_EGP_95_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_95_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_95_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_95 Register IRNCR_PON_EGP_95 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_95 0x35020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_95 0xE66F5020u

//! Register Reset Value
#define IRNCR_PON_EGP_95_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_95_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_95_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_95_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_95_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_95 Register IRNICR_PON_EGP_95 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_95 0x35024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_95 0xE66F5024u

//! Register Reset Value
#define IRNICR_PON_EGP_95_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_95_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_95_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_95 Register IRNEN_PON_EGP_95 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_95 0x35028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_95 0xE66F5028u

//! Register Reset Value
#define IRNEN_PON_EGP_95_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_95_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_95_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_95_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_95_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_95 Register DPTR_PON_EGP_95 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_95 0x35030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_95 0xE66F5030u

//! Register Reset Value
#define DPTR_PON_EGP_95_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_95_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_95_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_95_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_95_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_95_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_95_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_95_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_95_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_95_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_95_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_95 Register DESC0_0_PON_EGP_95 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_95 0x35100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_95 0xE66F5100u

//! Register Reset Value
#define DESC0_0_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_95 Register DESC1_0_PON_EGP_95 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_95 0x35104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_95 0xE66F5104u

//! Register Reset Value
#define DESC1_0_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_95 Register DESC2_0_PON_EGP_95 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_95 0x35108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_95 0xE66F5108u

//! Register Reset Value
#define DESC2_0_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_95 Register DESC3_0_PON_EGP_95 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_95 0x3510C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_95 0xE66F510Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_95_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_95 Register DESC0_1_PON_EGP_95 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_95 0x35110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_95 0xE66F5110u

//! Register Reset Value
#define DESC0_1_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_95 Register DESC1_1_PON_EGP_95 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_95 0x35114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_95 0xE66F5114u

//! Register Reset Value
#define DESC1_1_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_95 Register DESC2_1_PON_EGP_95 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_95 0x35118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_95 0xE66F5118u

//! Register Reset Value
#define DESC2_1_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_95 Register DESC3_1_PON_EGP_95 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_95 0x3511C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_95 0xE66F511Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_95_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_95 Register DESC0_2_PON_EGP_95 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_95 0x35120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_95 0xE66F5120u

//! Register Reset Value
#define DESC0_2_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_95 Register DESC1_2_PON_EGP_95 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_95 0x35124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_95 0xE66F5124u

//! Register Reset Value
#define DESC1_2_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_95 Register DESC2_2_PON_EGP_95 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_95 0x35128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_95 0xE66F5128u

//! Register Reset Value
#define DESC2_2_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_95 Register DESC3_2_PON_EGP_95 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_95 0x3512C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_95 0xE66F512Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_95_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_95 Register DESC0_3_PON_EGP_95 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_95 0x35130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_95 0xE66F5130u

//! Register Reset Value
#define DESC0_3_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_95 Register DESC1_3_PON_EGP_95 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_95 0x35134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_95 0xE66F5134u

//! Register Reset Value
#define DESC1_3_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_95 Register DESC2_3_PON_EGP_95 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_95 0x35138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_95 0xE66F5138u

//! Register Reset Value
#define DESC2_3_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_95 Register DESC3_3_PON_EGP_95 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_95 0x3513C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_95 0xE66F513Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_95_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_95 Register DESC0_4_PON_EGP_95 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_95 0x35140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_95 0xE66F5140u

//! Register Reset Value
#define DESC0_4_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_95 Register DESC1_4_PON_EGP_95 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_95 0x35144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_95 0xE66F5144u

//! Register Reset Value
#define DESC1_4_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_95 Register DESC2_4_PON_EGP_95 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_95 0x35148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_95 0xE66F5148u

//! Register Reset Value
#define DESC2_4_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_95 Register DESC3_4_PON_EGP_95 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_95 0x3514C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_95 0xE66F514Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_95_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_95 Register DESC0_5_PON_EGP_95 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_95 0x35150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_95 0xE66F5150u

//! Register Reset Value
#define DESC0_5_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_95 Register DESC1_5_PON_EGP_95 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_95 0x35154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_95 0xE66F5154u

//! Register Reset Value
#define DESC1_5_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_95 Register DESC2_5_PON_EGP_95 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_95 0x35158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_95 0xE66F5158u

//! Register Reset Value
#define DESC2_5_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_95 Register DESC3_5_PON_EGP_95 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_95 0x3515C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_95 0xE66F515Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_95_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_95 Register DESC0_6_PON_EGP_95 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_95 0x35160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_95 0xE66F5160u

//! Register Reset Value
#define DESC0_6_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_95 Register DESC1_6_PON_EGP_95 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_95 0x35164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_95 0xE66F5164u

//! Register Reset Value
#define DESC1_6_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_95 Register DESC2_6_PON_EGP_95 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_95 0x35168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_95 0xE66F5168u

//! Register Reset Value
#define DESC2_6_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_95 Register DESC3_6_PON_EGP_95 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_95 0x3516C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_95 0xE66F516Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_95_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_95 Register DESC0_7_PON_EGP_95 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_95 0x35170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_95 0xE66F5170u

//! Register Reset Value
#define DESC0_7_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_95 Register DESC1_7_PON_EGP_95 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_95 0x35174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_95 0xE66F5174u

//! Register Reset Value
#define DESC1_7_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_95 Register DESC2_7_PON_EGP_95 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_95 0x35178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_95 0xE66F5178u

//! Register Reset Value
#define DESC2_7_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_95 Register DESC3_7_PON_EGP_95 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_95 0x3517C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_95 0xE66F517Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_95_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_95_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_95_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_95 Register DESC0_0_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_95 0x35200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_95 0xE66F5200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_95 Register DESC1_0_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_95 0x35204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_95 0xE66F5204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_95 Register DESC2_0_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_95 0x35208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_95 0xE66F5208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_95 Register DESC3_0_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_95 0x3520C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_95 0xE66F520Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_95_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_95 Register DESC0_1_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_95 0x35210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_95 0xE66F5210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_95 Register DESC1_1_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_95 0x35214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_95 0xE66F5214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_95 Register DESC2_1_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_95 0x35218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_95 0xE66F5218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_95 Register DESC3_1_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_95 0x3521C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_95 0xE66F521Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_95_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_95 Register DESC0_2_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_95 0x35220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_95 0xE66F5220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_95 Register DESC1_2_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_95 0x35224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_95 0xE66F5224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_95 Register DESC2_2_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_95 0x35228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_95 0xE66F5228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_95 Register DESC3_2_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_95 0x3522C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_95 0xE66F522Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_95_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_95 Register DESC0_3_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_95 0x35230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_95 0xE66F5230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_95 Register DESC1_3_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_95 0x35234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_95 0xE66F5234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_95 Register DESC2_3_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_95 0x35238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_95 0xE66F5238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_95 Register DESC3_3_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_95 0x3523C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_95 0xE66F523Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_95_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_95 Register DESC0_4_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_95 0x35240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_95 0xE66F5240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_95 Register DESC1_4_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_95 0x35244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_95 0xE66F5244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_95 Register DESC2_4_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_95 0x35248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_95 0xE66F5248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_95 Register DESC3_4_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_95 0x3524C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_95 0xE66F524Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_95_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_95 Register DESC0_5_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_95 0x35250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_95 0xE66F5250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_95 Register DESC1_5_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_95 0x35254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_95 0xE66F5254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_95 Register DESC2_5_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_95 0x35258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_95 0xE66F5258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_95 Register DESC3_5_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_95 0x3525C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_95 0xE66F525Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_95_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_95 Register DESC0_6_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_95 0x35260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_95 0xE66F5260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_95 Register DESC1_6_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_95 0x35264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_95 0xE66F5264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_95 Register DESC2_6_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_95 0x35268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_95 0xE66F5268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_95 Register DESC3_6_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_95 0x3526C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_95 0xE66F526Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_95_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_95 Register DESC0_7_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_95 0x35270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_95 0xE66F5270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_95 Register DESC1_7_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_95 0x35274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_95 0xE66F5274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_95 Register DESC2_7_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_95 0x35278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_95 0xE66F5278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_95_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_95 Register DESC3_7_PON_EGP_S_95 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_95 0x3527C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_95 0xE66F527Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_95_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_95_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_95_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_95_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_95_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_96 Register CFG_PON_EGP_96 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_96 0x35400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_96 0xE66F5400u

//! Register Reset Value
#define CFG_PON_EGP_96_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_96_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_96_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_96_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_96_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_96_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_96_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_96_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_96_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_96_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_96_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_96 Register DQPC_PON_EGP_96 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_96 0x35410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_96 0xE66F5410u

//! Register Reset Value
#define DQPC_PON_EGP_96_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_96_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_96_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_96 Register IRNCR_PON_EGP_96 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_96 0x35420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_96 0xE66F5420u

//! Register Reset Value
#define IRNCR_PON_EGP_96_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_96_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_96_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_96_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_96_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_96 Register IRNICR_PON_EGP_96 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_96 0x35424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_96 0xE66F5424u

//! Register Reset Value
#define IRNICR_PON_EGP_96_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_96_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_96_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_96 Register IRNEN_PON_EGP_96 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_96 0x35428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_96 0xE66F5428u

//! Register Reset Value
#define IRNEN_PON_EGP_96_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_96_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_96_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_96_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_96_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_96 Register DPTR_PON_EGP_96 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_96 0x35430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_96 0xE66F5430u

//! Register Reset Value
#define DPTR_PON_EGP_96_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_96_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_96_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_96_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_96_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_96_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_96_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_96_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_96_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_96_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_96_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_96 Register DESC0_0_PON_EGP_96 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_96 0x35500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_96 0xE66F5500u

//! Register Reset Value
#define DESC0_0_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_96 Register DESC1_0_PON_EGP_96 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_96 0x35504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_96 0xE66F5504u

//! Register Reset Value
#define DESC1_0_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_96 Register DESC2_0_PON_EGP_96 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_96 0x35508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_96 0xE66F5508u

//! Register Reset Value
#define DESC2_0_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_96 Register DESC3_0_PON_EGP_96 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_96 0x3550C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_96 0xE66F550Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_96_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_96 Register DESC0_1_PON_EGP_96 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_96 0x35510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_96 0xE66F5510u

//! Register Reset Value
#define DESC0_1_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_96 Register DESC1_1_PON_EGP_96 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_96 0x35514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_96 0xE66F5514u

//! Register Reset Value
#define DESC1_1_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_96 Register DESC2_1_PON_EGP_96 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_96 0x35518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_96 0xE66F5518u

//! Register Reset Value
#define DESC2_1_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_96 Register DESC3_1_PON_EGP_96 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_96 0x3551C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_96 0xE66F551Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_96_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_96 Register DESC0_2_PON_EGP_96 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_96 0x35520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_96 0xE66F5520u

//! Register Reset Value
#define DESC0_2_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_96 Register DESC1_2_PON_EGP_96 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_96 0x35524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_96 0xE66F5524u

//! Register Reset Value
#define DESC1_2_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_96 Register DESC2_2_PON_EGP_96 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_96 0x35528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_96 0xE66F5528u

//! Register Reset Value
#define DESC2_2_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_96 Register DESC3_2_PON_EGP_96 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_96 0x3552C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_96 0xE66F552Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_96_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_96 Register DESC0_3_PON_EGP_96 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_96 0x35530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_96 0xE66F5530u

//! Register Reset Value
#define DESC0_3_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_96 Register DESC1_3_PON_EGP_96 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_96 0x35534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_96 0xE66F5534u

//! Register Reset Value
#define DESC1_3_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_96 Register DESC2_3_PON_EGP_96 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_96 0x35538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_96 0xE66F5538u

//! Register Reset Value
#define DESC2_3_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_96 Register DESC3_3_PON_EGP_96 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_96 0x3553C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_96 0xE66F553Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_96_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_96 Register DESC0_4_PON_EGP_96 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_96 0x35540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_96 0xE66F5540u

//! Register Reset Value
#define DESC0_4_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_96 Register DESC1_4_PON_EGP_96 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_96 0x35544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_96 0xE66F5544u

//! Register Reset Value
#define DESC1_4_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_96 Register DESC2_4_PON_EGP_96 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_96 0x35548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_96 0xE66F5548u

//! Register Reset Value
#define DESC2_4_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_96 Register DESC3_4_PON_EGP_96 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_96 0x3554C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_96 0xE66F554Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_96_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_96 Register DESC0_5_PON_EGP_96 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_96 0x35550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_96 0xE66F5550u

//! Register Reset Value
#define DESC0_5_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_96 Register DESC1_5_PON_EGP_96 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_96 0x35554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_96 0xE66F5554u

//! Register Reset Value
#define DESC1_5_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_96 Register DESC2_5_PON_EGP_96 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_96 0x35558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_96 0xE66F5558u

//! Register Reset Value
#define DESC2_5_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_96 Register DESC3_5_PON_EGP_96 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_96 0x3555C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_96 0xE66F555Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_96_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_96 Register DESC0_6_PON_EGP_96 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_96 0x35560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_96 0xE66F5560u

//! Register Reset Value
#define DESC0_6_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_96 Register DESC1_6_PON_EGP_96 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_96 0x35564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_96 0xE66F5564u

//! Register Reset Value
#define DESC1_6_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_96 Register DESC2_6_PON_EGP_96 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_96 0x35568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_96 0xE66F5568u

//! Register Reset Value
#define DESC2_6_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_96 Register DESC3_6_PON_EGP_96 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_96 0x3556C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_96 0xE66F556Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_96_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_96 Register DESC0_7_PON_EGP_96 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_96 0x35570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_96 0xE66F5570u

//! Register Reset Value
#define DESC0_7_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_96 Register DESC1_7_PON_EGP_96 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_96 0x35574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_96 0xE66F5574u

//! Register Reset Value
#define DESC1_7_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_96 Register DESC2_7_PON_EGP_96 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_96 0x35578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_96 0xE66F5578u

//! Register Reset Value
#define DESC2_7_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_96 Register DESC3_7_PON_EGP_96 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_96 0x3557C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_96 0xE66F557Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_96_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_96_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_96_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_96 Register DESC0_0_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_96 0x35600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_96 0xE66F5600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_96 Register DESC1_0_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_96 0x35604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_96 0xE66F5604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_96 Register DESC2_0_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_96 0x35608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_96 0xE66F5608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_96 Register DESC3_0_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_96 0x3560C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_96 0xE66F560Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_96_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_96 Register DESC0_1_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_96 0x35610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_96 0xE66F5610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_96 Register DESC1_1_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_96 0x35614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_96 0xE66F5614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_96 Register DESC2_1_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_96 0x35618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_96 0xE66F5618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_96 Register DESC3_1_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_96 0x3561C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_96 0xE66F561Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_96_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_96 Register DESC0_2_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_96 0x35620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_96 0xE66F5620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_96 Register DESC1_2_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_96 0x35624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_96 0xE66F5624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_96 Register DESC2_2_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_96 0x35628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_96 0xE66F5628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_96 Register DESC3_2_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_96 0x3562C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_96 0xE66F562Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_96_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_96 Register DESC0_3_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_96 0x35630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_96 0xE66F5630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_96 Register DESC1_3_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_96 0x35634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_96 0xE66F5634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_96 Register DESC2_3_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_96 0x35638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_96 0xE66F5638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_96 Register DESC3_3_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_96 0x3563C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_96 0xE66F563Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_96_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_96 Register DESC0_4_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_96 0x35640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_96 0xE66F5640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_96 Register DESC1_4_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_96 0x35644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_96 0xE66F5644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_96 Register DESC2_4_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_96 0x35648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_96 0xE66F5648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_96 Register DESC3_4_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_96 0x3564C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_96 0xE66F564Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_96_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_96 Register DESC0_5_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_96 0x35650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_96 0xE66F5650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_96 Register DESC1_5_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_96 0x35654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_96 0xE66F5654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_96 Register DESC2_5_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_96 0x35658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_96 0xE66F5658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_96 Register DESC3_5_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_96 0x3565C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_96 0xE66F565Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_96_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_96 Register DESC0_6_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_96 0x35660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_96 0xE66F5660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_96 Register DESC1_6_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_96 0x35664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_96 0xE66F5664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_96 Register DESC2_6_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_96 0x35668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_96 0xE66F5668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_96 Register DESC3_6_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_96 0x3566C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_96 0xE66F566Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_96_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_96 Register DESC0_7_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_96 0x35670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_96 0xE66F5670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_96 Register DESC1_7_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_96 0x35674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_96 0xE66F5674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_96 Register DESC2_7_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_96 0x35678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_96 0xE66F5678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_96_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_96 Register DESC3_7_PON_EGP_S_96 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_96 0x3567C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_96 0xE66F567Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_96_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_96_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_96_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_96_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_96_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_97 Register CFG_PON_EGP_97 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_97 0x35800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_97 0xE66F5800u

//! Register Reset Value
#define CFG_PON_EGP_97_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_97_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_97_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_97_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_97_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_97_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_97_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_97_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_97_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_97_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_97_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_97 Register DQPC_PON_EGP_97 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_97 0x35810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_97 0xE66F5810u

//! Register Reset Value
#define DQPC_PON_EGP_97_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_97_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_97_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_97 Register IRNCR_PON_EGP_97 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_97 0x35820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_97 0xE66F5820u

//! Register Reset Value
#define IRNCR_PON_EGP_97_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_97_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_97_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_97_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_97_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_97 Register IRNICR_PON_EGP_97 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_97 0x35824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_97 0xE66F5824u

//! Register Reset Value
#define IRNICR_PON_EGP_97_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_97_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_97_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_97 Register IRNEN_PON_EGP_97 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_97 0x35828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_97 0xE66F5828u

//! Register Reset Value
#define IRNEN_PON_EGP_97_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_97_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_97_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_97_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_97_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_97 Register DPTR_PON_EGP_97 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_97 0x35830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_97 0xE66F5830u

//! Register Reset Value
#define DPTR_PON_EGP_97_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_97_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_97_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_97_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_97_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_97_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_97_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_97_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_97_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_97_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_97_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_97 Register DESC0_0_PON_EGP_97 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_97 0x35900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_97 0xE66F5900u

//! Register Reset Value
#define DESC0_0_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_97 Register DESC1_0_PON_EGP_97 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_97 0x35904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_97 0xE66F5904u

//! Register Reset Value
#define DESC1_0_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_97 Register DESC2_0_PON_EGP_97 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_97 0x35908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_97 0xE66F5908u

//! Register Reset Value
#define DESC2_0_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_97 Register DESC3_0_PON_EGP_97 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_97 0x3590C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_97 0xE66F590Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_97_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_97 Register DESC0_1_PON_EGP_97 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_97 0x35910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_97 0xE66F5910u

//! Register Reset Value
#define DESC0_1_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_97 Register DESC1_1_PON_EGP_97 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_97 0x35914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_97 0xE66F5914u

//! Register Reset Value
#define DESC1_1_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_97 Register DESC2_1_PON_EGP_97 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_97 0x35918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_97 0xE66F5918u

//! Register Reset Value
#define DESC2_1_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_97 Register DESC3_1_PON_EGP_97 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_97 0x3591C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_97 0xE66F591Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_97_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_97 Register DESC0_2_PON_EGP_97 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_97 0x35920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_97 0xE66F5920u

//! Register Reset Value
#define DESC0_2_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_97 Register DESC1_2_PON_EGP_97 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_97 0x35924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_97 0xE66F5924u

//! Register Reset Value
#define DESC1_2_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_97 Register DESC2_2_PON_EGP_97 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_97 0x35928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_97 0xE66F5928u

//! Register Reset Value
#define DESC2_2_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_97 Register DESC3_2_PON_EGP_97 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_97 0x3592C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_97 0xE66F592Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_97_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_97 Register DESC0_3_PON_EGP_97 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_97 0x35930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_97 0xE66F5930u

//! Register Reset Value
#define DESC0_3_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_97 Register DESC1_3_PON_EGP_97 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_97 0x35934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_97 0xE66F5934u

//! Register Reset Value
#define DESC1_3_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_97 Register DESC2_3_PON_EGP_97 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_97 0x35938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_97 0xE66F5938u

//! Register Reset Value
#define DESC2_3_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_97 Register DESC3_3_PON_EGP_97 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_97 0x3593C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_97 0xE66F593Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_97_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_97 Register DESC0_4_PON_EGP_97 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_97 0x35940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_97 0xE66F5940u

//! Register Reset Value
#define DESC0_4_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_97 Register DESC1_4_PON_EGP_97 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_97 0x35944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_97 0xE66F5944u

//! Register Reset Value
#define DESC1_4_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_97 Register DESC2_4_PON_EGP_97 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_97 0x35948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_97 0xE66F5948u

//! Register Reset Value
#define DESC2_4_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_97 Register DESC3_4_PON_EGP_97 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_97 0x3594C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_97 0xE66F594Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_97_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_97 Register DESC0_5_PON_EGP_97 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_97 0x35950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_97 0xE66F5950u

//! Register Reset Value
#define DESC0_5_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_97 Register DESC1_5_PON_EGP_97 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_97 0x35954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_97 0xE66F5954u

//! Register Reset Value
#define DESC1_5_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_97 Register DESC2_5_PON_EGP_97 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_97 0x35958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_97 0xE66F5958u

//! Register Reset Value
#define DESC2_5_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_97 Register DESC3_5_PON_EGP_97 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_97 0x3595C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_97 0xE66F595Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_97_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_97 Register DESC0_6_PON_EGP_97 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_97 0x35960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_97 0xE66F5960u

//! Register Reset Value
#define DESC0_6_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_97 Register DESC1_6_PON_EGP_97 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_97 0x35964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_97 0xE66F5964u

//! Register Reset Value
#define DESC1_6_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_97 Register DESC2_6_PON_EGP_97 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_97 0x35968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_97 0xE66F5968u

//! Register Reset Value
#define DESC2_6_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_97 Register DESC3_6_PON_EGP_97 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_97 0x3596C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_97 0xE66F596Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_97_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_97 Register DESC0_7_PON_EGP_97 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_97 0x35970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_97 0xE66F5970u

//! Register Reset Value
#define DESC0_7_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_97 Register DESC1_7_PON_EGP_97 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_97 0x35974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_97 0xE66F5974u

//! Register Reset Value
#define DESC1_7_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_97 Register DESC2_7_PON_EGP_97 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_97 0x35978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_97 0xE66F5978u

//! Register Reset Value
#define DESC2_7_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_97 Register DESC3_7_PON_EGP_97 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_97 0x3597C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_97 0xE66F597Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_97_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_97_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_97_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_97 Register DESC0_0_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_97 0x35A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_97 0xE66F5A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_97 Register DESC1_0_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_97 0x35A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_97 0xE66F5A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_97 Register DESC2_0_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_97 0x35A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_97 0xE66F5A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_97 Register DESC3_0_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_97 0x35A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_97 0xE66F5A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_97_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_97 Register DESC0_1_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_97 0x35A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_97 0xE66F5A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_97 Register DESC1_1_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_97 0x35A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_97 0xE66F5A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_97 Register DESC2_1_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_97 0x35A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_97 0xE66F5A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_97 Register DESC3_1_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_97 0x35A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_97 0xE66F5A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_97_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_97 Register DESC0_2_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_97 0x35A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_97 0xE66F5A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_97 Register DESC1_2_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_97 0x35A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_97 0xE66F5A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_97 Register DESC2_2_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_97 0x35A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_97 0xE66F5A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_97 Register DESC3_2_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_97 0x35A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_97 0xE66F5A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_97_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_97 Register DESC0_3_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_97 0x35A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_97 0xE66F5A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_97 Register DESC1_3_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_97 0x35A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_97 0xE66F5A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_97 Register DESC2_3_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_97 0x35A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_97 0xE66F5A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_97 Register DESC3_3_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_97 0x35A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_97 0xE66F5A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_97_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_97 Register DESC0_4_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_97 0x35A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_97 0xE66F5A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_97 Register DESC1_4_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_97 0x35A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_97 0xE66F5A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_97 Register DESC2_4_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_97 0x35A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_97 0xE66F5A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_97 Register DESC3_4_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_97 0x35A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_97 0xE66F5A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_97_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_97 Register DESC0_5_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_97 0x35A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_97 0xE66F5A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_97 Register DESC1_5_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_97 0x35A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_97 0xE66F5A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_97 Register DESC2_5_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_97 0x35A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_97 0xE66F5A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_97 Register DESC3_5_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_97 0x35A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_97 0xE66F5A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_97_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_97 Register DESC0_6_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_97 0x35A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_97 0xE66F5A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_97 Register DESC1_6_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_97 0x35A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_97 0xE66F5A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_97 Register DESC2_6_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_97 0x35A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_97 0xE66F5A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_97 Register DESC3_6_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_97 0x35A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_97 0xE66F5A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_97_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_97 Register DESC0_7_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_97 0x35A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_97 0xE66F5A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_97 Register DESC1_7_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_97 0x35A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_97 0xE66F5A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_97 Register DESC2_7_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_97 0x35A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_97 0xE66F5A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_97_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_97 Register DESC3_7_PON_EGP_S_97 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_97 0x35A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_97 0xE66F5A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_97_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_97_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_97_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_97_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_97_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_98 Register CFG_PON_EGP_98 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_98 0x35C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_98 0xE66F5C00u

//! Register Reset Value
#define CFG_PON_EGP_98_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_98_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_98_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_98_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_98_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_98_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_98_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_98_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_98_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_98_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_98_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_98 Register DQPC_PON_EGP_98 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_98 0x35C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_98 0xE66F5C10u

//! Register Reset Value
#define DQPC_PON_EGP_98_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_98_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_98_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_98 Register IRNCR_PON_EGP_98 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_98 0x35C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_98 0xE66F5C20u

//! Register Reset Value
#define IRNCR_PON_EGP_98_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_98_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_98_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_98_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_98_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_98 Register IRNICR_PON_EGP_98 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_98 0x35C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_98 0xE66F5C24u

//! Register Reset Value
#define IRNICR_PON_EGP_98_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_98_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_98_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_98 Register IRNEN_PON_EGP_98 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_98 0x35C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_98 0xE66F5C28u

//! Register Reset Value
#define IRNEN_PON_EGP_98_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_98_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_98_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_98_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_98_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_98 Register DPTR_PON_EGP_98 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_98 0x35C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_98 0xE66F5C30u

//! Register Reset Value
#define DPTR_PON_EGP_98_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_98_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_98_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_98_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_98_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_98_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_98_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_98_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_98_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_98_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_98_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_98 Register DESC0_0_PON_EGP_98 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_98 0x35D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_98 0xE66F5D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_98 Register DESC1_0_PON_EGP_98 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_98 0x35D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_98 0xE66F5D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_98 Register DESC2_0_PON_EGP_98 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_98 0x35D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_98 0xE66F5D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_98 Register DESC3_0_PON_EGP_98 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_98 0x35D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_98 0xE66F5D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_98_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_98 Register DESC0_1_PON_EGP_98 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_98 0x35D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_98 0xE66F5D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_98 Register DESC1_1_PON_EGP_98 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_98 0x35D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_98 0xE66F5D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_98 Register DESC2_1_PON_EGP_98 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_98 0x35D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_98 0xE66F5D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_98 Register DESC3_1_PON_EGP_98 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_98 0x35D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_98 0xE66F5D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_98_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_98 Register DESC0_2_PON_EGP_98 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_98 0x35D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_98 0xE66F5D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_98 Register DESC1_2_PON_EGP_98 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_98 0x35D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_98 0xE66F5D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_98 Register DESC2_2_PON_EGP_98 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_98 0x35D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_98 0xE66F5D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_98 Register DESC3_2_PON_EGP_98 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_98 0x35D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_98 0xE66F5D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_98_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_98 Register DESC0_3_PON_EGP_98 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_98 0x35D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_98 0xE66F5D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_98 Register DESC1_3_PON_EGP_98 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_98 0x35D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_98 0xE66F5D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_98 Register DESC2_3_PON_EGP_98 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_98 0x35D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_98 0xE66F5D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_98 Register DESC3_3_PON_EGP_98 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_98 0x35D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_98 0xE66F5D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_98_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_98 Register DESC0_4_PON_EGP_98 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_98 0x35D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_98 0xE66F5D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_98 Register DESC1_4_PON_EGP_98 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_98 0x35D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_98 0xE66F5D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_98 Register DESC2_4_PON_EGP_98 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_98 0x35D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_98 0xE66F5D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_98 Register DESC3_4_PON_EGP_98 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_98 0x35D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_98 0xE66F5D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_98_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_98 Register DESC0_5_PON_EGP_98 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_98 0x35D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_98 0xE66F5D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_98 Register DESC1_5_PON_EGP_98 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_98 0x35D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_98 0xE66F5D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_98 Register DESC2_5_PON_EGP_98 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_98 0x35D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_98 0xE66F5D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_98 Register DESC3_5_PON_EGP_98 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_98 0x35D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_98 0xE66F5D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_98_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_98 Register DESC0_6_PON_EGP_98 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_98 0x35D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_98 0xE66F5D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_98 Register DESC1_6_PON_EGP_98 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_98 0x35D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_98 0xE66F5D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_98 Register DESC2_6_PON_EGP_98 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_98 0x35D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_98 0xE66F5D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_98 Register DESC3_6_PON_EGP_98 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_98 0x35D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_98 0xE66F5D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_98_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_98 Register DESC0_7_PON_EGP_98 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_98 0x35D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_98 0xE66F5D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_98 Register DESC1_7_PON_EGP_98 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_98 0x35D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_98 0xE66F5D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_98 Register DESC2_7_PON_EGP_98 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_98 0x35D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_98 0xE66F5D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_98 Register DESC3_7_PON_EGP_98 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_98 0x35D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_98 0xE66F5D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_98_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_98_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_98_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_98 Register DESC0_0_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_98 0x35E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_98 0xE66F5E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_98 Register DESC1_0_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_98 0x35E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_98 0xE66F5E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_98 Register DESC2_0_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_98 0x35E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_98 0xE66F5E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_98 Register DESC3_0_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_98 0x35E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_98 0xE66F5E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_98_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_98 Register DESC0_1_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_98 0x35E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_98 0xE66F5E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_98 Register DESC1_1_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_98 0x35E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_98 0xE66F5E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_98 Register DESC2_1_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_98 0x35E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_98 0xE66F5E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_98 Register DESC3_1_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_98 0x35E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_98 0xE66F5E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_98_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_98 Register DESC0_2_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_98 0x35E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_98 0xE66F5E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_98 Register DESC1_2_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_98 0x35E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_98 0xE66F5E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_98 Register DESC2_2_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_98 0x35E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_98 0xE66F5E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_98 Register DESC3_2_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_98 0x35E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_98 0xE66F5E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_98_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_98 Register DESC0_3_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_98 0x35E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_98 0xE66F5E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_98 Register DESC1_3_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_98 0x35E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_98 0xE66F5E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_98 Register DESC2_3_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_98 0x35E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_98 0xE66F5E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_98 Register DESC3_3_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_98 0x35E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_98 0xE66F5E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_98_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_98 Register DESC0_4_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_98 0x35E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_98 0xE66F5E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_98 Register DESC1_4_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_98 0x35E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_98 0xE66F5E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_98 Register DESC2_4_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_98 0x35E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_98 0xE66F5E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_98 Register DESC3_4_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_98 0x35E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_98 0xE66F5E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_98_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_98 Register DESC0_5_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_98 0x35E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_98 0xE66F5E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_98 Register DESC1_5_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_98 0x35E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_98 0xE66F5E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_98 Register DESC2_5_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_98 0x35E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_98 0xE66F5E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_98 Register DESC3_5_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_98 0x35E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_98 0xE66F5E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_98_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_98 Register DESC0_6_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_98 0x35E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_98 0xE66F5E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_98 Register DESC1_6_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_98 0x35E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_98 0xE66F5E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_98 Register DESC2_6_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_98 0x35E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_98 0xE66F5E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_98 Register DESC3_6_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_98 0x35E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_98 0xE66F5E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_98_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_98 Register DESC0_7_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_98 0x35E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_98 0xE66F5E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_98 Register DESC1_7_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_98 0x35E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_98 0xE66F5E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_98 Register DESC2_7_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_98 0x35E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_98 0xE66F5E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_98_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_98 Register DESC3_7_PON_EGP_S_98 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_98 0x35E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_98 0xE66F5E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_98_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_98_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_98_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_98_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_98_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_99 Register CFG_PON_EGP_99 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_99 0x36000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_99 0xE66F6000u

//! Register Reset Value
#define CFG_PON_EGP_99_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_99_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_99_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_99_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_99_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_99_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_99_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_99_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_99_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_99_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_99_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_99 Register DQPC_PON_EGP_99 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_99 0x36010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_99 0xE66F6010u

//! Register Reset Value
#define DQPC_PON_EGP_99_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_99_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_99_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_99 Register IRNCR_PON_EGP_99 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_99 0x36020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_99 0xE66F6020u

//! Register Reset Value
#define IRNCR_PON_EGP_99_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_99_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_99_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_99_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_99_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_99 Register IRNICR_PON_EGP_99 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_99 0x36024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_99 0xE66F6024u

//! Register Reset Value
#define IRNICR_PON_EGP_99_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_99_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_99_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_99 Register IRNEN_PON_EGP_99 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_99 0x36028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_99 0xE66F6028u

//! Register Reset Value
#define IRNEN_PON_EGP_99_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_99_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_99_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_99_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_99_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_99 Register DPTR_PON_EGP_99 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_99 0x36030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_99 0xE66F6030u

//! Register Reset Value
#define DPTR_PON_EGP_99_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_99_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_99_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_99_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_99_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_99_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_99_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_99_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_99_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_99_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_99_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_99 Register DESC0_0_PON_EGP_99 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_99 0x36100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_99 0xE66F6100u

//! Register Reset Value
#define DESC0_0_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_99 Register DESC1_0_PON_EGP_99 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_99 0x36104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_99 0xE66F6104u

//! Register Reset Value
#define DESC1_0_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_99 Register DESC2_0_PON_EGP_99 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_99 0x36108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_99 0xE66F6108u

//! Register Reset Value
#define DESC2_0_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_99 Register DESC3_0_PON_EGP_99 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_99 0x3610C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_99 0xE66F610Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_99_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_99 Register DESC0_1_PON_EGP_99 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_99 0x36110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_99 0xE66F6110u

//! Register Reset Value
#define DESC0_1_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_99 Register DESC1_1_PON_EGP_99 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_99 0x36114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_99 0xE66F6114u

//! Register Reset Value
#define DESC1_1_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_99 Register DESC2_1_PON_EGP_99 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_99 0x36118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_99 0xE66F6118u

//! Register Reset Value
#define DESC2_1_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_99 Register DESC3_1_PON_EGP_99 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_99 0x3611C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_99 0xE66F611Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_99_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_99 Register DESC0_2_PON_EGP_99 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_99 0x36120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_99 0xE66F6120u

//! Register Reset Value
#define DESC0_2_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_99 Register DESC1_2_PON_EGP_99 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_99 0x36124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_99 0xE66F6124u

//! Register Reset Value
#define DESC1_2_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_99 Register DESC2_2_PON_EGP_99 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_99 0x36128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_99 0xE66F6128u

//! Register Reset Value
#define DESC2_2_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_99 Register DESC3_2_PON_EGP_99 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_99 0x3612C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_99 0xE66F612Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_99_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_99 Register DESC0_3_PON_EGP_99 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_99 0x36130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_99 0xE66F6130u

//! Register Reset Value
#define DESC0_3_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_99 Register DESC1_3_PON_EGP_99 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_99 0x36134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_99 0xE66F6134u

//! Register Reset Value
#define DESC1_3_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_99 Register DESC2_3_PON_EGP_99 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_99 0x36138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_99 0xE66F6138u

//! Register Reset Value
#define DESC2_3_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_99 Register DESC3_3_PON_EGP_99 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_99 0x3613C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_99 0xE66F613Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_99_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_99 Register DESC0_4_PON_EGP_99 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_99 0x36140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_99 0xE66F6140u

//! Register Reset Value
#define DESC0_4_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_99 Register DESC1_4_PON_EGP_99 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_99 0x36144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_99 0xE66F6144u

//! Register Reset Value
#define DESC1_4_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_99 Register DESC2_4_PON_EGP_99 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_99 0x36148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_99 0xE66F6148u

//! Register Reset Value
#define DESC2_4_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_99 Register DESC3_4_PON_EGP_99 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_99 0x3614C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_99 0xE66F614Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_99_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_99 Register DESC0_5_PON_EGP_99 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_99 0x36150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_99 0xE66F6150u

//! Register Reset Value
#define DESC0_5_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_99 Register DESC1_5_PON_EGP_99 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_99 0x36154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_99 0xE66F6154u

//! Register Reset Value
#define DESC1_5_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_99 Register DESC2_5_PON_EGP_99 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_99 0x36158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_99 0xE66F6158u

//! Register Reset Value
#define DESC2_5_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_99 Register DESC3_5_PON_EGP_99 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_99 0x3615C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_99 0xE66F615Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_99_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_99 Register DESC0_6_PON_EGP_99 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_99 0x36160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_99 0xE66F6160u

//! Register Reset Value
#define DESC0_6_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_99 Register DESC1_6_PON_EGP_99 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_99 0x36164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_99 0xE66F6164u

//! Register Reset Value
#define DESC1_6_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_99 Register DESC2_6_PON_EGP_99 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_99 0x36168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_99 0xE66F6168u

//! Register Reset Value
#define DESC2_6_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_99 Register DESC3_6_PON_EGP_99 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_99 0x3616C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_99 0xE66F616Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_99_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_99 Register DESC0_7_PON_EGP_99 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_99 0x36170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_99 0xE66F6170u

//! Register Reset Value
#define DESC0_7_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_99 Register DESC1_7_PON_EGP_99 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_99 0x36174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_99 0xE66F6174u

//! Register Reset Value
#define DESC1_7_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_99 Register DESC2_7_PON_EGP_99 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_99 0x36178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_99 0xE66F6178u

//! Register Reset Value
#define DESC2_7_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_99 Register DESC3_7_PON_EGP_99 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_99 0x3617C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_99 0xE66F617Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_99_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_99_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_99_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_99 Register DESC0_0_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_99 0x36200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_99 0xE66F6200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_99 Register DESC1_0_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_99 0x36204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_99 0xE66F6204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_99 Register DESC2_0_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_99 0x36208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_99 0xE66F6208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_99 Register DESC3_0_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_99 0x3620C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_99 0xE66F620Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_99_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_99 Register DESC0_1_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_99 0x36210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_99 0xE66F6210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_99 Register DESC1_1_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_99 0x36214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_99 0xE66F6214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_99 Register DESC2_1_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_99 0x36218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_99 0xE66F6218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_99 Register DESC3_1_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_99 0x3621C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_99 0xE66F621Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_99_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_99 Register DESC0_2_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_99 0x36220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_99 0xE66F6220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_99 Register DESC1_2_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_99 0x36224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_99 0xE66F6224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_99 Register DESC2_2_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_99 0x36228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_99 0xE66F6228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_99 Register DESC3_2_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_99 0x3622C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_99 0xE66F622Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_99_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_99 Register DESC0_3_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_99 0x36230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_99 0xE66F6230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_99 Register DESC1_3_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_99 0x36234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_99 0xE66F6234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_99 Register DESC2_3_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_99 0x36238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_99 0xE66F6238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_99 Register DESC3_3_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_99 0x3623C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_99 0xE66F623Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_99_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_99 Register DESC0_4_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_99 0x36240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_99 0xE66F6240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_99 Register DESC1_4_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_99 0x36244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_99 0xE66F6244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_99 Register DESC2_4_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_99 0x36248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_99 0xE66F6248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_99 Register DESC3_4_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_99 0x3624C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_99 0xE66F624Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_99_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_99 Register DESC0_5_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_99 0x36250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_99 0xE66F6250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_99 Register DESC1_5_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_99 0x36254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_99 0xE66F6254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_99 Register DESC2_5_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_99 0x36258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_99 0xE66F6258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_99 Register DESC3_5_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_99 0x3625C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_99 0xE66F625Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_99_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_99 Register DESC0_6_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_99 0x36260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_99 0xE66F6260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_99 Register DESC1_6_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_99 0x36264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_99 0xE66F6264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_99 Register DESC2_6_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_99 0x36268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_99 0xE66F6268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_99 Register DESC3_6_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_99 0x3626C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_99 0xE66F626Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_99_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_99 Register DESC0_7_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_99 0x36270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_99 0xE66F6270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_99 Register DESC1_7_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_99 0x36274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_99 0xE66F6274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_99 Register DESC2_7_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_99 0x36278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_99 0xE66F6278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_99_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_99 Register DESC3_7_PON_EGP_S_99 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_99 0x3627C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_99 0xE66F627Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_99_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_99_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_99_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_99_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_99_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_100 Register CFG_PON_EGP_100 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_100 0x36400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_100 0xE66F6400u

//! Register Reset Value
#define CFG_PON_EGP_100_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_100_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_100_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_100_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_100_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_100_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_100_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_100_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_100_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_100_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_100_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_100 Register DQPC_PON_EGP_100 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_100 0x36410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_100 0xE66F6410u

//! Register Reset Value
#define DQPC_PON_EGP_100_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_100_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_100_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_100 Register IRNCR_PON_EGP_100 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_100 0x36420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_100 0xE66F6420u

//! Register Reset Value
#define IRNCR_PON_EGP_100_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_100_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_100_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_100_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_100_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_100 Register IRNICR_PON_EGP_100 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_100 0x36424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_100 0xE66F6424u

//! Register Reset Value
#define IRNICR_PON_EGP_100_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_100_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_100_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_100 Register IRNEN_PON_EGP_100 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_100 0x36428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_100 0xE66F6428u

//! Register Reset Value
#define IRNEN_PON_EGP_100_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_100_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_100_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_100_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_100_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_100 Register DPTR_PON_EGP_100 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_100 0x36430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_100 0xE66F6430u

//! Register Reset Value
#define DPTR_PON_EGP_100_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_100_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_100_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_100_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_100_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_100_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_100_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_100_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_100_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_100_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_100_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_100 Register DESC0_0_PON_EGP_100 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_100 0x36500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_100 0xE66F6500u

//! Register Reset Value
#define DESC0_0_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_100 Register DESC1_0_PON_EGP_100 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_100 0x36504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_100 0xE66F6504u

//! Register Reset Value
#define DESC1_0_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_100 Register DESC2_0_PON_EGP_100 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_100 0x36508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_100 0xE66F6508u

//! Register Reset Value
#define DESC2_0_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_100 Register DESC3_0_PON_EGP_100 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_100 0x3650C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_100 0xE66F650Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_100_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_100 Register DESC0_1_PON_EGP_100 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_100 0x36510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_100 0xE66F6510u

//! Register Reset Value
#define DESC0_1_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_100 Register DESC1_1_PON_EGP_100 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_100 0x36514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_100 0xE66F6514u

//! Register Reset Value
#define DESC1_1_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_100 Register DESC2_1_PON_EGP_100 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_100 0x36518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_100 0xE66F6518u

//! Register Reset Value
#define DESC2_1_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_100 Register DESC3_1_PON_EGP_100 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_100 0x3651C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_100 0xE66F651Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_100_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_100 Register DESC0_2_PON_EGP_100 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_100 0x36520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_100 0xE66F6520u

//! Register Reset Value
#define DESC0_2_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_100 Register DESC1_2_PON_EGP_100 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_100 0x36524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_100 0xE66F6524u

//! Register Reset Value
#define DESC1_2_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_100 Register DESC2_2_PON_EGP_100 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_100 0x36528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_100 0xE66F6528u

//! Register Reset Value
#define DESC2_2_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_100 Register DESC3_2_PON_EGP_100 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_100 0x3652C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_100 0xE66F652Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_100_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_100 Register DESC0_3_PON_EGP_100 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_100 0x36530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_100 0xE66F6530u

//! Register Reset Value
#define DESC0_3_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_100 Register DESC1_3_PON_EGP_100 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_100 0x36534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_100 0xE66F6534u

//! Register Reset Value
#define DESC1_3_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_100 Register DESC2_3_PON_EGP_100 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_100 0x36538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_100 0xE66F6538u

//! Register Reset Value
#define DESC2_3_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_100 Register DESC3_3_PON_EGP_100 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_100 0x3653C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_100 0xE66F653Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_100_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_100 Register DESC0_4_PON_EGP_100 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_100 0x36540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_100 0xE66F6540u

//! Register Reset Value
#define DESC0_4_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_100 Register DESC1_4_PON_EGP_100 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_100 0x36544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_100 0xE66F6544u

//! Register Reset Value
#define DESC1_4_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_100 Register DESC2_4_PON_EGP_100 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_100 0x36548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_100 0xE66F6548u

//! Register Reset Value
#define DESC2_4_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_100 Register DESC3_4_PON_EGP_100 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_100 0x3654C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_100 0xE66F654Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_100_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_100 Register DESC0_5_PON_EGP_100 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_100 0x36550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_100 0xE66F6550u

//! Register Reset Value
#define DESC0_5_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_100 Register DESC1_5_PON_EGP_100 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_100 0x36554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_100 0xE66F6554u

//! Register Reset Value
#define DESC1_5_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_100 Register DESC2_5_PON_EGP_100 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_100 0x36558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_100 0xE66F6558u

//! Register Reset Value
#define DESC2_5_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_100 Register DESC3_5_PON_EGP_100 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_100 0x3655C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_100 0xE66F655Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_100_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_100 Register DESC0_6_PON_EGP_100 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_100 0x36560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_100 0xE66F6560u

//! Register Reset Value
#define DESC0_6_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_100 Register DESC1_6_PON_EGP_100 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_100 0x36564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_100 0xE66F6564u

//! Register Reset Value
#define DESC1_6_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_100 Register DESC2_6_PON_EGP_100 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_100 0x36568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_100 0xE66F6568u

//! Register Reset Value
#define DESC2_6_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_100 Register DESC3_6_PON_EGP_100 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_100 0x3656C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_100 0xE66F656Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_100_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_100 Register DESC0_7_PON_EGP_100 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_100 0x36570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_100 0xE66F6570u

//! Register Reset Value
#define DESC0_7_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_100 Register DESC1_7_PON_EGP_100 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_100 0x36574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_100 0xE66F6574u

//! Register Reset Value
#define DESC1_7_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_100 Register DESC2_7_PON_EGP_100 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_100 0x36578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_100 0xE66F6578u

//! Register Reset Value
#define DESC2_7_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_100 Register DESC3_7_PON_EGP_100 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_100 0x3657C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_100 0xE66F657Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_100_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_100_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_100_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_100 Register DESC0_0_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_100 0x36600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_100 0xE66F6600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_100 Register DESC1_0_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_100 0x36604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_100 0xE66F6604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_100 Register DESC2_0_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_100 0x36608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_100 0xE66F6608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_100 Register DESC3_0_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_100 0x3660C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_100 0xE66F660Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_100_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_100 Register DESC0_1_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_100 0x36610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_100 0xE66F6610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_100 Register DESC1_1_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_100 0x36614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_100 0xE66F6614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_100 Register DESC2_1_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_100 0x36618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_100 0xE66F6618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_100 Register DESC3_1_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_100 0x3661C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_100 0xE66F661Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_100_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_100 Register DESC0_2_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_100 0x36620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_100 0xE66F6620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_100 Register DESC1_2_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_100 0x36624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_100 0xE66F6624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_100 Register DESC2_2_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_100 0x36628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_100 0xE66F6628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_100 Register DESC3_2_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_100 0x3662C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_100 0xE66F662Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_100_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_100 Register DESC0_3_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_100 0x36630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_100 0xE66F6630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_100 Register DESC1_3_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_100 0x36634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_100 0xE66F6634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_100 Register DESC2_3_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_100 0x36638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_100 0xE66F6638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_100 Register DESC3_3_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_100 0x3663C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_100 0xE66F663Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_100_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_100 Register DESC0_4_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_100 0x36640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_100 0xE66F6640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_100 Register DESC1_4_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_100 0x36644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_100 0xE66F6644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_100 Register DESC2_4_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_100 0x36648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_100 0xE66F6648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_100 Register DESC3_4_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_100 0x3664C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_100 0xE66F664Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_100_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_100 Register DESC0_5_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_100 0x36650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_100 0xE66F6650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_100 Register DESC1_5_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_100 0x36654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_100 0xE66F6654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_100 Register DESC2_5_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_100 0x36658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_100 0xE66F6658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_100 Register DESC3_5_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_100 0x3665C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_100 0xE66F665Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_100_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_100 Register DESC0_6_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_100 0x36660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_100 0xE66F6660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_100 Register DESC1_6_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_100 0x36664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_100 0xE66F6664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_100 Register DESC2_6_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_100 0x36668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_100 0xE66F6668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_100 Register DESC3_6_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_100 0x3666C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_100 0xE66F666Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_100_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_100 Register DESC0_7_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_100 0x36670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_100 0xE66F6670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_100 Register DESC1_7_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_100 0x36674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_100 0xE66F6674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_100 Register DESC2_7_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_100 0x36678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_100 0xE66F6678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_100_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_100 Register DESC3_7_PON_EGP_S_100 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_100 0x3667C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_100 0xE66F667Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_100_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_100_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_100_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_100_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_100_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_101 Register CFG_PON_EGP_101 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_101 0x36800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_101 0xE66F6800u

//! Register Reset Value
#define CFG_PON_EGP_101_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_101_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_101_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_101_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_101_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_101_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_101_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_101_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_101_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_101_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_101_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_101 Register DQPC_PON_EGP_101 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_101 0x36810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_101 0xE66F6810u

//! Register Reset Value
#define DQPC_PON_EGP_101_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_101_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_101_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_101 Register IRNCR_PON_EGP_101 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_101 0x36820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_101 0xE66F6820u

//! Register Reset Value
#define IRNCR_PON_EGP_101_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_101_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_101_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_101_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_101_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_101 Register IRNICR_PON_EGP_101 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_101 0x36824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_101 0xE66F6824u

//! Register Reset Value
#define IRNICR_PON_EGP_101_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_101_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_101_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_101 Register IRNEN_PON_EGP_101 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_101 0x36828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_101 0xE66F6828u

//! Register Reset Value
#define IRNEN_PON_EGP_101_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_101_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_101_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_101_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_101_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_101 Register DPTR_PON_EGP_101 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_101 0x36830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_101 0xE66F6830u

//! Register Reset Value
#define DPTR_PON_EGP_101_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_101_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_101_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_101_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_101_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_101_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_101_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_101_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_101_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_101_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_101_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_101 Register DESC0_0_PON_EGP_101 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_101 0x36900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_101 0xE66F6900u

//! Register Reset Value
#define DESC0_0_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_101 Register DESC1_0_PON_EGP_101 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_101 0x36904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_101 0xE66F6904u

//! Register Reset Value
#define DESC1_0_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_101 Register DESC2_0_PON_EGP_101 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_101 0x36908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_101 0xE66F6908u

//! Register Reset Value
#define DESC2_0_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_101 Register DESC3_0_PON_EGP_101 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_101 0x3690C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_101 0xE66F690Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_101_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_101 Register DESC0_1_PON_EGP_101 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_101 0x36910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_101 0xE66F6910u

//! Register Reset Value
#define DESC0_1_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_101 Register DESC1_1_PON_EGP_101 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_101 0x36914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_101 0xE66F6914u

//! Register Reset Value
#define DESC1_1_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_101 Register DESC2_1_PON_EGP_101 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_101 0x36918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_101 0xE66F6918u

//! Register Reset Value
#define DESC2_1_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_101 Register DESC3_1_PON_EGP_101 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_101 0x3691C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_101 0xE66F691Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_101_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_101 Register DESC0_2_PON_EGP_101 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_101 0x36920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_101 0xE66F6920u

//! Register Reset Value
#define DESC0_2_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_101 Register DESC1_2_PON_EGP_101 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_101 0x36924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_101 0xE66F6924u

//! Register Reset Value
#define DESC1_2_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_101 Register DESC2_2_PON_EGP_101 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_101 0x36928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_101 0xE66F6928u

//! Register Reset Value
#define DESC2_2_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_101 Register DESC3_2_PON_EGP_101 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_101 0x3692C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_101 0xE66F692Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_101_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_101 Register DESC0_3_PON_EGP_101 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_101 0x36930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_101 0xE66F6930u

//! Register Reset Value
#define DESC0_3_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_101 Register DESC1_3_PON_EGP_101 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_101 0x36934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_101 0xE66F6934u

//! Register Reset Value
#define DESC1_3_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_101 Register DESC2_3_PON_EGP_101 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_101 0x36938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_101 0xE66F6938u

//! Register Reset Value
#define DESC2_3_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_101 Register DESC3_3_PON_EGP_101 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_101 0x3693C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_101 0xE66F693Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_101_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_101 Register DESC0_4_PON_EGP_101 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_101 0x36940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_101 0xE66F6940u

//! Register Reset Value
#define DESC0_4_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_101 Register DESC1_4_PON_EGP_101 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_101 0x36944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_101 0xE66F6944u

//! Register Reset Value
#define DESC1_4_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_101 Register DESC2_4_PON_EGP_101 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_101 0x36948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_101 0xE66F6948u

//! Register Reset Value
#define DESC2_4_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_101 Register DESC3_4_PON_EGP_101 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_101 0x3694C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_101 0xE66F694Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_101_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_101 Register DESC0_5_PON_EGP_101 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_101 0x36950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_101 0xE66F6950u

//! Register Reset Value
#define DESC0_5_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_101 Register DESC1_5_PON_EGP_101 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_101 0x36954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_101 0xE66F6954u

//! Register Reset Value
#define DESC1_5_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_101 Register DESC2_5_PON_EGP_101 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_101 0x36958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_101 0xE66F6958u

//! Register Reset Value
#define DESC2_5_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_101 Register DESC3_5_PON_EGP_101 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_101 0x3695C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_101 0xE66F695Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_101_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_101 Register DESC0_6_PON_EGP_101 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_101 0x36960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_101 0xE66F6960u

//! Register Reset Value
#define DESC0_6_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_101 Register DESC1_6_PON_EGP_101 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_101 0x36964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_101 0xE66F6964u

//! Register Reset Value
#define DESC1_6_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_101 Register DESC2_6_PON_EGP_101 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_101 0x36968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_101 0xE66F6968u

//! Register Reset Value
#define DESC2_6_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_101 Register DESC3_6_PON_EGP_101 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_101 0x3696C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_101 0xE66F696Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_101_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_101 Register DESC0_7_PON_EGP_101 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_101 0x36970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_101 0xE66F6970u

//! Register Reset Value
#define DESC0_7_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_101 Register DESC1_7_PON_EGP_101 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_101 0x36974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_101 0xE66F6974u

//! Register Reset Value
#define DESC1_7_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_101 Register DESC2_7_PON_EGP_101 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_101 0x36978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_101 0xE66F6978u

//! Register Reset Value
#define DESC2_7_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_101 Register DESC3_7_PON_EGP_101 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_101 0x3697C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_101 0xE66F697Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_101_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_101_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_101_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_101 Register DESC0_0_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_101 0x36A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_101 0xE66F6A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_101 Register DESC1_0_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_101 0x36A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_101 0xE66F6A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_101 Register DESC2_0_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_101 0x36A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_101 0xE66F6A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_101 Register DESC3_0_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_101 0x36A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_101 0xE66F6A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_101_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_101 Register DESC0_1_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_101 0x36A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_101 0xE66F6A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_101 Register DESC1_1_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_101 0x36A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_101 0xE66F6A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_101 Register DESC2_1_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_101 0x36A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_101 0xE66F6A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_101 Register DESC3_1_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_101 0x36A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_101 0xE66F6A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_101_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_101 Register DESC0_2_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_101 0x36A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_101 0xE66F6A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_101 Register DESC1_2_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_101 0x36A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_101 0xE66F6A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_101 Register DESC2_2_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_101 0x36A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_101 0xE66F6A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_101 Register DESC3_2_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_101 0x36A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_101 0xE66F6A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_101_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_101 Register DESC0_3_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_101 0x36A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_101 0xE66F6A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_101 Register DESC1_3_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_101 0x36A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_101 0xE66F6A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_101 Register DESC2_3_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_101 0x36A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_101 0xE66F6A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_101 Register DESC3_3_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_101 0x36A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_101 0xE66F6A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_101_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_101 Register DESC0_4_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_101 0x36A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_101 0xE66F6A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_101 Register DESC1_4_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_101 0x36A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_101 0xE66F6A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_101 Register DESC2_4_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_101 0x36A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_101 0xE66F6A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_101 Register DESC3_4_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_101 0x36A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_101 0xE66F6A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_101_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_101 Register DESC0_5_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_101 0x36A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_101 0xE66F6A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_101 Register DESC1_5_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_101 0x36A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_101 0xE66F6A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_101 Register DESC2_5_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_101 0x36A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_101 0xE66F6A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_101 Register DESC3_5_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_101 0x36A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_101 0xE66F6A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_101_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_101 Register DESC0_6_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_101 0x36A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_101 0xE66F6A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_101 Register DESC1_6_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_101 0x36A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_101 0xE66F6A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_101 Register DESC2_6_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_101 0x36A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_101 0xE66F6A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_101 Register DESC3_6_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_101 0x36A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_101 0xE66F6A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_101_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_101 Register DESC0_7_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_101 0x36A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_101 0xE66F6A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_101 Register DESC1_7_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_101 0x36A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_101 0xE66F6A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_101 Register DESC2_7_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_101 0x36A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_101 0xE66F6A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_101_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_101 Register DESC3_7_PON_EGP_S_101 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_101 0x36A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_101 0xE66F6A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_101_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_101_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_101_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_101_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_101_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_102 Register CFG_PON_EGP_102 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_102 0x36C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_102 0xE66F6C00u

//! Register Reset Value
#define CFG_PON_EGP_102_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_102_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_102_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_102_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_102_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_102_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_102_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_102_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_102_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_102_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_102_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_102 Register DQPC_PON_EGP_102 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_102 0x36C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_102 0xE66F6C10u

//! Register Reset Value
#define DQPC_PON_EGP_102_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_102_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_102_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_102 Register IRNCR_PON_EGP_102 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_102 0x36C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_102 0xE66F6C20u

//! Register Reset Value
#define IRNCR_PON_EGP_102_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_102_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_102_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_102_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_102_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_102 Register IRNICR_PON_EGP_102 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_102 0x36C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_102 0xE66F6C24u

//! Register Reset Value
#define IRNICR_PON_EGP_102_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_102_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_102_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_102 Register IRNEN_PON_EGP_102 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_102 0x36C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_102 0xE66F6C28u

//! Register Reset Value
#define IRNEN_PON_EGP_102_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_102_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_102_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_102_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_102_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_102 Register DPTR_PON_EGP_102 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_102 0x36C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_102 0xE66F6C30u

//! Register Reset Value
#define DPTR_PON_EGP_102_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_102_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_102_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_102_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_102_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_102_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_102_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_102_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_102_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_102_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_102_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_102 Register DESC0_0_PON_EGP_102 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_102 0x36D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_102 0xE66F6D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_102 Register DESC1_0_PON_EGP_102 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_102 0x36D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_102 0xE66F6D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_102 Register DESC2_0_PON_EGP_102 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_102 0x36D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_102 0xE66F6D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_102 Register DESC3_0_PON_EGP_102 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_102 0x36D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_102 0xE66F6D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_102_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_102 Register DESC0_1_PON_EGP_102 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_102 0x36D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_102 0xE66F6D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_102 Register DESC1_1_PON_EGP_102 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_102 0x36D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_102 0xE66F6D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_102 Register DESC2_1_PON_EGP_102 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_102 0x36D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_102 0xE66F6D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_102 Register DESC3_1_PON_EGP_102 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_102 0x36D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_102 0xE66F6D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_102_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_102 Register DESC0_2_PON_EGP_102 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_102 0x36D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_102 0xE66F6D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_102 Register DESC1_2_PON_EGP_102 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_102 0x36D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_102 0xE66F6D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_102 Register DESC2_2_PON_EGP_102 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_102 0x36D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_102 0xE66F6D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_102 Register DESC3_2_PON_EGP_102 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_102 0x36D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_102 0xE66F6D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_102_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_102 Register DESC0_3_PON_EGP_102 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_102 0x36D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_102 0xE66F6D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_102 Register DESC1_3_PON_EGP_102 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_102 0x36D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_102 0xE66F6D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_102 Register DESC2_3_PON_EGP_102 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_102 0x36D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_102 0xE66F6D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_102 Register DESC3_3_PON_EGP_102 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_102 0x36D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_102 0xE66F6D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_102_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_102 Register DESC0_4_PON_EGP_102 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_102 0x36D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_102 0xE66F6D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_102 Register DESC1_4_PON_EGP_102 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_102 0x36D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_102 0xE66F6D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_102 Register DESC2_4_PON_EGP_102 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_102 0x36D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_102 0xE66F6D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_102 Register DESC3_4_PON_EGP_102 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_102 0x36D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_102 0xE66F6D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_102_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_102 Register DESC0_5_PON_EGP_102 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_102 0x36D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_102 0xE66F6D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_102 Register DESC1_5_PON_EGP_102 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_102 0x36D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_102 0xE66F6D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_102 Register DESC2_5_PON_EGP_102 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_102 0x36D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_102 0xE66F6D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_102 Register DESC3_5_PON_EGP_102 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_102 0x36D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_102 0xE66F6D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_102_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_102 Register DESC0_6_PON_EGP_102 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_102 0x36D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_102 0xE66F6D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_102 Register DESC1_6_PON_EGP_102 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_102 0x36D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_102 0xE66F6D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_102 Register DESC2_6_PON_EGP_102 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_102 0x36D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_102 0xE66F6D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_102 Register DESC3_6_PON_EGP_102 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_102 0x36D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_102 0xE66F6D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_102_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_102 Register DESC0_7_PON_EGP_102 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_102 0x36D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_102 0xE66F6D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_102 Register DESC1_7_PON_EGP_102 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_102 0x36D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_102 0xE66F6D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_102 Register DESC2_7_PON_EGP_102 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_102 0x36D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_102 0xE66F6D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_102 Register DESC3_7_PON_EGP_102 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_102 0x36D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_102 0xE66F6D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_102_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_102_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_102_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_102 Register DESC0_0_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_102 0x36E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_102 0xE66F6E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_102 Register DESC1_0_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_102 0x36E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_102 0xE66F6E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_102 Register DESC2_0_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_102 0x36E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_102 0xE66F6E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_102 Register DESC3_0_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_102 0x36E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_102 0xE66F6E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_102_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_102 Register DESC0_1_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_102 0x36E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_102 0xE66F6E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_102 Register DESC1_1_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_102 0x36E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_102 0xE66F6E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_102 Register DESC2_1_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_102 0x36E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_102 0xE66F6E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_102 Register DESC3_1_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_102 0x36E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_102 0xE66F6E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_102_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_102 Register DESC0_2_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_102 0x36E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_102 0xE66F6E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_102 Register DESC1_2_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_102 0x36E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_102 0xE66F6E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_102 Register DESC2_2_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_102 0x36E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_102 0xE66F6E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_102 Register DESC3_2_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_102 0x36E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_102 0xE66F6E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_102_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_102 Register DESC0_3_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_102 0x36E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_102 0xE66F6E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_102 Register DESC1_3_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_102 0x36E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_102 0xE66F6E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_102 Register DESC2_3_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_102 0x36E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_102 0xE66F6E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_102 Register DESC3_3_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_102 0x36E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_102 0xE66F6E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_102_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_102 Register DESC0_4_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_102 0x36E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_102 0xE66F6E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_102 Register DESC1_4_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_102 0x36E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_102 0xE66F6E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_102 Register DESC2_4_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_102 0x36E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_102 0xE66F6E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_102 Register DESC3_4_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_102 0x36E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_102 0xE66F6E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_102_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_102 Register DESC0_5_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_102 0x36E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_102 0xE66F6E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_102 Register DESC1_5_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_102 0x36E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_102 0xE66F6E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_102 Register DESC2_5_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_102 0x36E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_102 0xE66F6E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_102 Register DESC3_5_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_102 0x36E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_102 0xE66F6E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_102_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_102 Register DESC0_6_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_102 0x36E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_102 0xE66F6E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_102 Register DESC1_6_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_102 0x36E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_102 0xE66F6E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_102 Register DESC2_6_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_102 0x36E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_102 0xE66F6E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_102 Register DESC3_6_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_102 0x36E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_102 0xE66F6E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_102_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_102 Register DESC0_7_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_102 0x36E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_102 0xE66F6E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_102 Register DESC1_7_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_102 0x36E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_102 0xE66F6E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_102 Register DESC2_7_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_102 0x36E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_102 0xE66F6E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_102_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_102 Register DESC3_7_PON_EGP_S_102 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_102 0x36E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_102 0xE66F6E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_102_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_102_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_102_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_102_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_102_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_103 Register CFG_PON_EGP_103 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_103 0x37000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_103 0xE66F7000u

//! Register Reset Value
#define CFG_PON_EGP_103_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_103_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_103_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_103_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_103_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_103_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_103_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_103_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_103_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_103_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_103_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_103 Register DQPC_PON_EGP_103 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_103 0x37010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_103 0xE66F7010u

//! Register Reset Value
#define DQPC_PON_EGP_103_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_103_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_103_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_103 Register IRNCR_PON_EGP_103 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_103 0x37020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_103 0xE66F7020u

//! Register Reset Value
#define IRNCR_PON_EGP_103_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_103_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_103_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_103_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_103_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_103 Register IRNICR_PON_EGP_103 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_103 0x37024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_103 0xE66F7024u

//! Register Reset Value
#define IRNICR_PON_EGP_103_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_103_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_103_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_103 Register IRNEN_PON_EGP_103 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_103 0x37028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_103 0xE66F7028u

//! Register Reset Value
#define IRNEN_PON_EGP_103_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_103_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_103_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_103_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_103_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_103 Register DPTR_PON_EGP_103 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_103 0x37030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_103 0xE66F7030u

//! Register Reset Value
#define DPTR_PON_EGP_103_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_103_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_103_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_103_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_103_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_103_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_103_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_103_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_103_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_103_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_103_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_103 Register DESC0_0_PON_EGP_103 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_103 0x37100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_103 0xE66F7100u

//! Register Reset Value
#define DESC0_0_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_103 Register DESC1_0_PON_EGP_103 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_103 0x37104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_103 0xE66F7104u

//! Register Reset Value
#define DESC1_0_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_103 Register DESC2_0_PON_EGP_103 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_103 0x37108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_103 0xE66F7108u

//! Register Reset Value
#define DESC2_0_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_103 Register DESC3_0_PON_EGP_103 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_103 0x3710C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_103 0xE66F710Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_103_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_103 Register DESC0_1_PON_EGP_103 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_103 0x37110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_103 0xE66F7110u

//! Register Reset Value
#define DESC0_1_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_103 Register DESC1_1_PON_EGP_103 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_103 0x37114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_103 0xE66F7114u

//! Register Reset Value
#define DESC1_1_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_103 Register DESC2_1_PON_EGP_103 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_103 0x37118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_103 0xE66F7118u

//! Register Reset Value
#define DESC2_1_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_103 Register DESC3_1_PON_EGP_103 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_103 0x3711C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_103 0xE66F711Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_103_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_103 Register DESC0_2_PON_EGP_103 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_103 0x37120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_103 0xE66F7120u

//! Register Reset Value
#define DESC0_2_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_103 Register DESC1_2_PON_EGP_103 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_103 0x37124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_103 0xE66F7124u

//! Register Reset Value
#define DESC1_2_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_103 Register DESC2_2_PON_EGP_103 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_103 0x37128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_103 0xE66F7128u

//! Register Reset Value
#define DESC2_2_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_103 Register DESC3_2_PON_EGP_103 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_103 0x3712C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_103 0xE66F712Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_103_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_103 Register DESC0_3_PON_EGP_103 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_103 0x37130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_103 0xE66F7130u

//! Register Reset Value
#define DESC0_3_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_103 Register DESC1_3_PON_EGP_103 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_103 0x37134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_103 0xE66F7134u

//! Register Reset Value
#define DESC1_3_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_103 Register DESC2_3_PON_EGP_103 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_103 0x37138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_103 0xE66F7138u

//! Register Reset Value
#define DESC2_3_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_103 Register DESC3_3_PON_EGP_103 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_103 0x3713C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_103 0xE66F713Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_103_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_103 Register DESC0_4_PON_EGP_103 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_103 0x37140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_103 0xE66F7140u

//! Register Reset Value
#define DESC0_4_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_103 Register DESC1_4_PON_EGP_103 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_103 0x37144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_103 0xE66F7144u

//! Register Reset Value
#define DESC1_4_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_103 Register DESC2_4_PON_EGP_103 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_103 0x37148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_103 0xE66F7148u

//! Register Reset Value
#define DESC2_4_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_103 Register DESC3_4_PON_EGP_103 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_103 0x3714C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_103 0xE66F714Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_103_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_103 Register DESC0_5_PON_EGP_103 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_103 0x37150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_103 0xE66F7150u

//! Register Reset Value
#define DESC0_5_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_103 Register DESC1_5_PON_EGP_103 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_103 0x37154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_103 0xE66F7154u

//! Register Reset Value
#define DESC1_5_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_103 Register DESC2_5_PON_EGP_103 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_103 0x37158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_103 0xE66F7158u

//! Register Reset Value
#define DESC2_5_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_103 Register DESC3_5_PON_EGP_103 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_103 0x3715C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_103 0xE66F715Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_103_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_103 Register DESC0_6_PON_EGP_103 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_103 0x37160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_103 0xE66F7160u

//! Register Reset Value
#define DESC0_6_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_103 Register DESC1_6_PON_EGP_103 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_103 0x37164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_103 0xE66F7164u

//! Register Reset Value
#define DESC1_6_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_103 Register DESC2_6_PON_EGP_103 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_103 0x37168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_103 0xE66F7168u

//! Register Reset Value
#define DESC2_6_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_103 Register DESC3_6_PON_EGP_103 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_103 0x3716C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_103 0xE66F716Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_103_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_103 Register DESC0_7_PON_EGP_103 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_103 0x37170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_103 0xE66F7170u

//! Register Reset Value
#define DESC0_7_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_103 Register DESC1_7_PON_EGP_103 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_103 0x37174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_103 0xE66F7174u

//! Register Reset Value
#define DESC1_7_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_103 Register DESC2_7_PON_EGP_103 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_103 0x37178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_103 0xE66F7178u

//! Register Reset Value
#define DESC2_7_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_103 Register DESC3_7_PON_EGP_103 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_103 0x3717C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_103 0xE66F717Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_103_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_103_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_103_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_103 Register DESC0_0_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_103 0x37200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_103 0xE66F7200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_103 Register DESC1_0_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_103 0x37204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_103 0xE66F7204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_103 Register DESC2_0_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_103 0x37208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_103 0xE66F7208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_103 Register DESC3_0_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_103 0x3720C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_103 0xE66F720Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_103_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_103 Register DESC0_1_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_103 0x37210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_103 0xE66F7210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_103 Register DESC1_1_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_103 0x37214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_103 0xE66F7214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_103 Register DESC2_1_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_103 0x37218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_103 0xE66F7218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_103 Register DESC3_1_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_103 0x3721C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_103 0xE66F721Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_103_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_103 Register DESC0_2_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_103 0x37220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_103 0xE66F7220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_103 Register DESC1_2_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_103 0x37224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_103 0xE66F7224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_103 Register DESC2_2_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_103 0x37228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_103 0xE66F7228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_103 Register DESC3_2_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_103 0x3722C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_103 0xE66F722Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_103_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_103 Register DESC0_3_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_103 0x37230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_103 0xE66F7230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_103 Register DESC1_3_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_103 0x37234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_103 0xE66F7234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_103 Register DESC2_3_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_103 0x37238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_103 0xE66F7238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_103 Register DESC3_3_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_103 0x3723C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_103 0xE66F723Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_103_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_103 Register DESC0_4_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_103 0x37240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_103 0xE66F7240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_103 Register DESC1_4_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_103 0x37244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_103 0xE66F7244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_103 Register DESC2_4_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_103 0x37248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_103 0xE66F7248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_103 Register DESC3_4_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_103 0x3724C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_103 0xE66F724Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_103_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_103 Register DESC0_5_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_103 0x37250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_103 0xE66F7250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_103 Register DESC1_5_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_103 0x37254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_103 0xE66F7254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_103 Register DESC2_5_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_103 0x37258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_103 0xE66F7258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_103 Register DESC3_5_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_103 0x3725C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_103 0xE66F725Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_103_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_103 Register DESC0_6_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_103 0x37260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_103 0xE66F7260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_103 Register DESC1_6_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_103 0x37264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_103 0xE66F7264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_103 Register DESC2_6_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_103 0x37268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_103 0xE66F7268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_103 Register DESC3_6_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_103 0x3726C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_103 0xE66F726Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_103_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_103 Register DESC0_7_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_103 0x37270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_103 0xE66F7270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_103 Register DESC1_7_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_103 0x37274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_103 0xE66F7274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_103 Register DESC2_7_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_103 0x37278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_103 0xE66F7278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_103_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_103 Register DESC3_7_PON_EGP_S_103 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_103 0x3727C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_103 0xE66F727Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_103_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_103_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_103_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_103_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_103_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_104 Register CFG_PON_EGP_104 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_104 0x37400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_104 0xE66F7400u

//! Register Reset Value
#define CFG_PON_EGP_104_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_104_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_104_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_104_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_104_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_104_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_104_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_104_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_104_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_104_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_104_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_104 Register DQPC_PON_EGP_104 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_104 0x37410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_104 0xE66F7410u

//! Register Reset Value
#define DQPC_PON_EGP_104_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_104_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_104_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_104 Register IRNCR_PON_EGP_104 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_104 0x37420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_104 0xE66F7420u

//! Register Reset Value
#define IRNCR_PON_EGP_104_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_104_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_104_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_104_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_104_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_104 Register IRNICR_PON_EGP_104 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_104 0x37424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_104 0xE66F7424u

//! Register Reset Value
#define IRNICR_PON_EGP_104_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_104_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_104_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_104 Register IRNEN_PON_EGP_104 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_104 0x37428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_104 0xE66F7428u

//! Register Reset Value
#define IRNEN_PON_EGP_104_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_104_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_104_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_104_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_104_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_104 Register DPTR_PON_EGP_104 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_104 0x37430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_104 0xE66F7430u

//! Register Reset Value
#define DPTR_PON_EGP_104_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_104_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_104_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_104_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_104_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_104_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_104_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_104_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_104_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_104_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_104_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_104 Register DESC0_0_PON_EGP_104 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_104 0x37500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_104 0xE66F7500u

//! Register Reset Value
#define DESC0_0_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_104 Register DESC1_0_PON_EGP_104 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_104 0x37504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_104 0xE66F7504u

//! Register Reset Value
#define DESC1_0_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_104 Register DESC2_0_PON_EGP_104 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_104 0x37508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_104 0xE66F7508u

//! Register Reset Value
#define DESC2_0_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_104 Register DESC3_0_PON_EGP_104 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_104 0x3750C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_104 0xE66F750Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_104_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_104 Register DESC0_1_PON_EGP_104 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_104 0x37510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_104 0xE66F7510u

//! Register Reset Value
#define DESC0_1_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_104 Register DESC1_1_PON_EGP_104 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_104 0x37514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_104 0xE66F7514u

//! Register Reset Value
#define DESC1_1_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_104 Register DESC2_1_PON_EGP_104 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_104 0x37518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_104 0xE66F7518u

//! Register Reset Value
#define DESC2_1_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_104 Register DESC3_1_PON_EGP_104 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_104 0x3751C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_104 0xE66F751Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_104_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_104 Register DESC0_2_PON_EGP_104 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_104 0x37520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_104 0xE66F7520u

//! Register Reset Value
#define DESC0_2_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_104 Register DESC1_2_PON_EGP_104 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_104 0x37524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_104 0xE66F7524u

//! Register Reset Value
#define DESC1_2_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_104 Register DESC2_2_PON_EGP_104 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_104 0x37528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_104 0xE66F7528u

//! Register Reset Value
#define DESC2_2_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_104 Register DESC3_2_PON_EGP_104 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_104 0x3752C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_104 0xE66F752Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_104_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_104 Register DESC0_3_PON_EGP_104 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_104 0x37530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_104 0xE66F7530u

//! Register Reset Value
#define DESC0_3_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_104 Register DESC1_3_PON_EGP_104 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_104 0x37534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_104 0xE66F7534u

//! Register Reset Value
#define DESC1_3_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_104 Register DESC2_3_PON_EGP_104 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_104 0x37538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_104 0xE66F7538u

//! Register Reset Value
#define DESC2_3_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_104 Register DESC3_3_PON_EGP_104 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_104 0x3753C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_104 0xE66F753Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_104_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_104 Register DESC0_4_PON_EGP_104 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_104 0x37540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_104 0xE66F7540u

//! Register Reset Value
#define DESC0_4_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_104 Register DESC1_4_PON_EGP_104 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_104 0x37544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_104 0xE66F7544u

//! Register Reset Value
#define DESC1_4_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_104 Register DESC2_4_PON_EGP_104 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_104 0x37548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_104 0xE66F7548u

//! Register Reset Value
#define DESC2_4_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_104 Register DESC3_4_PON_EGP_104 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_104 0x3754C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_104 0xE66F754Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_104_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_104 Register DESC0_5_PON_EGP_104 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_104 0x37550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_104 0xE66F7550u

//! Register Reset Value
#define DESC0_5_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_104 Register DESC1_5_PON_EGP_104 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_104 0x37554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_104 0xE66F7554u

//! Register Reset Value
#define DESC1_5_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_104 Register DESC2_5_PON_EGP_104 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_104 0x37558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_104 0xE66F7558u

//! Register Reset Value
#define DESC2_5_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_104 Register DESC3_5_PON_EGP_104 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_104 0x3755C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_104 0xE66F755Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_104_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_104 Register DESC0_6_PON_EGP_104 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_104 0x37560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_104 0xE66F7560u

//! Register Reset Value
#define DESC0_6_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_104 Register DESC1_6_PON_EGP_104 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_104 0x37564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_104 0xE66F7564u

//! Register Reset Value
#define DESC1_6_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_104 Register DESC2_6_PON_EGP_104 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_104 0x37568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_104 0xE66F7568u

//! Register Reset Value
#define DESC2_6_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_104 Register DESC3_6_PON_EGP_104 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_104 0x3756C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_104 0xE66F756Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_104_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_104 Register DESC0_7_PON_EGP_104 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_104 0x37570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_104 0xE66F7570u

//! Register Reset Value
#define DESC0_7_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_104 Register DESC1_7_PON_EGP_104 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_104 0x37574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_104 0xE66F7574u

//! Register Reset Value
#define DESC1_7_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_104 Register DESC2_7_PON_EGP_104 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_104 0x37578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_104 0xE66F7578u

//! Register Reset Value
#define DESC2_7_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_104 Register DESC3_7_PON_EGP_104 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_104 0x3757C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_104 0xE66F757Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_104_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_104_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_104_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_104 Register DESC0_0_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_104 0x37600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_104 0xE66F7600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_104 Register DESC1_0_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_104 0x37604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_104 0xE66F7604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_104 Register DESC2_0_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_104 0x37608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_104 0xE66F7608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_104 Register DESC3_0_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_104 0x3760C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_104 0xE66F760Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_104_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_104 Register DESC0_1_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_104 0x37610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_104 0xE66F7610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_104 Register DESC1_1_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_104 0x37614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_104 0xE66F7614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_104 Register DESC2_1_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_104 0x37618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_104 0xE66F7618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_104 Register DESC3_1_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_104 0x3761C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_104 0xE66F761Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_104_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_104 Register DESC0_2_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_104 0x37620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_104 0xE66F7620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_104 Register DESC1_2_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_104 0x37624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_104 0xE66F7624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_104 Register DESC2_2_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_104 0x37628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_104 0xE66F7628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_104 Register DESC3_2_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_104 0x3762C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_104 0xE66F762Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_104_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_104 Register DESC0_3_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_104 0x37630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_104 0xE66F7630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_104 Register DESC1_3_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_104 0x37634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_104 0xE66F7634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_104 Register DESC2_3_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_104 0x37638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_104 0xE66F7638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_104 Register DESC3_3_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_104 0x3763C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_104 0xE66F763Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_104_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_104 Register DESC0_4_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_104 0x37640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_104 0xE66F7640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_104 Register DESC1_4_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_104 0x37644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_104 0xE66F7644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_104 Register DESC2_4_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_104 0x37648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_104 0xE66F7648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_104 Register DESC3_4_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_104 0x3764C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_104 0xE66F764Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_104_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_104 Register DESC0_5_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_104 0x37650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_104 0xE66F7650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_104 Register DESC1_5_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_104 0x37654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_104 0xE66F7654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_104 Register DESC2_5_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_104 0x37658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_104 0xE66F7658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_104 Register DESC3_5_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_104 0x3765C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_104 0xE66F765Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_104_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_104 Register DESC0_6_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_104 0x37660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_104 0xE66F7660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_104 Register DESC1_6_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_104 0x37664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_104 0xE66F7664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_104 Register DESC2_6_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_104 0x37668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_104 0xE66F7668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_104 Register DESC3_6_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_104 0x3766C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_104 0xE66F766Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_104_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_104 Register DESC0_7_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_104 0x37670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_104 0xE66F7670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_104 Register DESC1_7_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_104 0x37674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_104 0xE66F7674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_104 Register DESC2_7_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_104 0x37678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_104 0xE66F7678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_104_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_104 Register DESC3_7_PON_EGP_S_104 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_104 0x3767C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_104 0xE66F767Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_104_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_104_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_104_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_104_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_104_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_105 Register CFG_PON_EGP_105 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_105 0x37800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_105 0xE66F7800u

//! Register Reset Value
#define CFG_PON_EGP_105_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_105_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_105_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_105_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_105_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_105_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_105_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_105_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_105_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_105_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_105_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_105 Register DQPC_PON_EGP_105 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_105 0x37810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_105 0xE66F7810u

//! Register Reset Value
#define DQPC_PON_EGP_105_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_105_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_105_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_105 Register IRNCR_PON_EGP_105 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_105 0x37820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_105 0xE66F7820u

//! Register Reset Value
#define IRNCR_PON_EGP_105_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_105_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_105_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_105_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_105_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_105 Register IRNICR_PON_EGP_105 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_105 0x37824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_105 0xE66F7824u

//! Register Reset Value
#define IRNICR_PON_EGP_105_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_105_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_105_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_105 Register IRNEN_PON_EGP_105 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_105 0x37828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_105 0xE66F7828u

//! Register Reset Value
#define IRNEN_PON_EGP_105_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_105_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_105_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_105_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_105_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_105 Register DPTR_PON_EGP_105 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_105 0x37830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_105 0xE66F7830u

//! Register Reset Value
#define DPTR_PON_EGP_105_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_105_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_105_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_105_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_105_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_105_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_105_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_105_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_105_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_105_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_105_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_105 Register DESC0_0_PON_EGP_105 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_105 0x37900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_105 0xE66F7900u

//! Register Reset Value
#define DESC0_0_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_105 Register DESC1_0_PON_EGP_105 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_105 0x37904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_105 0xE66F7904u

//! Register Reset Value
#define DESC1_0_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_105 Register DESC2_0_PON_EGP_105 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_105 0x37908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_105 0xE66F7908u

//! Register Reset Value
#define DESC2_0_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_105 Register DESC3_0_PON_EGP_105 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_105 0x3790C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_105 0xE66F790Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_105_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_105 Register DESC0_1_PON_EGP_105 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_105 0x37910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_105 0xE66F7910u

//! Register Reset Value
#define DESC0_1_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_105 Register DESC1_1_PON_EGP_105 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_105 0x37914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_105 0xE66F7914u

//! Register Reset Value
#define DESC1_1_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_105 Register DESC2_1_PON_EGP_105 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_105 0x37918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_105 0xE66F7918u

//! Register Reset Value
#define DESC2_1_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_105 Register DESC3_1_PON_EGP_105 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_105 0x3791C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_105 0xE66F791Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_105_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_105 Register DESC0_2_PON_EGP_105 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_105 0x37920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_105 0xE66F7920u

//! Register Reset Value
#define DESC0_2_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_105 Register DESC1_2_PON_EGP_105 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_105 0x37924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_105 0xE66F7924u

//! Register Reset Value
#define DESC1_2_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_105 Register DESC2_2_PON_EGP_105 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_105 0x37928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_105 0xE66F7928u

//! Register Reset Value
#define DESC2_2_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_105 Register DESC3_2_PON_EGP_105 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_105 0x3792C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_105 0xE66F792Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_105_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_105 Register DESC0_3_PON_EGP_105 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_105 0x37930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_105 0xE66F7930u

//! Register Reset Value
#define DESC0_3_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_105 Register DESC1_3_PON_EGP_105 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_105 0x37934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_105 0xE66F7934u

//! Register Reset Value
#define DESC1_3_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_105 Register DESC2_3_PON_EGP_105 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_105 0x37938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_105 0xE66F7938u

//! Register Reset Value
#define DESC2_3_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_105 Register DESC3_3_PON_EGP_105 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_105 0x3793C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_105 0xE66F793Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_105_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_105 Register DESC0_4_PON_EGP_105 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_105 0x37940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_105 0xE66F7940u

//! Register Reset Value
#define DESC0_4_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_105 Register DESC1_4_PON_EGP_105 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_105 0x37944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_105 0xE66F7944u

//! Register Reset Value
#define DESC1_4_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_105 Register DESC2_4_PON_EGP_105 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_105 0x37948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_105 0xE66F7948u

//! Register Reset Value
#define DESC2_4_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_105 Register DESC3_4_PON_EGP_105 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_105 0x3794C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_105 0xE66F794Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_105_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_105 Register DESC0_5_PON_EGP_105 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_105 0x37950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_105 0xE66F7950u

//! Register Reset Value
#define DESC0_5_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_105 Register DESC1_5_PON_EGP_105 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_105 0x37954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_105 0xE66F7954u

//! Register Reset Value
#define DESC1_5_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_105 Register DESC2_5_PON_EGP_105 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_105 0x37958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_105 0xE66F7958u

//! Register Reset Value
#define DESC2_5_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_105 Register DESC3_5_PON_EGP_105 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_105 0x3795C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_105 0xE66F795Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_105_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_105 Register DESC0_6_PON_EGP_105 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_105 0x37960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_105 0xE66F7960u

//! Register Reset Value
#define DESC0_6_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_105 Register DESC1_6_PON_EGP_105 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_105 0x37964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_105 0xE66F7964u

//! Register Reset Value
#define DESC1_6_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_105 Register DESC2_6_PON_EGP_105 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_105 0x37968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_105 0xE66F7968u

//! Register Reset Value
#define DESC2_6_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_105 Register DESC3_6_PON_EGP_105 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_105 0x3796C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_105 0xE66F796Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_105_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_105 Register DESC0_7_PON_EGP_105 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_105 0x37970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_105 0xE66F7970u

//! Register Reset Value
#define DESC0_7_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_105 Register DESC1_7_PON_EGP_105 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_105 0x37974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_105 0xE66F7974u

//! Register Reset Value
#define DESC1_7_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_105 Register DESC2_7_PON_EGP_105 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_105 0x37978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_105 0xE66F7978u

//! Register Reset Value
#define DESC2_7_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_105 Register DESC3_7_PON_EGP_105 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_105 0x3797C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_105 0xE66F797Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_105_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_105_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_105_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_105 Register DESC0_0_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_105 0x37A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_105 0xE66F7A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_105 Register DESC1_0_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_105 0x37A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_105 0xE66F7A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_105 Register DESC2_0_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_105 0x37A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_105 0xE66F7A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_105 Register DESC3_0_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_105 0x37A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_105 0xE66F7A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_105_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_105 Register DESC0_1_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_105 0x37A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_105 0xE66F7A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_105 Register DESC1_1_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_105 0x37A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_105 0xE66F7A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_105 Register DESC2_1_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_105 0x37A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_105 0xE66F7A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_105 Register DESC3_1_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_105 0x37A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_105 0xE66F7A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_105_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_105 Register DESC0_2_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_105 0x37A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_105 0xE66F7A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_105 Register DESC1_2_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_105 0x37A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_105 0xE66F7A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_105 Register DESC2_2_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_105 0x37A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_105 0xE66F7A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_105 Register DESC3_2_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_105 0x37A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_105 0xE66F7A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_105_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_105 Register DESC0_3_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_105 0x37A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_105 0xE66F7A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_105 Register DESC1_3_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_105 0x37A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_105 0xE66F7A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_105 Register DESC2_3_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_105 0x37A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_105 0xE66F7A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_105 Register DESC3_3_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_105 0x37A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_105 0xE66F7A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_105_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_105 Register DESC0_4_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_105 0x37A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_105 0xE66F7A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_105 Register DESC1_4_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_105 0x37A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_105 0xE66F7A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_105 Register DESC2_4_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_105 0x37A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_105 0xE66F7A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_105 Register DESC3_4_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_105 0x37A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_105 0xE66F7A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_105_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_105 Register DESC0_5_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_105 0x37A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_105 0xE66F7A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_105 Register DESC1_5_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_105 0x37A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_105 0xE66F7A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_105 Register DESC2_5_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_105 0x37A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_105 0xE66F7A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_105 Register DESC3_5_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_105 0x37A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_105 0xE66F7A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_105_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_105 Register DESC0_6_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_105 0x37A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_105 0xE66F7A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_105 Register DESC1_6_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_105 0x37A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_105 0xE66F7A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_105 Register DESC2_6_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_105 0x37A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_105 0xE66F7A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_105 Register DESC3_6_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_105 0x37A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_105 0xE66F7A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_105_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_105 Register DESC0_7_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_105 0x37A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_105 0xE66F7A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_105 Register DESC1_7_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_105 0x37A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_105 0xE66F7A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_105 Register DESC2_7_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_105 0x37A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_105 0xE66F7A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_105_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_105 Register DESC3_7_PON_EGP_S_105 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_105 0x37A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_105 0xE66F7A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_105_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_105_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_105_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_105_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_105_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_106 Register CFG_PON_EGP_106 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_106 0x37C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_106 0xE66F7C00u

//! Register Reset Value
#define CFG_PON_EGP_106_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_106_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_106_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_106_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_106_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_106_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_106_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_106_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_106_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_106_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_106_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_106 Register DQPC_PON_EGP_106 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_106 0x37C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_106 0xE66F7C10u

//! Register Reset Value
#define DQPC_PON_EGP_106_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_106_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_106_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_106 Register IRNCR_PON_EGP_106 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_106 0x37C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_106 0xE66F7C20u

//! Register Reset Value
#define IRNCR_PON_EGP_106_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_106_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_106_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_106_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_106_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_106 Register IRNICR_PON_EGP_106 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_106 0x37C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_106 0xE66F7C24u

//! Register Reset Value
#define IRNICR_PON_EGP_106_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_106_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_106_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_106 Register IRNEN_PON_EGP_106 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_106 0x37C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_106 0xE66F7C28u

//! Register Reset Value
#define IRNEN_PON_EGP_106_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_106_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_106_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_106_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_106_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_106 Register DPTR_PON_EGP_106 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_106 0x37C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_106 0xE66F7C30u

//! Register Reset Value
#define DPTR_PON_EGP_106_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_106_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_106_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_106_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_106_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_106_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_106_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_106_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_106_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_106_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_106_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_106 Register DESC0_0_PON_EGP_106 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_106 0x37D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_106 0xE66F7D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_106 Register DESC1_0_PON_EGP_106 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_106 0x37D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_106 0xE66F7D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_106 Register DESC2_0_PON_EGP_106 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_106 0x37D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_106 0xE66F7D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_106 Register DESC3_0_PON_EGP_106 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_106 0x37D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_106 0xE66F7D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_106_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_106 Register DESC0_1_PON_EGP_106 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_106 0x37D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_106 0xE66F7D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_106 Register DESC1_1_PON_EGP_106 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_106 0x37D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_106 0xE66F7D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_106 Register DESC2_1_PON_EGP_106 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_106 0x37D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_106 0xE66F7D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_106 Register DESC3_1_PON_EGP_106 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_106 0x37D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_106 0xE66F7D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_106_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_106 Register DESC0_2_PON_EGP_106 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_106 0x37D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_106 0xE66F7D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_106 Register DESC1_2_PON_EGP_106 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_106 0x37D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_106 0xE66F7D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_106 Register DESC2_2_PON_EGP_106 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_106 0x37D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_106 0xE66F7D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_106 Register DESC3_2_PON_EGP_106 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_106 0x37D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_106 0xE66F7D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_106_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_106 Register DESC0_3_PON_EGP_106 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_106 0x37D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_106 0xE66F7D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_106 Register DESC1_3_PON_EGP_106 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_106 0x37D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_106 0xE66F7D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_106 Register DESC2_3_PON_EGP_106 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_106 0x37D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_106 0xE66F7D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_106 Register DESC3_3_PON_EGP_106 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_106 0x37D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_106 0xE66F7D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_106_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_106 Register DESC0_4_PON_EGP_106 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_106 0x37D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_106 0xE66F7D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_106 Register DESC1_4_PON_EGP_106 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_106 0x37D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_106 0xE66F7D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_106 Register DESC2_4_PON_EGP_106 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_106 0x37D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_106 0xE66F7D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_106 Register DESC3_4_PON_EGP_106 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_106 0x37D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_106 0xE66F7D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_106_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_106 Register DESC0_5_PON_EGP_106 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_106 0x37D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_106 0xE66F7D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_106 Register DESC1_5_PON_EGP_106 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_106 0x37D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_106 0xE66F7D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_106 Register DESC2_5_PON_EGP_106 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_106 0x37D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_106 0xE66F7D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_106 Register DESC3_5_PON_EGP_106 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_106 0x37D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_106 0xE66F7D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_106_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_106 Register DESC0_6_PON_EGP_106 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_106 0x37D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_106 0xE66F7D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_106 Register DESC1_6_PON_EGP_106 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_106 0x37D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_106 0xE66F7D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_106 Register DESC2_6_PON_EGP_106 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_106 0x37D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_106 0xE66F7D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_106 Register DESC3_6_PON_EGP_106 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_106 0x37D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_106 0xE66F7D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_106_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_106 Register DESC0_7_PON_EGP_106 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_106 0x37D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_106 0xE66F7D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_106 Register DESC1_7_PON_EGP_106 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_106 0x37D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_106 0xE66F7D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_106 Register DESC2_7_PON_EGP_106 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_106 0x37D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_106 0xE66F7D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_106 Register DESC3_7_PON_EGP_106 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_106 0x37D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_106 0xE66F7D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_106_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_106_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_106_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_106 Register DESC0_0_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_106 0x37E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_106 0xE66F7E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_106 Register DESC1_0_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_106 0x37E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_106 0xE66F7E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_106 Register DESC2_0_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_106 0x37E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_106 0xE66F7E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_106 Register DESC3_0_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_106 0x37E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_106 0xE66F7E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_106_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_106 Register DESC0_1_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_106 0x37E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_106 0xE66F7E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_106 Register DESC1_1_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_106 0x37E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_106 0xE66F7E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_106 Register DESC2_1_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_106 0x37E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_106 0xE66F7E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_106 Register DESC3_1_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_106 0x37E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_106 0xE66F7E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_106_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_106 Register DESC0_2_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_106 0x37E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_106 0xE66F7E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_106 Register DESC1_2_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_106 0x37E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_106 0xE66F7E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_106 Register DESC2_2_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_106 0x37E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_106 0xE66F7E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_106 Register DESC3_2_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_106 0x37E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_106 0xE66F7E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_106_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_106 Register DESC0_3_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_106 0x37E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_106 0xE66F7E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_106 Register DESC1_3_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_106 0x37E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_106 0xE66F7E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_106 Register DESC2_3_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_106 0x37E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_106 0xE66F7E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_106 Register DESC3_3_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_106 0x37E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_106 0xE66F7E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_106_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_106 Register DESC0_4_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_106 0x37E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_106 0xE66F7E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_106 Register DESC1_4_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_106 0x37E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_106 0xE66F7E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_106 Register DESC2_4_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_106 0x37E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_106 0xE66F7E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_106 Register DESC3_4_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_106 0x37E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_106 0xE66F7E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_106_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_106 Register DESC0_5_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_106 0x37E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_106 0xE66F7E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_106 Register DESC1_5_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_106 0x37E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_106 0xE66F7E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_106 Register DESC2_5_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_106 0x37E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_106 0xE66F7E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_106 Register DESC3_5_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_106 0x37E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_106 0xE66F7E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_106_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_106 Register DESC0_6_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_106 0x37E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_106 0xE66F7E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_106 Register DESC1_6_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_106 0x37E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_106 0xE66F7E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_106 Register DESC2_6_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_106 0x37E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_106 0xE66F7E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_106 Register DESC3_6_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_106 0x37E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_106 0xE66F7E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_106_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_106 Register DESC0_7_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_106 0x37E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_106 0xE66F7E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_106 Register DESC1_7_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_106 0x37E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_106 0xE66F7E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_106 Register DESC2_7_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_106 0x37E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_106 0xE66F7E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_106_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_106 Register DESC3_7_PON_EGP_S_106 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_106 0x37E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_106 0xE66F7E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_106_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_106_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_106_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_106_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_106_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_107 Register CFG_PON_EGP_107 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_107 0x38000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_107 0xE66F8000u

//! Register Reset Value
#define CFG_PON_EGP_107_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_107_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_107_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_107_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_107_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_107_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_107_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_107_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_107_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_107_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_107_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_107 Register DQPC_PON_EGP_107 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_107 0x38010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_107 0xE66F8010u

//! Register Reset Value
#define DQPC_PON_EGP_107_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_107_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_107_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_107 Register IRNCR_PON_EGP_107 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_107 0x38020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_107 0xE66F8020u

//! Register Reset Value
#define IRNCR_PON_EGP_107_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_107_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_107_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_107_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_107_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_107 Register IRNICR_PON_EGP_107 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_107 0x38024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_107 0xE66F8024u

//! Register Reset Value
#define IRNICR_PON_EGP_107_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_107_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_107_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_107 Register IRNEN_PON_EGP_107 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_107 0x38028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_107 0xE66F8028u

//! Register Reset Value
#define IRNEN_PON_EGP_107_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_107_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_107_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_107_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_107_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_107 Register DPTR_PON_EGP_107 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_107 0x38030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_107 0xE66F8030u

//! Register Reset Value
#define DPTR_PON_EGP_107_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_107_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_107_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_107_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_107_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_107_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_107_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_107_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_107_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_107_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_107_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_107 Register DESC0_0_PON_EGP_107 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_107 0x38100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_107 0xE66F8100u

//! Register Reset Value
#define DESC0_0_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_107 Register DESC1_0_PON_EGP_107 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_107 0x38104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_107 0xE66F8104u

//! Register Reset Value
#define DESC1_0_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_107 Register DESC2_0_PON_EGP_107 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_107 0x38108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_107 0xE66F8108u

//! Register Reset Value
#define DESC2_0_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_107 Register DESC3_0_PON_EGP_107 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_107 0x3810C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_107 0xE66F810Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_107_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_107 Register DESC0_1_PON_EGP_107 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_107 0x38110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_107 0xE66F8110u

//! Register Reset Value
#define DESC0_1_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_107 Register DESC1_1_PON_EGP_107 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_107 0x38114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_107 0xE66F8114u

//! Register Reset Value
#define DESC1_1_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_107 Register DESC2_1_PON_EGP_107 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_107 0x38118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_107 0xE66F8118u

//! Register Reset Value
#define DESC2_1_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_107 Register DESC3_1_PON_EGP_107 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_107 0x3811C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_107 0xE66F811Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_107_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_107 Register DESC0_2_PON_EGP_107 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_107 0x38120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_107 0xE66F8120u

//! Register Reset Value
#define DESC0_2_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_107 Register DESC1_2_PON_EGP_107 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_107 0x38124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_107 0xE66F8124u

//! Register Reset Value
#define DESC1_2_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_107 Register DESC2_2_PON_EGP_107 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_107 0x38128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_107 0xE66F8128u

//! Register Reset Value
#define DESC2_2_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_107 Register DESC3_2_PON_EGP_107 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_107 0x3812C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_107 0xE66F812Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_107_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_107 Register DESC0_3_PON_EGP_107 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_107 0x38130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_107 0xE66F8130u

//! Register Reset Value
#define DESC0_3_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_107 Register DESC1_3_PON_EGP_107 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_107 0x38134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_107 0xE66F8134u

//! Register Reset Value
#define DESC1_3_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_107 Register DESC2_3_PON_EGP_107 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_107 0x38138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_107 0xE66F8138u

//! Register Reset Value
#define DESC2_3_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_107 Register DESC3_3_PON_EGP_107 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_107 0x3813C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_107 0xE66F813Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_107_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_107 Register DESC0_4_PON_EGP_107 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_107 0x38140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_107 0xE66F8140u

//! Register Reset Value
#define DESC0_4_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_107 Register DESC1_4_PON_EGP_107 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_107 0x38144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_107 0xE66F8144u

//! Register Reset Value
#define DESC1_4_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_107 Register DESC2_4_PON_EGP_107 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_107 0x38148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_107 0xE66F8148u

//! Register Reset Value
#define DESC2_4_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_107 Register DESC3_4_PON_EGP_107 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_107 0x3814C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_107 0xE66F814Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_107_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_107 Register DESC0_5_PON_EGP_107 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_107 0x38150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_107 0xE66F8150u

//! Register Reset Value
#define DESC0_5_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_107 Register DESC1_5_PON_EGP_107 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_107 0x38154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_107 0xE66F8154u

//! Register Reset Value
#define DESC1_5_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_107 Register DESC2_5_PON_EGP_107 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_107 0x38158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_107 0xE66F8158u

//! Register Reset Value
#define DESC2_5_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_107 Register DESC3_5_PON_EGP_107 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_107 0x3815C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_107 0xE66F815Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_107_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_107 Register DESC0_6_PON_EGP_107 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_107 0x38160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_107 0xE66F8160u

//! Register Reset Value
#define DESC0_6_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_107 Register DESC1_6_PON_EGP_107 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_107 0x38164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_107 0xE66F8164u

//! Register Reset Value
#define DESC1_6_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_107 Register DESC2_6_PON_EGP_107 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_107 0x38168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_107 0xE66F8168u

//! Register Reset Value
#define DESC2_6_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_107 Register DESC3_6_PON_EGP_107 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_107 0x3816C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_107 0xE66F816Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_107_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_107 Register DESC0_7_PON_EGP_107 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_107 0x38170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_107 0xE66F8170u

//! Register Reset Value
#define DESC0_7_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_107 Register DESC1_7_PON_EGP_107 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_107 0x38174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_107 0xE66F8174u

//! Register Reset Value
#define DESC1_7_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_107 Register DESC2_7_PON_EGP_107 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_107 0x38178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_107 0xE66F8178u

//! Register Reset Value
#define DESC2_7_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_107 Register DESC3_7_PON_EGP_107 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_107 0x3817C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_107 0xE66F817Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_107_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_107_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_107_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_107 Register DESC0_0_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_107 0x38200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_107 0xE66F8200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_107 Register DESC1_0_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_107 0x38204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_107 0xE66F8204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_107 Register DESC2_0_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_107 0x38208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_107 0xE66F8208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_107 Register DESC3_0_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_107 0x3820C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_107 0xE66F820Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_107_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_107 Register DESC0_1_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_107 0x38210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_107 0xE66F8210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_107 Register DESC1_1_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_107 0x38214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_107 0xE66F8214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_107 Register DESC2_1_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_107 0x38218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_107 0xE66F8218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_107 Register DESC3_1_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_107 0x3821C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_107 0xE66F821Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_107_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_107 Register DESC0_2_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_107 0x38220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_107 0xE66F8220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_107 Register DESC1_2_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_107 0x38224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_107 0xE66F8224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_107 Register DESC2_2_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_107 0x38228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_107 0xE66F8228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_107 Register DESC3_2_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_107 0x3822C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_107 0xE66F822Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_107_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_107 Register DESC0_3_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_107 0x38230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_107 0xE66F8230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_107 Register DESC1_3_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_107 0x38234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_107 0xE66F8234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_107 Register DESC2_3_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_107 0x38238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_107 0xE66F8238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_107 Register DESC3_3_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_107 0x3823C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_107 0xE66F823Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_107_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_107 Register DESC0_4_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_107 0x38240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_107 0xE66F8240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_107 Register DESC1_4_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_107 0x38244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_107 0xE66F8244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_107 Register DESC2_4_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_107 0x38248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_107 0xE66F8248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_107 Register DESC3_4_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_107 0x3824C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_107 0xE66F824Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_107_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_107 Register DESC0_5_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_107 0x38250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_107 0xE66F8250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_107 Register DESC1_5_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_107 0x38254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_107 0xE66F8254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_107 Register DESC2_5_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_107 0x38258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_107 0xE66F8258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_107 Register DESC3_5_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_107 0x3825C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_107 0xE66F825Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_107_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_107 Register DESC0_6_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_107 0x38260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_107 0xE66F8260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_107 Register DESC1_6_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_107 0x38264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_107 0xE66F8264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_107 Register DESC2_6_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_107 0x38268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_107 0xE66F8268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_107 Register DESC3_6_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_107 0x3826C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_107 0xE66F826Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_107_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_107 Register DESC0_7_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_107 0x38270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_107 0xE66F8270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_107 Register DESC1_7_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_107 0x38274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_107 0xE66F8274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_107 Register DESC2_7_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_107 0x38278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_107 0xE66F8278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_107_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_107 Register DESC3_7_PON_EGP_S_107 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_107 0x3827C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_107 0xE66F827Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_107_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_107_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_107_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_107_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_107_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_108 Register CFG_PON_EGP_108 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_108 0x38400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_108 0xE66F8400u

//! Register Reset Value
#define CFG_PON_EGP_108_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_108_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_108_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_108_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_108_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_108_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_108_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_108_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_108_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_108_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_108_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_108 Register DQPC_PON_EGP_108 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_108 0x38410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_108 0xE66F8410u

//! Register Reset Value
#define DQPC_PON_EGP_108_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_108_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_108_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_108 Register IRNCR_PON_EGP_108 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_108 0x38420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_108 0xE66F8420u

//! Register Reset Value
#define IRNCR_PON_EGP_108_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_108_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_108_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_108_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_108_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_108 Register IRNICR_PON_EGP_108 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_108 0x38424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_108 0xE66F8424u

//! Register Reset Value
#define IRNICR_PON_EGP_108_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_108_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_108_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_108 Register IRNEN_PON_EGP_108 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_108 0x38428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_108 0xE66F8428u

//! Register Reset Value
#define IRNEN_PON_EGP_108_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_108_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_108_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_108_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_108_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_108 Register DPTR_PON_EGP_108 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_108 0x38430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_108 0xE66F8430u

//! Register Reset Value
#define DPTR_PON_EGP_108_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_108_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_108_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_108_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_108_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_108_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_108_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_108_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_108_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_108_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_108_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_108 Register DESC0_0_PON_EGP_108 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_108 0x38500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_108 0xE66F8500u

//! Register Reset Value
#define DESC0_0_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_108 Register DESC1_0_PON_EGP_108 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_108 0x38504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_108 0xE66F8504u

//! Register Reset Value
#define DESC1_0_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_108 Register DESC2_0_PON_EGP_108 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_108 0x38508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_108 0xE66F8508u

//! Register Reset Value
#define DESC2_0_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_108 Register DESC3_0_PON_EGP_108 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_108 0x3850C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_108 0xE66F850Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_108_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_108 Register DESC0_1_PON_EGP_108 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_108 0x38510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_108 0xE66F8510u

//! Register Reset Value
#define DESC0_1_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_108 Register DESC1_1_PON_EGP_108 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_108 0x38514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_108 0xE66F8514u

//! Register Reset Value
#define DESC1_1_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_108 Register DESC2_1_PON_EGP_108 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_108 0x38518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_108 0xE66F8518u

//! Register Reset Value
#define DESC2_1_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_108 Register DESC3_1_PON_EGP_108 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_108 0x3851C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_108 0xE66F851Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_108_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_108 Register DESC0_2_PON_EGP_108 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_108 0x38520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_108 0xE66F8520u

//! Register Reset Value
#define DESC0_2_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_108 Register DESC1_2_PON_EGP_108 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_108 0x38524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_108 0xE66F8524u

//! Register Reset Value
#define DESC1_2_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_108 Register DESC2_2_PON_EGP_108 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_108 0x38528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_108 0xE66F8528u

//! Register Reset Value
#define DESC2_2_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_108 Register DESC3_2_PON_EGP_108 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_108 0x3852C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_108 0xE66F852Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_108_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_108 Register DESC0_3_PON_EGP_108 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_108 0x38530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_108 0xE66F8530u

//! Register Reset Value
#define DESC0_3_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_108 Register DESC1_3_PON_EGP_108 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_108 0x38534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_108 0xE66F8534u

//! Register Reset Value
#define DESC1_3_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_108 Register DESC2_3_PON_EGP_108 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_108 0x38538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_108 0xE66F8538u

//! Register Reset Value
#define DESC2_3_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_108 Register DESC3_3_PON_EGP_108 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_108 0x3853C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_108 0xE66F853Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_108_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_108 Register DESC0_4_PON_EGP_108 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_108 0x38540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_108 0xE66F8540u

//! Register Reset Value
#define DESC0_4_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_108 Register DESC1_4_PON_EGP_108 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_108 0x38544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_108 0xE66F8544u

//! Register Reset Value
#define DESC1_4_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_108 Register DESC2_4_PON_EGP_108 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_108 0x38548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_108 0xE66F8548u

//! Register Reset Value
#define DESC2_4_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_108 Register DESC3_4_PON_EGP_108 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_108 0x3854C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_108 0xE66F854Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_108_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_108 Register DESC0_5_PON_EGP_108 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_108 0x38550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_108 0xE66F8550u

//! Register Reset Value
#define DESC0_5_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_108 Register DESC1_5_PON_EGP_108 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_108 0x38554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_108 0xE66F8554u

//! Register Reset Value
#define DESC1_5_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_108 Register DESC2_5_PON_EGP_108 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_108 0x38558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_108 0xE66F8558u

//! Register Reset Value
#define DESC2_5_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_108 Register DESC3_5_PON_EGP_108 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_108 0x3855C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_108 0xE66F855Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_108_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_108 Register DESC0_6_PON_EGP_108 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_108 0x38560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_108 0xE66F8560u

//! Register Reset Value
#define DESC0_6_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_108 Register DESC1_6_PON_EGP_108 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_108 0x38564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_108 0xE66F8564u

//! Register Reset Value
#define DESC1_6_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_108 Register DESC2_6_PON_EGP_108 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_108 0x38568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_108 0xE66F8568u

//! Register Reset Value
#define DESC2_6_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_108 Register DESC3_6_PON_EGP_108 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_108 0x3856C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_108 0xE66F856Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_108_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_108 Register DESC0_7_PON_EGP_108 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_108 0x38570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_108 0xE66F8570u

//! Register Reset Value
#define DESC0_7_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_108 Register DESC1_7_PON_EGP_108 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_108 0x38574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_108 0xE66F8574u

//! Register Reset Value
#define DESC1_7_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_108 Register DESC2_7_PON_EGP_108 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_108 0x38578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_108 0xE66F8578u

//! Register Reset Value
#define DESC2_7_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_108 Register DESC3_7_PON_EGP_108 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_108 0x3857C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_108 0xE66F857Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_108_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_108_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_108_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_108 Register DESC0_0_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_108 0x38600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_108 0xE66F8600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_108 Register DESC1_0_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_108 0x38604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_108 0xE66F8604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_108 Register DESC2_0_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_108 0x38608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_108 0xE66F8608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_108 Register DESC3_0_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_108 0x3860C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_108 0xE66F860Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_108_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_108 Register DESC0_1_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_108 0x38610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_108 0xE66F8610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_108 Register DESC1_1_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_108 0x38614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_108 0xE66F8614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_108 Register DESC2_1_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_108 0x38618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_108 0xE66F8618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_108 Register DESC3_1_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_108 0x3861C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_108 0xE66F861Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_108_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_108 Register DESC0_2_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_108 0x38620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_108 0xE66F8620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_108 Register DESC1_2_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_108 0x38624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_108 0xE66F8624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_108 Register DESC2_2_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_108 0x38628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_108 0xE66F8628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_108 Register DESC3_2_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_108 0x3862C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_108 0xE66F862Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_108_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_108 Register DESC0_3_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_108 0x38630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_108 0xE66F8630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_108 Register DESC1_3_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_108 0x38634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_108 0xE66F8634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_108 Register DESC2_3_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_108 0x38638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_108 0xE66F8638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_108 Register DESC3_3_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_108 0x3863C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_108 0xE66F863Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_108_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_108 Register DESC0_4_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_108 0x38640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_108 0xE66F8640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_108 Register DESC1_4_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_108 0x38644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_108 0xE66F8644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_108 Register DESC2_4_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_108 0x38648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_108 0xE66F8648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_108 Register DESC3_4_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_108 0x3864C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_108 0xE66F864Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_108_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_108 Register DESC0_5_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_108 0x38650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_108 0xE66F8650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_108 Register DESC1_5_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_108 0x38654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_108 0xE66F8654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_108 Register DESC2_5_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_108 0x38658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_108 0xE66F8658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_108 Register DESC3_5_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_108 0x3865C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_108 0xE66F865Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_108_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_108 Register DESC0_6_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_108 0x38660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_108 0xE66F8660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_108 Register DESC1_6_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_108 0x38664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_108 0xE66F8664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_108 Register DESC2_6_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_108 0x38668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_108 0xE66F8668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_108 Register DESC3_6_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_108 0x3866C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_108 0xE66F866Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_108_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_108 Register DESC0_7_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_108 0x38670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_108 0xE66F8670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_108 Register DESC1_7_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_108 0x38674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_108 0xE66F8674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_108 Register DESC2_7_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_108 0x38678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_108 0xE66F8678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_108_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_108 Register DESC3_7_PON_EGP_S_108 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_108 0x3867C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_108 0xE66F867Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_108_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_108_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_108_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_108_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_108_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_109 Register CFG_PON_EGP_109 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_109 0x38800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_109 0xE66F8800u

//! Register Reset Value
#define CFG_PON_EGP_109_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_109_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_109_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_109_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_109_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_109_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_109_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_109_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_109_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_109_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_109_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_109 Register DQPC_PON_EGP_109 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_109 0x38810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_109 0xE66F8810u

//! Register Reset Value
#define DQPC_PON_EGP_109_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_109_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_109_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_109 Register IRNCR_PON_EGP_109 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_109 0x38820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_109 0xE66F8820u

//! Register Reset Value
#define IRNCR_PON_EGP_109_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_109_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_109_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_109_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_109_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_109 Register IRNICR_PON_EGP_109 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_109 0x38824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_109 0xE66F8824u

//! Register Reset Value
#define IRNICR_PON_EGP_109_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_109_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_109_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_109 Register IRNEN_PON_EGP_109 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_109 0x38828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_109 0xE66F8828u

//! Register Reset Value
#define IRNEN_PON_EGP_109_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_109_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_109_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_109_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_109_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_109 Register DPTR_PON_EGP_109 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_109 0x38830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_109 0xE66F8830u

//! Register Reset Value
#define DPTR_PON_EGP_109_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_109_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_109_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_109_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_109_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_109_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_109_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_109_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_109_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_109_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_109_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_109 Register DESC0_0_PON_EGP_109 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_109 0x38900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_109 0xE66F8900u

//! Register Reset Value
#define DESC0_0_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_109 Register DESC1_0_PON_EGP_109 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_109 0x38904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_109 0xE66F8904u

//! Register Reset Value
#define DESC1_0_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_109 Register DESC2_0_PON_EGP_109 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_109 0x38908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_109 0xE66F8908u

//! Register Reset Value
#define DESC2_0_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_109 Register DESC3_0_PON_EGP_109 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_109 0x3890C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_109 0xE66F890Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_109_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_109 Register DESC0_1_PON_EGP_109 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_109 0x38910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_109 0xE66F8910u

//! Register Reset Value
#define DESC0_1_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_109 Register DESC1_1_PON_EGP_109 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_109 0x38914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_109 0xE66F8914u

//! Register Reset Value
#define DESC1_1_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_109 Register DESC2_1_PON_EGP_109 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_109 0x38918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_109 0xE66F8918u

//! Register Reset Value
#define DESC2_1_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_109 Register DESC3_1_PON_EGP_109 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_109 0x3891C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_109 0xE66F891Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_109_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_109 Register DESC0_2_PON_EGP_109 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_109 0x38920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_109 0xE66F8920u

//! Register Reset Value
#define DESC0_2_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_109 Register DESC1_2_PON_EGP_109 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_109 0x38924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_109 0xE66F8924u

//! Register Reset Value
#define DESC1_2_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_109 Register DESC2_2_PON_EGP_109 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_109 0x38928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_109 0xE66F8928u

//! Register Reset Value
#define DESC2_2_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_109 Register DESC3_2_PON_EGP_109 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_109 0x3892C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_109 0xE66F892Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_109_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_109 Register DESC0_3_PON_EGP_109 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_109 0x38930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_109 0xE66F8930u

//! Register Reset Value
#define DESC0_3_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_109 Register DESC1_3_PON_EGP_109 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_109 0x38934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_109 0xE66F8934u

//! Register Reset Value
#define DESC1_3_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_109 Register DESC2_3_PON_EGP_109 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_109 0x38938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_109 0xE66F8938u

//! Register Reset Value
#define DESC2_3_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_109 Register DESC3_3_PON_EGP_109 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_109 0x3893C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_109 0xE66F893Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_109_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_109 Register DESC0_4_PON_EGP_109 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_109 0x38940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_109 0xE66F8940u

//! Register Reset Value
#define DESC0_4_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_109 Register DESC1_4_PON_EGP_109 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_109 0x38944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_109 0xE66F8944u

//! Register Reset Value
#define DESC1_4_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_109 Register DESC2_4_PON_EGP_109 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_109 0x38948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_109 0xE66F8948u

//! Register Reset Value
#define DESC2_4_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_109 Register DESC3_4_PON_EGP_109 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_109 0x3894C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_109 0xE66F894Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_109_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_109 Register DESC0_5_PON_EGP_109 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_109 0x38950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_109 0xE66F8950u

//! Register Reset Value
#define DESC0_5_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_109 Register DESC1_5_PON_EGP_109 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_109 0x38954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_109 0xE66F8954u

//! Register Reset Value
#define DESC1_5_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_109 Register DESC2_5_PON_EGP_109 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_109 0x38958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_109 0xE66F8958u

//! Register Reset Value
#define DESC2_5_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_109 Register DESC3_5_PON_EGP_109 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_109 0x3895C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_109 0xE66F895Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_109_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_109 Register DESC0_6_PON_EGP_109 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_109 0x38960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_109 0xE66F8960u

//! Register Reset Value
#define DESC0_6_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_109 Register DESC1_6_PON_EGP_109 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_109 0x38964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_109 0xE66F8964u

//! Register Reset Value
#define DESC1_6_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_109 Register DESC2_6_PON_EGP_109 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_109 0x38968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_109 0xE66F8968u

//! Register Reset Value
#define DESC2_6_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_109 Register DESC3_6_PON_EGP_109 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_109 0x3896C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_109 0xE66F896Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_109_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_109 Register DESC0_7_PON_EGP_109 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_109 0x38970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_109 0xE66F8970u

//! Register Reset Value
#define DESC0_7_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_109 Register DESC1_7_PON_EGP_109 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_109 0x38974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_109 0xE66F8974u

//! Register Reset Value
#define DESC1_7_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_109 Register DESC2_7_PON_EGP_109 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_109 0x38978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_109 0xE66F8978u

//! Register Reset Value
#define DESC2_7_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_109 Register DESC3_7_PON_EGP_109 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_109 0x3897C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_109 0xE66F897Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_109_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_109_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_109_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_109 Register DESC0_0_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_109 0x38A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_109 0xE66F8A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_109 Register DESC1_0_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_109 0x38A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_109 0xE66F8A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_109 Register DESC2_0_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_109 0x38A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_109 0xE66F8A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_109 Register DESC3_0_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_109 0x38A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_109 0xE66F8A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_109_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_109 Register DESC0_1_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_109 0x38A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_109 0xE66F8A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_109 Register DESC1_1_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_109 0x38A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_109 0xE66F8A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_109 Register DESC2_1_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_109 0x38A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_109 0xE66F8A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_109 Register DESC3_1_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_109 0x38A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_109 0xE66F8A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_109_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_109 Register DESC0_2_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_109 0x38A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_109 0xE66F8A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_109 Register DESC1_2_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_109 0x38A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_109 0xE66F8A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_109 Register DESC2_2_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_109 0x38A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_109 0xE66F8A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_109 Register DESC3_2_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_109 0x38A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_109 0xE66F8A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_109_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_109 Register DESC0_3_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_109 0x38A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_109 0xE66F8A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_109 Register DESC1_3_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_109 0x38A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_109 0xE66F8A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_109 Register DESC2_3_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_109 0x38A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_109 0xE66F8A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_109 Register DESC3_3_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_109 0x38A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_109 0xE66F8A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_109_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_109 Register DESC0_4_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_109 0x38A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_109 0xE66F8A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_109 Register DESC1_4_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_109 0x38A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_109 0xE66F8A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_109 Register DESC2_4_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_109 0x38A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_109 0xE66F8A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_109 Register DESC3_4_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_109 0x38A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_109 0xE66F8A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_109_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_109 Register DESC0_5_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_109 0x38A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_109 0xE66F8A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_109 Register DESC1_5_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_109 0x38A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_109 0xE66F8A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_109 Register DESC2_5_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_109 0x38A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_109 0xE66F8A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_109 Register DESC3_5_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_109 0x38A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_109 0xE66F8A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_109_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_109 Register DESC0_6_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_109 0x38A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_109 0xE66F8A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_109 Register DESC1_6_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_109 0x38A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_109 0xE66F8A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_109 Register DESC2_6_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_109 0x38A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_109 0xE66F8A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_109 Register DESC3_6_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_109 0x38A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_109 0xE66F8A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_109_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_109 Register DESC0_7_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_109 0x38A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_109 0xE66F8A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_109 Register DESC1_7_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_109 0x38A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_109 0xE66F8A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_109 Register DESC2_7_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_109 0x38A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_109 0xE66F8A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_109_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_109 Register DESC3_7_PON_EGP_S_109 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_109 0x38A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_109 0xE66F8A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_109_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_109_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_109_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_109_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_109_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_110 Register CFG_PON_EGP_110 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_110 0x38C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_110 0xE66F8C00u

//! Register Reset Value
#define CFG_PON_EGP_110_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_110_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_110_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_110_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_110_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_110_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_110_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_110_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_110_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_110_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_110_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_110 Register DQPC_PON_EGP_110 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_110 0x38C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_110 0xE66F8C10u

//! Register Reset Value
#define DQPC_PON_EGP_110_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_110_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_110_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_110 Register IRNCR_PON_EGP_110 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_110 0x38C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_110 0xE66F8C20u

//! Register Reset Value
#define IRNCR_PON_EGP_110_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_110_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_110_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_110_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_110_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_110 Register IRNICR_PON_EGP_110 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_110 0x38C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_110 0xE66F8C24u

//! Register Reset Value
#define IRNICR_PON_EGP_110_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_110_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_110_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_110 Register IRNEN_PON_EGP_110 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_110 0x38C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_110 0xE66F8C28u

//! Register Reset Value
#define IRNEN_PON_EGP_110_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_110_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_110_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_110_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_110_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_110 Register DPTR_PON_EGP_110 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_110 0x38C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_110 0xE66F8C30u

//! Register Reset Value
#define DPTR_PON_EGP_110_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_110_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_110_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_110_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_110_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_110_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_110_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_110_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_110_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_110_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_110_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_110 Register DESC0_0_PON_EGP_110 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_110 0x38D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_110 0xE66F8D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_110 Register DESC1_0_PON_EGP_110 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_110 0x38D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_110 0xE66F8D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_110 Register DESC2_0_PON_EGP_110 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_110 0x38D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_110 0xE66F8D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_110 Register DESC3_0_PON_EGP_110 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_110 0x38D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_110 0xE66F8D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_110_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_110 Register DESC0_1_PON_EGP_110 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_110 0x38D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_110 0xE66F8D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_110 Register DESC1_1_PON_EGP_110 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_110 0x38D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_110 0xE66F8D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_110 Register DESC2_1_PON_EGP_110 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_110 0x38D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_110 0xE66F8D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_110 Register DESC3_1_PON_EGP_110 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_110 0x38D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_110 0xE66F8D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_110_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_110 Register DESC0_2_PON_EGP_110 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_110 0x38D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_110 0xE66F8D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_110 Register DESC1_2_PON_EGP_110 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_110 0x38D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_110 0xE66F8D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_110 Register DESC2_2_PON_EGP_110 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_110 0x38D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_110 0xE66F8D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_110 Register DESC3_2_PON_EGP_110 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_110 0x38D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_110 0xE66F8D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_110_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_110 Register DESC0_3_PON_EGP_110 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_110 0x38D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_110 0xE66F8D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_110 Register DESC1_3_PON_EGP_110 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_110 0x38D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_110 0xE66F8D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_110 Register DESC2_3_PON_EGP_110 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_110 0x38D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_110 0xE66F8D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_110 Register DESC3_3_PON_EGP_110 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_110 0x38D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_110 0xE66F8D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_110_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_110 Register DESC0_4_PON_EGP_110 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_110 0x38D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_110 0xE66F8D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_110 Register DESC1_4_PON_EGP_110 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_110 0x38D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_110 0xE66F8D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_110 Register DESC2_4_PON_EGP_110 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_110 0x38D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_110 0xE66F8D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_110 Register DESC3_4_PON_EGP_110 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_110 0x38D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_110 0xE66F8D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_110_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_110 Register DESC0_5_PON_EGP_110 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_110 0x38D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_110 0xE66F8D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_110 Register DESC1_5_PON_EGP_110 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_110 0x38D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_110 0xE66F8D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_110 Register DESC2_5_PON_EGP_110 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_110 0x38D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_110 0xE66F8D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_110 Register DESC3_5_PON_EGP_110 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_110 0x38D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_110 0xE66F8D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_110_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_110 Register DESC0_6_PON_EGP_110 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_110 0x38D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_110 0xE66F8D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_110 Register DESC1_6_PON_EGP_110 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_110 0x38D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_110 0xE66F8D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_110 Register DESC2_6_PON_EGP_110 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_110 0x38D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_110 0xE66F8D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_110 Register DESC3_6_PON_EGP_110 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_110 0x38D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_110 0xE66F8D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_110_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_110 Register DESC0_7_PON_EGP_110 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_110 0x38D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_110 0xE66F8D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_110 Register DESC1_7_PON_EGP_110 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_110 0x38D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_110 0xE66F8D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_110 Register DESC2_7_PON_EGP_110 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_110 0x38D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_110 0xE66F8D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_110 Register DESC3_7_PON_EGP_110 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_110 0x38D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_110 0xE66F8D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_110_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_110_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_110_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_110 Register DESC0_0_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_110 0x38E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_110 0xE66F8E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_110 Register DESC1_0_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_110 0x38E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_110 0xE66F8E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_110 Register DESC2_0_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_110 0x38E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_110 0xE66F8E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_110 Register DESC3_0_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_110 0x38E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_110 0xE66F8E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_110_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_110 Register DESC0_1_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_110 0x38E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_110 0xE66F8E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_110 Register DESC1_1_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_110 0x38E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_110 0xE66F8E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_110 Register DESC2_1_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_110 0x38E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_110 0xE66F8E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_110 Register DESC3_1_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_110 0x38E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_110 0xE66F8E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_110_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_110 Register DESC0_2_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_110 0x38E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_110 0xE66F8E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_110 Register DESC1_2_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_110 0x38E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_110 0xE66F8E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_110 Register DESC2_2_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_110 0x38E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_110 0xE66F8E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_110 Register DESC3_2_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_110 0x38E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_110 0xE66F8E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_110_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_110 Register DESC0_3_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_110 0x38E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_110 0xE66F8E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_110 Register DESC1_3_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_110 0x38E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_110 0xE66F8E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_110 Register DESC2_3_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_110 0x38E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_110 0xE66F8E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_110 Register DESC3_3_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_110 0x38E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_110 0xE66F8E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_110_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_110 Register DESC0_4_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_110 0x38E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_110 0xE66F8E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_110 Register DESC1_4_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_110 0x38E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_110 0xE66F8E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_110 Register DESC2_4_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_110 0x38E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_110 0xE66F8E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_110 Register DESC3_4_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_110 0x38E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_110 0xE66F8E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_110_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_110 Register DESC0_5_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_110 0x38E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_110 0xE66F8E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_110 Register DESC1_5_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_110 0x38E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_110 0xE66F8E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_110 Register DESC2_5_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_110 0x38E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_110 0xE66F8E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_110 Register DESC3_5_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_110 0x38E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_110 0xE66F8E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_110_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_110 Register DESC0_6_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_110 0x38E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_110 0xE66F8E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_110 Register DESC1_6_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_110 0x38E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_110 0xE66F8E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_110 Register DESC2_6_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_110 0x38E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_110 0xE66F8E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_110 Register DESC3_6_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_110 0x38E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_110 0xE66F8E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_110_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_110 Register DESC0_7_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_110 0x38E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_110 0xE66F8E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_110 Register DESC1_7_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_110 0x38E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_110 0xE66F8E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_110 Register DESC2_7_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_110 0x38E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_110 0xE66F8E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_110_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_110 Register DESC3_7_PON_EGP_S_110 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_110 0x38E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_110 0xE66F8E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_110_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_110_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_110_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_110_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_110_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_111 Register CFG_PON_EGP_111 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_111 0x39000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_111 0xE66F9000u

//! Register Reset Value
#define CFG_PON_EGP_111_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_111_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_111_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_111_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_111_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_111_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_111_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_111_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_111_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_111_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_111_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_111 Register DQPC_PON_EGP_111 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_111 0x39010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_111 0xE66F9010u

//! Register Reset Value
#define DQPC_PON_EGP_111_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_111_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_111_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_111 Register IRNCR_PON_EGP_111 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_111 0x39020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_111 0xE66F9020u

//! Register Reset Value
#define IRNCR_PON_EGP_111_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_111_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_111_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_111_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_111_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_111 Register IRNICR_PON_EGP_111 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_111 0x39024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_111 0xE66F9024u

//! Register Reset Value
#define IRNICR_PON_EGP_111_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_111_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_111_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_111 Register IRNEN_PON_EGP_111 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_111 0x39028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_111 0xE66F9028u

//! Register Reset Value
#define IRNEN_PON_EGP_111_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_111_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_111_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_111_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_111_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_111 Register DPTR_PON_EGP_111 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_111 0x39030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_111 0xE66F9030u

//! Register Reset Value
#define DPTR_PON_EGP_111_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_111_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_111_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_111_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_111_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_111_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_111_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_111_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_111_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_111_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_111_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_111 Register DESC0_0_PON_EGP_111 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_111 0x39100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_111 0xE66F9100u

//! Register Reset Value
#define DESC0_0_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_111 Register DESC1_0_PON_EGP_111 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_111 0x39104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_111 0xE66F9104u

//! Register Reset Value
#define DESC1_0_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_111 Register DESC2_0_PON_EGP_111 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_111 0x39108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_111 0xE66F9108u

//! Register Reset Value
#define DESC2_0_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_111 Register DESC3_0_PON_EGP_111 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_111 0x3910C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_111 0xE66F910Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_111_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_111 Register DESC0_1_PON_EGP_111 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_111 0x39110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_111 0xE66F9110u

//! Register Reset Value
#define DESC0_1_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_111 Register DESC1_1_PON_EGP_111 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_111 0x39114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_111 0xE66F9114u

//! Register Reset Value
#define DESC1_1_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_111 Register DESC2_1_PON_EGP_111 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_111 0x39118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_111 0xE66F9118u

//! Register Reset Value
#define DESC2_1_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_111 Register DESC3_1_PON_EGP_111 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_111 0x3911C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_111 0xE66F911Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_111_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_111 Register DESC0_2_PON_EGP_111 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_111 0x39120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_111 0xE66F9120u

//! Register Reset Value
#define DESC0_2_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_111 Register DESC1_2_PON_EGP_111 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_111 0x39124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_111 0xE66F9124u

//! Register Reset Value
#define DESC1_2_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_111 Register DESC2_2_PON_EGP_111 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_111 0x39128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_111 0xE66F9128u

//! Register Reset Value
#define DESC2_2_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_111 Register DESC3_2_PON_EGP_111 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_111 0x3912C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_111 0xE66F912Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_111_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_111 Register DESC0_3_PON_EGP_111 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_111 0x39130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_111 0xE66F9130u

//! Register Reset Value
#define DESC0_3_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_111 Register DESC1_3_PON_EGP_111 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_111 0x39134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_111 0xE66F9134u

//! Register Reset Value
#define DESC1_3_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_111 Register DESC2_3_PON_EGP_111 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_111 0x39138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_111 0xE66F9138u

//! Register Reset Value
#define DESC2_3_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_111 Register DESC3_3_PON_EGP_111 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_111 0x3913C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_111 0xE66F913Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_111_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_111 Register DESC0_4_PON_EGP_111 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_111 0x39140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_111 0xE66F9140u

//! Register Reset Value
#define DESC0_4_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_111 Register DESC1_4_PON_EGP_111 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_111 0x39144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_111 0xE66F9144u

//! Register Reset Value
#define DESC1_4_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_111 Register DESC2_4_PON_EGP_111 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_111 0x39148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_111 0xE66F9148u

//! Register Reset Value
#define DESC2_4_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_111 Register DESC3_4_PON_EGP_111 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_111 0x3914C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_111 0xE66F914Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_111_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_111 Register DESC0_5_PON_EGP_111 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_111 0x39150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_111 0xE66F9150u

//! Register Reset Value
#define DESC0_5_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_111 Register DESC1_5_PON_EGP_111 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_111 0x39154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_111 0xE66F9154u

//! Register Reset Value
#define DESC1_5_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_111 Register DESC2_5_PON_EGP_111 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_111 0x39158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_111 0xE66F9158u

//! Register Reset Value
#define DESC2_5_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_111 Register DESC3_5_PON_EGP_111 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_111 0x3915C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_111 0xE66F915Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_111_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_111 Register DESC0_6_PON_EGP_111 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_111 0x39160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_111 0xE66F9160u

//! Register Reset Value
#define DESC0_6_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_111 Register DESC1_6_PON_EGP_111 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_111 0x39164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_111 0xE66F9164u

//! Register Reset Value
#define DESC1_6_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_111 Register DESC2_6_PON_EGP_111 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_111 0x39168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_111 0xE66F9168u

//! Register Reset Value
#define DESC2_6_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_111 Register DESC3_6_PON_EGP_111 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_111 0x3916C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_111 0xE66F916Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_111_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_111 Register DESC0_7_PON_EGP_111 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_111 0x39170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_111 0xE66F9170u

//! Register Reset Value
#define DESC0_7_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_111 Register DESC1_7_PON_EGP_111 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_111 0x39174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_111 0xE66F9174u

//! Register Reset Value
#define DESC1_7_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_111 Register DESC2_7_PON_EGP_111 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_111 0x39178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_111 0xE66F9178u

//! Register Reset Value
#define DESC2_7_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_111 Register DESC3_7_PON_EGP_111 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_111 0x3917C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_111 0xE66F917Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_111_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_111_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_111_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_111 Register DESC0_0_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_111 0x39200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_111 0xE66F9200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_111 Register DESC1_0_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_111 0x39204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_111 0xE66F9204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_111 Register DESC2_0_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_111 0x39208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_111 0xE66F9208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_111 Register DESC3_0_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_111 0x3920C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_111 0xE66F920Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_111_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_111 Register DESC0_1_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_111 0x39210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_111 0xE66F9210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_111 Register DESC1_1_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_111 0x39214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_111 0xE66F9214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_111 Register DESC2_1_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_111 0x39218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_111 0xE66F9218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_111 Register DESC3_1_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_111 0x3921C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_111 0xE66F921Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_111_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_111 Register DESC0_2_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_111 0x39220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_111 0xE66F9220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_111 Register DESC1_2_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_111 0x39224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_111 0xE66F9224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_111 Register DESC2_2_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_111 0x39228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_111 0xE66F9228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_111 Register DESC3_2_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_111 0x3922C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_111 0xE66F922Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_111_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_111 Register DESC0_3_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_111 0x39230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_111 0xE66F9230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_111 Register DESC1_3_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_111 0x39234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_111 0xE66F9234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_111 Register DESC2_3_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_111 0x39238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_111 0xE66F9238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_111 Register DESC3_3_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_111 0x3923C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_111 0xE66F923Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_111_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_111 Register DESC0_4_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_111 0x39240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_111 0xE66F9240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_111 Register DESC1_4_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_111 0x39244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_111 0xE66F9244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_111 Register DESC2_4_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_111 0x39248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_111 0xE66F9248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_111 Register DESC3_4_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_111 0x3924C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_111 0xE66F924Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_111_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_111 Register DESC0_5_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_111 0x39250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_111 0xE66F9250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_111 Register DESC1_5_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_111 0x39254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_111 0xE66F9254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_111 Register DESC2_5_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_111 0x39258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_111 0xE66F9258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_111 Register DESC3_5_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_111 0x3925C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_111 0xE66F925Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_111_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_111 Register DESC0_6_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_111 0x39260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_111 0xE66F9260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_111 Register DESC1_6_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_111 0x39264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_111 0xE66F9264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_111 Register DESC2_6_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_111 0x39268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_111 0xE66F9268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_111 Register DESC3_6_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_111 0x3926C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_111 0xE66F926Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_111_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_111 Register DESC0_7_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_111 0x39270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_111 0xE66F9270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_111 Register DESC1_7_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_111 0x39274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_111 0xE66F9274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_111 Register DESC2_7_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_111 0x39278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_111 0xE66F9278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_111_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_111 Register DESC3_7_PON_EGP_S_111 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_111 0x3927C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_111 0xE66F927Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_111_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_111_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_111_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_111_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_111_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_112 Register CFG_PON_EGP_112 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_112 0x39400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_112 0xE66F9400u

//! Register Reset Value
#define CFG_PON_EGP_112_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_112_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_112_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_112_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_112_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_112_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_112_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_112_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_112_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_112_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_112_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_112 Register DQPC_PON_EGP_112 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_112 0x39410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_112 0xE66F9410u

//! Register Reset Value
#define DQPC_PON_EGP_112_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_112_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_112_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_112 Register IRNCR_PON_EGP_112 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_112 0x39420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_112 0xE66F9420u

//! Register Reset Value
#define IRNCR_PON_EGP_112_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_112_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_112_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_112_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_112_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_112 Register IRNICR_PON_EGP_112 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_112 0x39424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_112 0xE66F9424u

//! Register Reset Value
#define IRNICR_PON_EGP_112_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_112_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_112_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_112 Register IRNEN_PON_EGP_112 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_112 0x39428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_112 0xE66F9428u

//! Register Reset Value
#define IRNEN_PON_EGP_112_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_112_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_112_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_112_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_112_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_112 Register DPTR_PON_EGP_112 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_112 0x39430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_112 0xE66F9430u

//! Register Reset Value
#define DPTR_PON_EGP_112_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_112_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_112_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_112_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_112_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_112_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_112_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_112_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_112_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_112_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_112_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_112 Register DESC0_0_PON_EGP_112 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_112 0x39500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_112 0xE66F9500u

//! Register Reset Value
#define DESC0_0_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_112 Register DESC1_0_PON_EGP_112 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_112 0x39504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_112 0xE66F9504u

//! Register Reset Value
#define DESC1_0_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_112 Register DESC2_0_PON_EGP_112 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_112 0x39508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_112 0xE66F9508u

//! Register Reset Value
#define DESC2_0_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_112 Register DESC3_0_PON_EGP_112 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_112 0x3950C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_112 0xE66F950Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_112_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_112 Register DESC0_1_PON_EGP_112 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_112 0x39510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_112 0xE66F9510u

//! Register Reset Value
#define DESC0_1_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_112 Register DESC1_1_PON_EGP_112 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_112 0x39514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_112 0xE66F9514u

//! Register Reset Value
#define DESC1_1_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_112 Register DESC2_1_PON_EGP_112 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_112 0x39518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_112 0xE66F9518u

//! Register Reset Value
#define DESC2_1_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_112 Register DESC3_1_PON_EGP_112 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_112 0x3951C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_112 0xE66F951Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_112_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_112 Register DESC0_2_PON_EGP_112 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_112 0x39520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_112 0xE66F9520u

//! Register Reset Value
#define DESC0_2_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_112 Register DESC1_2_PON_EGP_112 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_112 0x39524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_112 0xE66F9524u

//! Register Reset Value
#define DESC1_2_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_112 Register DESC2_2_PON_EGP_112 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_112 0x39528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_112 0xE66F9528u

//! Register Reset Value
#define DESC2_2_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_112 Register DESC3_2_PON_EGP_112 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_112 0x3952C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_112 0xE66F952Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_112_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_112 Register DESC0_3_PON_EGP_112 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_112 0x39530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_112 0xE66F9530u

//! Register Reset Value
#define DESC0_3_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_112 Register DESC1_3_PON_EGP_112 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_112 0x39534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_112 0xE66F9534u

//! Register Reset Value
#define DESC1_3_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_112 Register DESC2_3_PON_EGP_112 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_112 0x39538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_112 0xE66F9538u

//! Register Reset Value
#define DESC2_3_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_112 Register DESC3_3_PON_EGP_112 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_112 0x3953C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_112 0xE66F953Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_112_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_112 Register DESC0_4_PON_EGP_112 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_112 0x39540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_112 0xE66F9540u

//! Register Reset Value
#define DESC0_4_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_112 Register DESC1_4_PON_EGP_112 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_112 0x39544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_112 0xE66F9544u

//! Register Reset Value
#define DESC1_4_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_112 Register DESC2_4_PON_EGP_112 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_112 0x39548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_112 0xE66F9548u

//! Register Reset Value
#define DESC2_4_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_112 Register DESC3_4_PON_EGP_112 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_112 0x3954C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_112 0xE66F954Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_112_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_112 Register DESC0_5_PON_EGP_112 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_112 0x39550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_112 0xE66F9550u

//! Register Reset Value
#define DESC0_5_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_112 Register DESC1_5_PON_EGP_112 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_112 0x39554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_112 0xE66F9554u

//! Register Reset Value
#define DESC1_5_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_112 Register DESC2_5_PON_EGP_112 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_112 0x39558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_112 0xE66F9558u

//! Register Reset Value
#define DESC2_5_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_112 Register DESC3_5_PON_EGP_112 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_112 0x3955C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_112 0xE66F955Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_112_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_112 Register DESC0_6_PON_EGP_112 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_112 0x39560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_112 0xE66F9560u

//! Register Reset Value
#define DESC0_6_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_112 Register DESC1_6_PON_EGP_112 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_112 0x39564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_112 0xE66F9564u

//! Register Reset Value
#define DESC1_6_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_112 Register DESC2_6_PON_EGP_112 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_112 0x39568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_112 0xE66F9568u

//! Register Reset Value
#define DESC2_6_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_112 Register DESC3_6_PON_EGP_112 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_112 0x3956C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_112 0xE66F956Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_112_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_112 Register DESC0_7_PON_EGP_112 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_112 0x39570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_112 0xE66F9570u

//! Register Reset Value
#define DESC0_7_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_112 Register DESC1_7_PON_EGP_112 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_112 0x39574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_112 0xE66F9574u

//! Register Reset Value
#define DESC1_7_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_112 Register DESC2_7_PON_EGP_112 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_112 0x39578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_112 0xE66F9578u

//! Register Reset Value
#define DESC2_7_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_112 Register DESC3_7_PON_EGP_112 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_112 0x3957C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_112 0xE66F957Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_112_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_112_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_112_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_112 Register DESC0_0_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_112 0x39600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_112 0xE66F9600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_112 Register DESC1_0_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_112 0x39604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_112 0xE66F9604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_112 Register DESC2_0_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_112 0x39608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_112 0xE66F9608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_112 Register DESC3_0_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_112 0x3960C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_112 0xE66F960Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_112_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_112 Register DESC0_1_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_112 0x39610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_112 0xE66F9610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_112 Register DESC1_1_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_112 0x39614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_112 0xE66F9614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_112 Register DESC2_1_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_112 0x39618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_112 0xE66F9618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_112 Register DESC3_1_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_112 0x3961C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_112 0xE66F961Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_112_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_112 Register DESC0_2_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_112 0x39620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_112 0xE66F9620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_112 Register DESC1_2_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_112 0x39624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_112 0xE66F9624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_112 Register DESC2_2_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_112 0x39628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_112 0xE66F9628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_112 Register DESC3_2_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_112 0x3962C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_112 0xE66F962Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_112_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_112 Register DESC0_3_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_112 0x39630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_112 0xE66F9630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_112 Register DESC1_3_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_112 0x39634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_112 0xE66F9634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_112 Register DESC2_3_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_112 0x39638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_112 0xE66F9638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_112 Register DESC3_3_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_112 0x3963C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_112 0xE66F963Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_112_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_112 Register DESC0_4_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_112 0x39640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_112 0xE66F9640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_112 Register DESC1_4_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_112 0x39644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_112 0xE66F9644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_112 Register DESC2_4_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_112 0x39648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_112 0xE66F9648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_112 Register DESC3_4_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_112 0x3964C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_112 0xE66F964Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_112_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_112 Register DESC0_5_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_112 0x39650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_112 0xE66F9650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_112 Register DESC1_5_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_112 0x39654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_112 0xE66F9654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_112 Register DESC2_5_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_112 0x39658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_112 0xE66F9658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_112 Register DESC3_5_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_112 0x3965C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_112 0xE66F965Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_112_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_112 Register DESC0_6_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_112 0x39660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_112 0xE66F9660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_112 Register DESC1_6_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_112 0x39664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_112 0xE66F9664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_112 Register DESC2_6_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_112 0x39668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_112 0xE66F9668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_112 Register DESC3_6_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_112 0x3966C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_112 0xE66F966Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_112_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_112 Register DESC0_7_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_112 0x39670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_112 0xE66F9670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_112 Register DESC1_7_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_112 0x39674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_112 0xE66F9674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_112 Register DESC2_7_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_112 0x39678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_112 0xE66F9678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_112_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_112 Register DESC3_7_PON_EGP_S_112 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_112 0x3967C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_112 0xE66F967Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_112_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_112_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_112_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_112_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_112_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_113 Register CFG_PON_EGP_113 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_113 0x39800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_113 0xE66F9800u

//! Register Reset Value
#define CFG_PON_EGP_113_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_113_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_113_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_113_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_113_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_113_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_113_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_113_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_113_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_113_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_113_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_113 Register DQPC_PON_EGP_113 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_113 0x39810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_113 0xE66F9810u

//! Register Reset Value
#define DQPC_PON_EGP_113_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_113_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_113_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_113 Register IRNCR_PON_EGP_113 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_113 0x39820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_113 0xE66F9820u

//! Register Reset Value
#define IRNCR_PON_EGP_113_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_113_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_113_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_113_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_113_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_113 Register IRNICR_PON_EGP_113 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_113 0x39824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_113 0xE66F9824u

//! Register Reset Value
#define IRNICR_PON_EGP_113_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_113_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_113_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_113 Register IRNEN_PON_EGP_113 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_113 0x39828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_113 0xE66F9828u

//! Register Reset Value
#define IRNEN_PON_EGP_113_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_113_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_113_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_113_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_113_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_113 Register DPTR_PON_EGP_113 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_113 0x39830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_113 0xE66F9830u

//! Register Reset Value
#define DPTR_PON_EGP_113_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_113_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_113_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_113_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_113_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_113_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_113_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_113_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_113_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_113_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_113_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_113 Register DESC0_0_PON_EGP_113 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_113 0x39900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_113 0xE66F9900u

//! Register Reset Value
#define DESC0_0_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_113 Register DESC1_0_PON_EGP_113 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_113 0x39904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_113 0xE66F9904u

//! Register Reset Value
#define DESC1_0_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_113 Register DESC2_0_PON_EGP_113 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_113 0x39908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_113 0xE66F9908u

//! Register Reset Value
#define DESC2_0_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_113 Register DESC3_0_PON_EGP_113 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_113 0x3990C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_113 0xE66F990Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_113_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_113 Register DESC0_1_PON_EGP_113 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_113 0x39910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_113 0xE66F9910u

//! Register Reset Value
#define DESC0_1_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_113 Register DESC1_1_PON_EGP_113 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_113 0x39914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_113 0xE66F9914u

//! Register Reset Value
#define DESC1_1_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_113 Register DESC2_1_PON_EGP_113 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_113 0x39918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_113 0xE66F9918u

//! Register Reset Value
#define DESC2_1_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_113 Register DESC3_1_PON_EGP_113 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_113 0x3991C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_113 0xE66F991Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_113_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_113 Register DESC0_2_PON_EGP_113 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_113 0x39920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_113 0xE66F9920u

//! Register Reset Value
#define DESC0_2_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_113 Register DESC1_2_PON_EGP_113 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_113 0x39924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_113 0xE66F9924u

//! Register Reset Value
#define DESC1_2_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_113 Register DESC2_2_PON_EGP_113 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_113 0x39928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_113 0xE66F9928u

//! Register Reset Value
#define DESC2_2_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_113 Register DESC3_2_PON_EGP_113 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_113 0x3992C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_113 0xE66F992Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_113_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_113 Register DESC0_3_PON_EGP_113 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_113 0x39930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_113 0xE66F9930u

//! Register Reset Value
#define DESC0_3_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_113 Register DESC1_3_PON_EGP_113 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_113 0x39934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_113 0xE66F9934u

//! Register Reset Value
#define DESC1_3_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_113 Register DESC2_3_PON_EGP_113 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_113 0x39938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_113 0xE66F9938u

//! Register Reset Value
#define DESC2_3_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_113 Register DESC3_3_PON_EGP_113 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_113 0x3993C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_113 0xE66F993Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_113_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_113 Register DESC0_4_PON_EGP_113 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_113 0x39940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_113 0xE66F9940u

//! Register Reset Value
#define DESC0_4_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_113 Register DESC1_4_PON_EGP_113 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_113 0x39944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_113 0xE66F9944u

//! Register Reset Value
#define DESC1_4_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_113 Register DESC2_4_PON_EGP_113 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_113 0x39948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_113 0xE66F9948u

//! Register Reset Value
#define DESC2_4_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_113 Register DESC3_4_PON_EGP_113 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_113 0x3994C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_113 0xE66F994Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_113_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_113 Register DESC0_5_PON_EGP_113 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_113 0x39950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_113 0xE66F9950u

//! Register Reset Value
#define DESC0_5_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_113 Register DESC1_5_PON_EGP_113 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_113 0x39954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_113 0xE66F9954u

//! Register Reset Value
#define DESC1_5_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_113 Register DESC2_5_PON_EGP_113 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_113 0x39958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_113 0xE66F9958u

//! Register Reset Value
#define DESC2_5_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_113 Register DESC3_5_PON_EGP_113 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_113 0x3995C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_113 0xE66F995Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_113_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_113 Register DESC0_6_PON_EGP_113 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_113 0x39960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_113 0xE66F9960u

//! Register Reset Value
#define DESC0_6_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_113 Register DESC1_6_PON_EGP_113 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_113 0x39964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_113 0xE66F9964u

//! Register Reset Value
#define DESC1_6_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_113 Register DESC2_6_PON_EGP_113 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_113 0x39968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_113 0xE66F9968u

//! Register Reset Value
#define DESC2_6_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_113 Register DESC3_6_PON_EGP_113 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_113 0x3996C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_113 0xE66F996Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_113_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_113 Register DESC0_7_PON_EGP_113 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_113 0x39970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_113 0xE66F9970u

//! Register Reset Value
#define DESC0_7_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_113 Register DESC1_7_PON_EGP_113 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_113 0x39974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_113 0xE66F9974u

//! Register Reset Value
#define DESC1_7_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_113 Register DESC2_7_PON_EGP_113 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_113 0x39978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_113 0xE66F9978u

//! Register Reset Value
#define DESC2_7_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_113 Register DESC3_7_PON_EGP_113 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_113 0x3997C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_113 0xE66F997Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_113_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_113_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_113_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_113 Register DESC0_0_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_113 0x39A00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_113 0xE66F9A00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_113 Register DESC1_0_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_113 0x39A04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_113 0xE66F9A04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_113 Register DESC2_0_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_113 0x39A08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_113 0xE66F9A08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_113 Register DESC3_0_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_113 0x39A0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_113 0xE66F9A0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_113_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_113 Register DESC0_1_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_113 0x39A10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_113 0xE66F9A10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_113 Register DESC1_1_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_113 0x39A14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_113 0xE66F9A14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_113 Register DESC2_1_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_113 0x39A18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_113 0xE66F9A18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_113 Register DESC3_1_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_113 0x39A1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_113 0xE66F9A1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_113_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_113 Register DESC0_2_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_113 0x39A20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_113 0xE66F9A20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_113 Register DESC1_2_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_113 0x39A24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_113 0xE66F9A24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_113 Register DESC2_2_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_113 0x39A28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_113 0xE66F9A28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_113 Register DESC3_2_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_113 0x39A2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_113 0xE66F9A2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_113_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_113 Register DESC0_3_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_113 0x39A30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_113 0xE66F9A30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_113 Register DESC1_3_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_113 0x39A34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_113 0xE66F9A34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_113 Register DESC2_3_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_113 0x39A38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_113 0xE66F9A38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_113 Register DESC3_3_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_113 0x39A3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_113 0xE66F9A3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_113_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_113 Register DESC0_4_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_113 0x39A40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_113 0xE66F9A40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_113 Register DESC1_4_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_113 0x39A44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_113 0xE66F9A44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_113 Register DESC2_4_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_113 0x39A48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_113 0xE66F9A48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_113 Register DESC3_4_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_113 0x39A4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_113 0xE66F9A4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_113_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_113 Register DESC0_5_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_113 0x39A50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_113 0xE66F9A50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_113 Register DESC1_5_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_113 0x39A54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_113 0xE66F9A54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_113 Register DESC2_5_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_113 0x39A58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_113 0xE66F9A58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_113 Register DESC3_5_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_113 0x39A5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_113 0xE66F9A5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_113_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_113 Register DESC0_6_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_113 0x39A60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_113 0xE66F9A60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_113 Register DESC1_6_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_113 0x39A64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_113 0xE66F9A64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_113 Register DESC2_6_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_113 0x39A68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_113 0xE66F9A68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_113 Register DESC3_6_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_113 0x39A6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_113 0xE66F9A6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_113_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_113 Register DESC0_7_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_113 0x39A70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_113 0xE66F9A70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_113 Register DESC1_7_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_113 0x39A74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_113 0xE66F9A74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_113 Register DESC2_7_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_113 0x39A78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_113 0xE66F9A78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_113_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_113 Register DESC3_7_PON_EGP_S_113 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_113 0x39A7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_113 0xE66F9A7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_113_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_113_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_113_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_113_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_113_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_114 Register CFG_PON_EGP_114 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_114 0x39C00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_114 0xE66F9C00u

//! Register Reset Value
#define CFG_PON_EGP_114_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_114_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_114_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_114_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_114_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_114_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_114_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_114_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_114_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_114_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_114_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_114 Register DQPC_PON_EGP_114 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_114 0x39C10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_114 0xE66F9C10u

//! Register Reset Value
#define DQPC_PON_EGP_114_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_114_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_114_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_114 Register IRNCR_PON_EGP_114 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_114 0x39C20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_114 0xE66F9C20u

//! Register Reset Value
#define IRNCR_PON_EGP_114_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_114_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_114_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_114_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_114_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_114 Register IRNICR_PON_EGP_114 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_114 0x39C24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_114 0xE66F9C24u

//! Register Reset Value
#define IRNICR_PON_EGP_114_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_114_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_114_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_114 Register IRNEN_PON_EGP_114 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_114 0x39C28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_114 0xE66F9C28u

//! Register Reset Value
#define IRNEN_PON_EGP_114_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_114_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_114_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_114_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_114_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_114 Register DPTR_PON_EGP_114 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_114 0x39C30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_114 0xE66F9C30u

//! Register Reset Value
#define DPTR_PON_EGP_114_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_114_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_114_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_114_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_114_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_114_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_114_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_114_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_114_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_114_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_114_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_114 Register DESC0_0_PON_EGP_114 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_114 0x39D00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_114 0xE66F9D00u

//! Register Reset Value
#define DESC0_0_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_114 Register DESC1_0_PON_EGP_114 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_114 0x39D04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_114 0xE66F9D04u

//! Register Reset Value
#define DESC1_0_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_114 Register DESC2_0_PON_EGP_114 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_114 0x39D08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_114 0xE66F9D08u

//! Register Reset Value
#define DESC2_0_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_114 Register DESC3_0_PON_EGP_114 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_114 0x39D0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_114 0xE66F9D0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_114_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_114 Register DESC0_1_PON_EGP_114 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_114 0x39D10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_114 0xE66F9D10u

//! Register Reset Value
#define DESC0_1_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_114 Register DESC1_1_PON_EGP_114 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_114 0x39D14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_114 0xE66F9D14u

//! Register Reset Value
#define DESC1_1_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_114 Register DESC2_1_PON_EGP_114 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_114 0x39D18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_114 0xE66F9D18u

//! Register Reset Value
#define DESC2_1_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_114 Register DESC3_1_PON_EGP_114 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_114 0x39D1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_114 0xE66F9D1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_114_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_114 Register DESC0_2_PON_EGP_114 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_114 0x39D20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_114 0xE66F9D20u

//! Register Reset Value
#define DESC0_2_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_114 Register DESC1_2_PON_EGP_114 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_114 0x39D24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_114 0xE66F9D24u

//! Register Reset Value
#define DESC1_2_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_114 Register DESC2_2_PON_EGP_114 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_114 0x39D28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_114 0xE66F9D28u

//! Register Reset Value
#define DESC2_2_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_114 Register DESC3_2_PON_EGP_114 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_114 0x39D2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_114 0xE66F9D2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_114_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_114 Register DESC0_3_PON_EGP_114 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_114 0x39D30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_114 0xE66F9D30u

//! Register Reset Value
#define DESC0_3_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_114 Register DESC1_3_PON_EGP_114 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_114 0x39D34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_114 0xE66F9D34u

//! Register Reset Value
#define DESC1_3_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_114 Register DESC2_3_PON_EGP_114 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_114 0x39D38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_114 0xE66F9D38u

//! Register Reset Value
#define DESC2_3_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_114 Register DESC3_3_PON_EGP_114 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_114 0x39D3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_114 0xE66F9D3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_114_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_114 Register DESC0_4_PON_EGP_114 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_114 0x39D40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_114 0xE66F9D40u

//! Register Reset Value
#define DESC0_4_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_114 Register DESC1_4_PON_EGP_114 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_114 0x39D44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_114 0xE66F9D44u

//! Register Reset Value
#define DESC1_4_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_114 Register DESC2_4_PON_EGP_114 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_114 0x39D48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_114 0xE66F9D48u

//! Register Reset Value
#define DESC2_4_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_114 Register DESC3_4_PON_EGP_114 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_114 0x39D4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_114 0xE66F9D4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_114_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_114 Register DESC0_5_PON_EGP_114 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_114 0x39D50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_114 0xE66F9D50u

//! Register Reset Value
#define DESC0_5_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_114 Register DESC1_5_PON_EGP_114 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_114 0x39D54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_114 0xE66F9D54u

//! Register Reset Value
#define DESC1_5_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_114 Register DESC2_5_PON_EGP_114 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_114 0x39D58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_114 0xE66F9D58u

//! Register Reset Value
#define DESC2_5_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_114 Register DESC3_5_PON_EGP_114 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_114 0x39D5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_114 0xE66F9D5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_114_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_114 Register DESC0_6_PON_EGP_114 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_114 0x39D60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_114 0xE66F9D60u

//! Register Reset Value
#define DESC0_6_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_114 Register DESC1_6_PON_EGP_114 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_114 0x39D64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_114 0xE66F9D64u

//! Register Reset Value
#define DESC1_6_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_114 Register DESC2_6_PON_EGP_114 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_114 0x39D68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_114 0xE66F9D68u

//! Register Reset Value
#define DESC2_6_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_114 Register DESC3_6_PON_EGP_114 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_114 0x39D6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_114 0xE66F9D6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_114_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_114 Register DESC0_7_PON_EGP_114 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_114 0x39D70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_114 0xE66F9D70u

//! Register Reset Value
#define DESC0_7_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_114 Register DESC1_7_PON_EGP_114 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_114 0x39D74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_114 0xE66F9D74u

//! Register Reset Value
#define DESC1_7_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_114 Register DESC2_7_PON_EGP_114 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_114 0x39D78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_114 0xE66F9D78u

//! Register Reset Value
#define DESC2_7_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_114 Register DESC3_7_PON_EGP_114 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_114 0x39D7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_114 0xE66F9D7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_114_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_114_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_114_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_114 Register DESC0_0_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_114 0x39E00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_114 0xE66F9E00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_114 Register DESC1_0_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_114 0x39E04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_114 0xE66F9E04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_114 Register DESC2_0_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_114 0x39E08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_114 0xE66F9E08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_114 Register DESC3_0_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_114 0x39E0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_114 0xE66F9E0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_114_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_114 Register DESC0_1_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_114 0x39E10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_114 0xE66F9E10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_114 Register DESC1_1_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_114 0x39E14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_114 0xE66F9E14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_114 Register DESC2_1_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_114 0x39E18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_114 0xE66F9E18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_114 Register DESC3_1_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_114 0x39E1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_114 0xE66F9E1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_114_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_114 Register DESC0_2_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_114 0x39E20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_114 0xE66F9E20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_114 Register DESC1_2_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_114 0x39E24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_114 0xE66F9E24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_114 Register DESC2_2_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_114 0x39E28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_114 0xE66F9E28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_114 Register DESC3_2_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_114 0x39E2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_114 0xE66F9E2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_114_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_114 Register DESC0_3_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_114 0x39E30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_114 0xE66F9E30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_114 Register DESC1_3_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_114 0x39E34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_114 0xE66F9E34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_114 Register DESC2_3_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_114 0x39E38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_114 0xE66F9E38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_114 Register DESC3_3_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_114 0x39E3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_114 0xE66F9E3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_114_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_114 Register DESC0_4_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_114 0x39E40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_114 0xE66F9E40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_114 Register DESC1_4_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_114 0x39E44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_114 0xE66F9E44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_114 Register DESC2_4_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_114 0x39E48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_114 0xE66F9E48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_114 Register DESC3_4_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_114 0x39E4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_114 0xE66F9E4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_114_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_114 Register DESC0_5_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_114 0x39E50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_114 0xE66F9E50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_114 Register DESC1_5_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_114 0x39E54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_114 0xE66F9E54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_114 Register DESC2_5_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_114 0x39E58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_114 0xE66F9E58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_114 Register DESC3_5_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_114 0x39E5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_114 0xE66F9E5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_114_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_114 Register DESC0_6_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_114 0x39E60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_114 0xE66F9E60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_114 Register DESC1_6_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_114 0x39E64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_114 0xE66F9E64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_114 Register DESC2_6_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_114 0x39E68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_114 0xE66F9E68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_114 Register DESC3_6_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_114 0x39E6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_114 0xE66F9E6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_114_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_114 Register DESC0_7_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_114 0x39E70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_114 0xE66F9E70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_114 Register DESC1_7_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_114 0x39E74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_114 0xE66F9E74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_114 Register DESC2_7_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_114 0x39E78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_114 0xE66F9E78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_114_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_114 Register DESC3_7_PON_EGP_S_114 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_114 0x39E7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_114 0xE66F9E7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_114_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_114_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_114_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_114_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_114_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_115 Register CFG_PON_EGP_115 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_115 0x3A000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_115 0xE66FA000u

//! Register Reset Value
#define CFG_PON_EGP_115_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_115_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_115_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_115_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_115_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_115_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_115_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_115_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_115_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_115_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_115_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_115 Register DQPC_PON_EGP_115 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_115 0x3A010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_115 0xE66FA010u

//! Register Reset Value
#define DQPC_PON_EGP_115_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_115_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_115_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_115 Register IRNCR_PON_EGP_115 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_115 0x3A020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_115 0xE66FA020u

//! Register Reset Value
#define IRNCR_PON_EGP_115_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_115_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_115_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_115_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_115_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_115 Register IRNICR_PON_EGP_115 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_115 0x3A024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_115 0xE66FA024u

//! Register Reset Value
#define IRNICR_PON_EGP_115_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_115_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_115_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_115 Register IRNEN_PON_EGP_115 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_115 0x3A028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_115 0xE66FA028u

//! Register Reset Value
#define IRNEN_PON_EGP_115_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_115_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_115_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_115_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_115_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_115 Register DPTR_PON_EGP_115 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_115 0x3A030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_115 0xE66FA030u

//! Register Reset Value
#define DPTR_PON_EGP_115_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_115_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_115_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_115_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_115_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_115_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_115_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_115_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_115_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_115_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_115_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_115 Register DESC0_0_PON_EGP_115 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_115 0x3A100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_115 0xE66FA100u

//! Register Reset Value
#define DESC0_0_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_115 Register DESC1_0_PON_EGP_115 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_115 0x3A104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_115 0xE66FA104u

//! Register Reset Value
#define DESC1_0_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_115 Register DESC2_0_PON_EGP_115 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_115 0x3A108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_115 0xE66FA108u

//! Register Reset Value
#define DESC2_0_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_115 Register DESC3_0_PON_EGP_115 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_115 0x3A10C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_115 0xE66FA10Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_115_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_115 Register DESC0_1_PON_EGP_115 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_115 0x3A110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_115 0xE66FA110u

//! Register Reset Value
#define DESC0_1_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_115 Register DESC1_1_PON_EGP_115 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_115 0x3A114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_115 0xE66FA114u

//! Register Reset Value
#define DESC1_1_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_115 Register DESC2_1_PON_EGP_115 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_115 0x3A118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_115 0xE66FA118u

//! Register Reset Value
#define DESC2_1_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_115 Register DESC3_1_PON_EGP_115 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_115 0x3A11C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_115 0xE66FA11Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_115_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_115 Register DESC0_2_PON_EGP_115 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_115 0x3A120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_115 0xE66FA120u

//! Register Reset Value
#define DESC0_2_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_115 Register DESC1_2_PON_EGP_115 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_115 0x3A124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_115 0xE66FA124u

//! Register Reset Value
#define DESC1_2_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_115 Register DESC2_2_PON_EGP_115 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_115 0x3A128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_115 0xE66FA128u

//! Register Reset Value
#define DESC2_2_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_115 Register DESC3_2_PON_EGP_115 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_115 0x3A12C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_115 0xE66FA12Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_115_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_115 Register DESC0_3_PON_EGP_115 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_115 0x3A130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_115 0xE66FA130u

//! Register Reset Value
#define DESC0_3_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_115 Register DESC1_3_PON_EGP_115 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_115 0x3A134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_115 0xE66FA134u

//! Register Reset Value
#define DESC1_3_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_115 Register DESC2_3_PON_EGP_115 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_115 0x3A138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_115 0xE66FA138u

//! Register Reset Value
#define DESC2_3_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_115 Register DESC3_3_PON_EGP_115 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_115 0x3A13C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_115 0xE66FA13Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_115_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_115 Register DESC0_4_PON_EGP_115 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_115 0x3A140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_115 0xE66FA140u

//! Register Reset Value
#define DESC0_4_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_115 Register DESC1_4_PON_EGP_115 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_115 0x3A144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_115 0xE66FA144u

//! Register Reset Value
#define DESC1_4_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_115 Register DESC2_4_PON_EGP_115 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_115 0x3A148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_115 0xE66FA148u

//! Register Reset Value
#define DESC2_4_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_115 Register DESC3_4_PON_EGP_115 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_115 0x3A14C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_115 0xE66FA14Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_115_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_115 Register DESC0_5_PON_EGP_115 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_115 0x3A150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_115 0xE66FA150u

//! Register Reset Value
#define DESC0_5_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_115 Register DESC1_5_PON_EGP_115 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_115 0x3A154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_115 0xE66FA154u

//! Register Reset Value
#define DESC1_5_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_115 Register DESC2_5_PON_EGP_115 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_115 0x3A158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_115 0xE66FA158u

//! Register Reset Value
#define DESC2_5_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_115 Register DESC3_5_PON_EGP_115 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_115 0x3A15C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_115 0xE66FA15Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_115_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_115 Register DESC0_6_PON_EGP_115 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_115 0x3A160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_115 0xE66FA160u

//! Register Reset Value
#define DESC0_6_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_115 Register DESC1_6_PON_EGP_115 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_115 0x3A164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_115 0xE66FA164u

//! Register Reset Value
#define DESC1_6_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_115 Register DESC2_6_PON_EGP_115 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_115 0x3A168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_115 0xE66FA168u

//! Register Reset Value
#define DESC2_6_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_115 Register DESC3_6_PON_EGP_115 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_115 0x3A16C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_115 0xE66FA16Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_115_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_115 Register DESC0_7_PON_EGP_115 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_115 0x3A170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_115 0xE66FA170u

//! Register Reset Value
#define DESC0_7_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_115 Register DESC1_7_PON_EGP_115 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_115 0x3A174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_115 0xE66FA174u

//! Register Reset Value
#define DESC1_7_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_115 Register DESC2_7_PON_EGP_115 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_115 0x3A178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_115 0xE66FA178u

//! Register Reset Value
#define DESC2_7_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_115 Register DESC3_7_PON_EGP_115 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_115 0x3A17C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_115 0xE66FA17Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_115_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_115_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_115_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_115 Register DESC0_0_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_115 0x3A200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_115 0xE66FA200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_115 Register DESC1_0_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_115 0x3A204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_115 0xE66FA204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_115 Register DESC2_0_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_115 0x3A208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_115 0xE66FA208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_115 Register DESC3_0_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_115 0x3A20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_115 0xE66FA20Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_115_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_115 Register DESC0_1_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_115 0x3A210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_115 0xE66FA210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_115 Register DESC1_1_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_115 0x3A214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_115 0xE66FA214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_115 Register DESC2_1_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_115 0x3A218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_115 0xE66FA218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_115 Register DESC3_1_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_115 0x3A21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_115 0xE66FA21Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_115_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_115 Register DESC0_2_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_115 0x3A220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_115 0xE66FA220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_115 Register DESC1_2_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_115 0x3A224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_115 0xE66FA224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_115 Register DESC2_2_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_115 0x3A228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_115 0xE66FA228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_115 Register DESC3_2_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_115 0x3A22C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_115 0xE66FA22Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_115_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_115 Register DESC0_3_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_115 0x3A230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_115 0xE66FA230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_115 Register DESC1_3_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_115 0x3A234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_115 0xE66FA234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_115 Register DESC2_3_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_115 0x3A238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_115 0xE66FA238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_115 Register DESC3_3_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_115 0x3A23C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_115 0xE66FA23Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_115_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_115 Register DESC0_4_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_115 0x3A240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_115 0xE66FA240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_115 Register DESC1_4_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_115 0x3A244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_115 0xE66FA244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_115 Register DESC2_4_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_115 0x3A248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_115 0xE66FA248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_115 Register DESC3_4_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_115 0x3A24C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_115 0xE66FA24Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_115_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_115 Register DESC0_5_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_115 0x3A250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_115 0xE66FA250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_115 Register DESC1_5_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_115 0x3A254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_115 0xE66FA254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_115 Register DESC2_5_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_115 0x3A258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_115 0xE66FA258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_115 Register DESC3_5_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_115 0x3A25C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_115 0xE66FA25Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_115_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_115 Register DESC0_6_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_115 0x3A260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_115 0xE66FA260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_115 Register DESC1_6_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_115 0x3A264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_115 0xE66FA264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_115 Register DESC2_6_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_115 0x3A268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_115 0xE66FA268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_115 Register DESC3_6_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_115 0x3A26C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_115 0xE66FA26Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_115_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_115 Register DESC0_7_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_115 0x3A270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_115 0xE66FA270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_115 Register DESC1_7_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_115 0x3A274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_115 0xE66FA274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_115 Register DESC2_7_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_115 0x3A278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_115 0xE66FA278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_115_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_115 Register DESC3_7_PON_EGP_S_115 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_115 0x3A27C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_115 0xE66FA27Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_115_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_115_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_115_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_115_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_115_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_116 Register CFG_PON_EGP_116 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_116 0x3A400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_116 0xE66FA400u

//! Register Reset Value
#define CFG_PON_EGP_116_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_116_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_116_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_116_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_116_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_116_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_116_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_116_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_116_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_116_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_116_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_116 Register DQPC_PON_EGP_116 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_116 0x3A410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_116 0xE66FA410u

//! Register Reset Value
#define DQPC_PON_EGP_116_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_116_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_116_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_116 Register IRNCR_PON_EGP_116 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_116 0x3A420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_116 0xE66FA420u

//! Register Reset Value
#define IRNCR_PON_EGP_116_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_116_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_116_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_116_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_116_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_116 Register IRNICR_PON_EGP_116 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_116 0x3A424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_116 0xE66FA424u

//! Register Reset Value
#define IRNICR_PON_EGP_116_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_116_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_116_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_116 Register IRNEN_PON_EGP_116 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_116 0x3A428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_116 0xE66FA428u

//! Register Reset Value
#define IRNEN_PON_EGP_116_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_116_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_116_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_116_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_116_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_116 Register DPTR_PON_EGP_116 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_116 0x3A430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_116 0xE66FA430u

//! Register Reset Value
#define DPTR_PON_EGP_116_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_116_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_116_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_116_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_116_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_116_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_116_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_116_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_116_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_116_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_116_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_116 Register DESC0_0_PON_EGP_116 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_116 0x3A500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_116 0xE66FA500u

//! Register Reset Value
#define DESC0_0_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_116 Register DESC1_0_PON_EGP_116 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_116 0x3A504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_116 0xE66FA504u

//! Register Reset Value
#define DESC1_0_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_116 Register DESC2_0_PON_EGP_116 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_116 0x3A508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_116 0xE66FA508u

//! Register Reset Value
#define DESC2_0_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_116 Register DESC3_0_PON_EGP_116 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_116 0x3A50C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_116 0xE66FA50Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_116_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_116 Register DESC0_1_PON_EGP_116 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_116 0x3A510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_116 0xE66FA510u

//! Register Reset Value
#define DESC0_1_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_116 Register DESC1_1_PON_EGP_116 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_116 0x3A514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_116 0xE66FA514u

//! Register Reset Value
#define DESC1_1_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_116 Register DESC2_1_PON_EGP_116 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_116 0x3A518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_116 0xE66FA518u

//! Register Reset Value
#define DESC2_1_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_116 Register DESC3_1_PON_EGP_116 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_116 0x3A51C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_116 0xE66FA51Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_116_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_116 Register DESC0_2_PON_EGP_116 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_116 0x3A520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_116 0xE66FA520u

//! Register Reset Value
#define DESC0_2_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_116 Register DESC1_2_PON_EGP_116 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_116 0x3A524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_116 0xE66FA524u

//! Register Reset Value
#define DESC1_2_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_116 Register DESC2_2_PON_EGP_116 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_116 0x3A528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_116 0xE66FA528u

//! Register Reset Value
#define DESC2_2_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_116 Register DESC3_2_PON_EGP_116 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_116 0x3A52C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_116 0xE66FA52Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_116_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_116 Register DESC0_3_PON_EGP_116 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_116 0x3A530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_116 0xE66FA530u

//! Register Reset Value
#define DESC0_3_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_116 Register DESC1_3_PON_EGP_116 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_116 0x3A534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_116 0xE66FA534u

//! Register Reset Value
#define DESC1_3_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_116 Register DESC2_3_PON_EGP_116 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_116 0x3A538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_116 0xE66FA538u

//! Register Reset Value
#define DESC2_3_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_116 Register DESC3_3_PON_EGP_116 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_116 0x3A53C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_116 0xE66FA53Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_116_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_116 Register DESC0_4_PON_EGP_116 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_116 0x3A540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_116 0xE66FA540u

//! Register Reset Value
#define DESC0_4_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_116 Register DESC1_4_PON_EGP_116 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_116 0x3A544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_116 0xE66FA544u

//! Register Reset Value
#define DESC1_4_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_116 Register DESC2_4_PON_EGP_116 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_116 0x3A548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_116 0xE66FA548u

//! Register Reset Value
#define DESC2_4_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_116 Register DESC3_4_PON_EGP_116 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_116 0x3A54C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_116 0xE66FA54Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_116_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_116 Register DESC0_5_PON_EGP_116 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_116 0x3A550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_116 0xE66FA550u

//! Register Reset Value
#define DESC0_5_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_116 Register DESC1_5_PON_EGP_116 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_116 0x3A554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_116 0xE66FA554u

//! Register Reset Value
#define DESC1_5_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_116 Register DESC2_5_PON_EGP_116 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_116 0x3A558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_116 0xE66FA558u

//! Register Reset Value
#define DESC2_5_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_116 Register DESC3_5_PON_EGP_116 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_116 0x3A55C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_116 0xE66FA55Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_116_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_116 Register DESC0_6_PON_EGP_116 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_116 0x3A560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_116 0xE66FA560u

//! Register Reset Value
#define DESC0_6_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_116 Register DESC1_6_PON_EGP_116 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_116 0x3A564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_116 0xE66FA564u

//! Register Reset Value
#define DESC1_6_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_116 Register DESC2_6_PON_EGP_116 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_116 0x3A568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_116 0xE66FA568u

//! Register Reset Value
#define DESC2_6_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_116 Register DESC3_6_PON_EGP_116 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_116 0x3A56C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_116 0xE66FA56Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_116_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_116 Register DESC0_7_PON_EGP_116 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_116 0x3A570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_116 0xE66FA570u

//! Register Reset Value
#define DESC0_7_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_116 Register DESC1_7_PON_EGP_116 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_116 0x3A574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_116 0xE66FA574u

//! Register Reset Value
#define DESC1_7_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_116 Register DESC2_7_PON_EGP_116 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_116 0x3A578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_116 0xE66FA578u

//! Register Reset Value
#define DESC2_7_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_116 Register DESC3_7_PON_EGP_116 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_116 0x3A57C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_116 0xE66FA57Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_116_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_116_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_116_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_116 Register DESC0_0_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_116 0x3A600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_116 0xE66FA600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_116 Register DESC1_0_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_116 0x3A604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_116 0xE66FA604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_116 Register DESC2_0_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_116 0x3A608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_116 0xE66FA608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_116 Register DESC3_0_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_116 0x3A60C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_116 0xE66FA60Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_116_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_116 Register DESC0_1_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_116 0x3A610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_116 0xE66FA610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_116 Register DESC1_1_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_116 0x3A614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_116 0xE66FA614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_116 Register DESC2_1_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_116 0x3A618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_116 0xE66FA618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_116 Register DESC3_1_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_116 0x3A61C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_116 0xE66FA61Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_116_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_116 Register DESC0_2_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_116 0x3A620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_116 0xE66FA620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_116 Register DESC1_2_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_116 0x3A624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_116 0xE66FA624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_116 Register DESC2_2_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_116 0x3A628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_116 0xE66FA628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_116 Register DESC3_2_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_116 0x3A62C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_116 0xE66FA62Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_116_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_116 Register DESC0_3_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_116 0x3A630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_116 0xE66FA630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_116 Register DESC1_3_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_116 0x3A634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_116 0xE66FA634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_116 Register DESC2_3_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_116 0x3A638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_116 0xE66FA638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_116 Register DESC3_3_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_116 0x3A63C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_116 0xE66FA63Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_116_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_116 Register DESC0_4_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_116 0x3A640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_116 0xE66FA640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_116 Register DESC1_4_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_116 0x3A644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_116 0xE66FA644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_116 Register DESC2_4_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_116 0x3A648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_116 0xE66FA648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_116 Register DESC3_4_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_116 0x3A64C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_116 0xE66FA64Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_116_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_116 Register DESC0_5_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_116 0x3A650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_116 0xE66FA650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_116 Register DESC1_5_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_116 0x3A654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_116 0xE66FA654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_116 Register DESC2_5_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_116 0x3A658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_116 0xE66FA658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_116 Register DESC3_5_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_116 0x3A65C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_116 0xE66FA65Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_116_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_116 Register DESC0_6_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_116 0x3A660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_116 0xE66FA660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_116 Register DESC1_6_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_116 0x3A664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_116 0xE66FA664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_116 Register DESC2_6_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_116 0x3A668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_116 0xE66FA668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_116 Register DESC3_6_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_116 0x3A66C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_116 0xE66FA66Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_116_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_116 Register DESC0_7_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_116 0x3A670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_116 0xE66FA670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_116 Register DESC1_7_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_116 0x3A674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_116 0xE66FA674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_116 Register DESC2_7_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_116 0x3A678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_116 0xE66FA678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_116_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_116 Register DESC3_7_PON_EGP_S_116 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_116 0x3A67C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_116 0xE66FA67Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_116_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_116_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_116_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_116_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_116_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_117 Register CFG_PON_EGP_117 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_117 0x3A800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_117 0xE66FA800u

//! Register Reset Value
#define CFG_PON_EGP_117_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_117_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_117_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_117_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_117_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_117_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_117_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_117_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_117_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_117_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_117_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_117 Register DQPC_PON_EGP_117 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_117 0x3A810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_117 0xE66FA810u

//! Register Reset Value
#define DQPC_PON_EGP_117_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_117_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_117_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_117 Register IRNCR_PON_EGP_117 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_117 0x3A820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_117 0xE66FA820u

//! Register Reset Value
#define IRNCR_PON_EGP_117_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_117_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_117_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_117_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_117_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_117 Register IRNICR_PON_EGP_117 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_117 0x3A824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_117 0xE66FA824u

//! Register Reset Value
#define IRNICR_PON_EGP_117_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_117_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_117_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_117 Register IRNEN_PON_EGP_117 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_117 0x3A828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_117 0xE66FA828u

//! Register Reset Value
#define IRNEN_PON_EGP_117_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_117_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_117_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_117_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_117_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_117 Register DPTR_PON_EGP_117 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_117 0x3A830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_117 0xE66FA830u

//! Register Reset Value
#define DPTR_PON_EGP_117_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_117_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_117_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_117_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_117_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_117_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_117_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_117_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_117_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_117_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_117_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_117 Register DESC0_0_PON_EGP_117 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_117 0x3A900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_117 0xE66FA900u

//! Register Reset Value
#define DESC0_0_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_117 Register DESC1_0_PON_EGP_117 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_117 0x3A904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_117 0xE66FA904u

//! Register Reset Value
#define DESC1_0_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_117 Register DESC2_0_PON_EGP_117 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_117 0x3A908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_117 0xE66FA908u

//! Register Reset Value
#define DESC2_0_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_117 Register DESC3_0_PON_EGP_117 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_117 0x3A90C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_117 0xE66FA90Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_117_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_117 Register DESC0_1_PON_EGP_117 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_117 0x3A910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_117 0xE66FA910u

//! Register Reset Value
#define DESC0_1_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_117 Register DESC1_1_PON_EGP_117 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_117 0x3A914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_117 0xE66FA914u

//! Register Reset Value
#define DESC1_1_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_117 Register DESC2_1_PON_EGP_117 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_117 0x3A918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_117 0xE66FA918u

//! Register Reset Value
#define DESC2_1_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_117 Register DESC3_1_PON_EGP_117 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_117 0x3A91C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_117 0xE66FA91Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_117_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_117 Register DESC0_2_PON_EGP_117 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_117 0x3A920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_117 0xE66FA920u

//! Register Reset Value
#define DESC0_2_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_117 Register DESC1_2_PON_EGP_117 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_117 0x3A924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_117 0xE66FA924u

//! Register Reset Value
#define DESC1_2_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_117 Register DESC2_2_PON_EGP_117 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_117 0x3A928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_117 0xE66FA928u

//! Register Reset Value
#define DESC2_2_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_117 Register DESC3_2_PON_EGP_117 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_117 0x3A92C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_117 0xE66FA92Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_117_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_117 Register DESC0_3_PON_EGP_117 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_117 0x3A930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_117 0xE66FA930u

//! Register Reset Value
#define DESC0_3_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_117 Register DESC1_3_PON_EGP_117 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_117 0x3A934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_117 0xE66FA934u

//! Register Reset Value
#define DESC1_3_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_117 Register DESC2_3_PON_EGP_117 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_117 0x3A938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_117 0xE66FA938u

//! Register Reset Value
#define DESC2_3_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_117 Register DESC3_3_PON_EGP_117 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_117 0x3A93C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_117 0xE66FA93Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_117_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_117 Register DESC0_4_PON_EGP_117 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_117 0x3A940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_117 0xE66FA940u

//! Register Reset Value
#define DESC0_4_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_117 Register DESC1_4_PON_EGP_117 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_117 0x3A944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_117 0xE66FA944u

//! Register Reset Value
#define DESC1_4_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_117 Register DESC2_4_PON_EGP_117 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_117 0x3A948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_117 0xE66FA948u

//! Register Reset Value
#define DESC2_4_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_117 Register DESC3_4_PON_EGP_117 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_117 0x3A94C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_117 0xE66FA94Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_117_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_117 Register DESC0_5_PON_EGP_117 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_117 0x3A950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_117 0xE66FA950u

//! Register Reset Value
#define DESC0_5_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_117 Register DESC1_5_PON_EGP_117 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_117 0x3A954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_117 0xE66FA954u

//! Register Reset Value
#define DESC1_5_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_117 Register DESC2_5_PON_EGP_117 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_117 0x3A958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_117 0xE66FA958u

//! Register Reset Value
#define DESC2_5_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_117 Register DESC3_5_PON_EGP_117 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_117 0x3A95C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_117 0xE66FA95Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_117_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_117 Register DESC0_6_PON_EGP_117 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_117 0x3A960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_117 0xE66FA960u

//! Register Reset Value
#define DESC0_6_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_117 Register DESC1_6_PON_EGP_117 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_117 0x3A964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_117 0xE66FA964u

//! Register Reset Value
#define DESC1_6_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_117 Register DESC2_6_PON_EGP_117 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_117 0x3A968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_117 0xE66FA968u

//! Register Reset Value
#define DESC2_6_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_117 Register DESC3_6_PON_EGP_117 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_117 0x3A96C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_117 0xE66FA96Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_117_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_117 Register DESC0_7_PON_EGP_117 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_117 0x3A970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_117 0xE66FA970u

//! Register Reset Value
#define DESC0_7_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_117 Register DESC1_7_PON_EGP_117 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_117 0x3A974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_117 0xE66FA974u

//! Register Reset Value
#define DESC1_7_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_117 Register DESC2_7_PON_EGP_117 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_117 0x3A978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_117 0xE66FA978u

//! Register Reset Value
#define DESC2_7_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_117 Register DESC3_7_PON_EGP_117 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_117 0x3A97C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_117 0xE66FA97Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_117_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_117_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_117_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_117 Register DESC0_0_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_117 0x3AA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_117 0xE66FAA00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_117 Register DESC1_0_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_117 0x3AA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_117 0xE66FAA04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_117 Register DESC2_0_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_117 0x3AA08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_117 0xE66FAA08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_117 Register DESC3_0_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_117 0x3AA0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_117 0xE66FAA0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_117_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_117 Register DESC0_1_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_117 0x3AA10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_117 0xE66FAA10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_117 Register DESC1_1_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_117 0x3AA14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_117 0xE66FAA14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_117 Register DESC2_1_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_117 0x3AA18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_117 0xE66FAA18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_117 Register DESC3_1_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_117 0x3AA1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_117 0xE66FAA1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_117_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_117 Register DESC0_2_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_117 0x3AA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_117 0xE66FAA20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_117 Register DESC1_2_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_117 0x3AA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_117 0xE66FAA24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_117 Register DESC2_2_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_117 0x3AA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_117 0xE66FAA28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_117 Register DESC3_2_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_117 0x3AA2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_117 0xE66FAA2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_117_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_117 Register DESC0_3_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_117 0x3AA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_117 0xE66FAA30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_117 Register DESC1_3_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_117 0x3AA34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_117 0xE66FAA34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_117 Register DESC2_3_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_117 0x3AA38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_117 0xE66FAA38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_117 Register DESC3_3_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_117 0x3AA3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_117 0xE66FAA3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_117_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_117 Register DESC0_4_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_117 0x3AA40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_117 0xE66FAA40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_117 Register DESC1_4_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_117 0x3AA44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_117 0xE66FAA44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_117 Register DESC2_4_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_117 0x3AA48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_117 0xE66FAA48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_117 Register DESC3_4_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_117 0x3AA4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_117 0xE66FAA4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_117_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_117 Register DESC0_5_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_117 0x3AA50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_117 0xE66FAA50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_117 Register DESC1_5_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_117 0x3AA54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_117 0xE66FAA54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_117 Register DESC2_5_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_117 0x3AA58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_117 0xE66FAA58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_117 Register DESC3_5_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_117 0x3AA5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_117 0xE66FAA5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_117_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_117 Register DESC0_6_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_117 0x3AA60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_117 0xE66FAA60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_117 Register DESC1_6_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_117 0x3AA64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_117 0xE66FAA64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_117 Register DESC2_6_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_117 0x3AA68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_117 0xE66FAA68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_117 Register DESC3_6_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_117 0x3AA6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_117 0xE66FAA6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_117_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_117 Register DESC0_7_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_117 0x3AA70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_117 0xE66FAA70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_117 Register DESC1_7_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_117 0x3AA74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_117 0xE66FAA74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_117 Register DESC2_7_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_117 0x3AA78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_117 0xE66FAA78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_117_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_117 Register DESC3_7_PON_EGP_S_117 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_117 0x3AA7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_117 0xE66FAA7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_117_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_117_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_117_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_117_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_117_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_118 Register CFG_PON_EGP_118 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_118 0x3AC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_118 0xE66FAC00u

//! Register Reset Value
#define CFG_PON_EGP_118_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_118_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_118_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_118_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_118_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_118_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_118_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_118_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_118_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_118_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_118_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_118 Register DQPC_PON_EGP_118 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_118 0x3AC10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_118 0xE66FAC10u

//! Register Reset Value
#define DQPC_PON_EGP_118_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_118_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_118_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_118 Register IRNCR_PON_EGP_118 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_118 0x3AC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_118 0xE66FAC20u

//! Register Reset Value
#define IRNCR_PON_EGP_118_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_118_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_118_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_118_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_118_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_118 Register IRNICR_PON_EGP_118 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_118 0x3AC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_118 0xE66FAC24u

//! Register Reset Value
#define IRNICR_PON_EGP_118_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_118_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_118_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_118 Register IRNEN_PON_EGP_118 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_118 0x3AC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_118 0xE66FAC28u

//! Register Reset Value
#define IRNEN_PON_EGP_118_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_118_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_118_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_118_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_118_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_118 Register DPTR_PON_EGP_118 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_118 0x3AC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_118 0xE66FAC30u

//! Register Reset Value
#define DPTR_PON_EGP_118_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_118_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_118_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_118_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_118_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_118_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_118_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_118_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_118_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_118_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_118_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_118 Register DESC0_0_PON_EGP_118 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_118 0x3AD00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_118 0xE66FAD00u

//! Register Reset Value
#define DESC0_0_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_118 Register DESC1_0_PON_EGP_118 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_118 0x3AD04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_118 0xE66FAD04u

//! Register Reset Value
#define DESC1_0_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_118 Register DESC2_0_PON_EGP_118 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_118 0x3AD08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_118 0xE66FAD08u

//! Register Reset Value
#define DESC2_0_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_118 Register DESC3_0_PON_EGP_118 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_118 0x3AD0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_118 0xE66FAD0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_118_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_118 Register DESC0_1_PON_EGP_118 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_118 0x3AD10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_118 0xE66FAD10u

//! Register Reset Value
#define DESC0_1_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_118 Register DESC1_1_PON_EGP_118 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_118 0x3AD14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_118 0xE66FAD14u

//! Register Reset Value
#define DESC1_1_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_118 Register DESC2_1_PON_EGP_118 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_118 0x3AD18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_118 0xE66FAD18u

//! Register Reset Value
#define DESC2_1_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_118 Register DESC3_1_PON_EGP_118 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_118 0x3AD1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_118 0xE66FAD1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_118_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_118 Register DESC0_2_PON_EGP_118 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_118 0x3AD20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_118 0xE66FAD20u

//! Register Reset Value
#define DESC0_2_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_118 Register DESC1_2_PON_EGP_118 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_118 0x3AD24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_118 0xE66FAD24u

//! Register Reset Value
#define DESC1_2_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_118 Register DESC2_2_PON_EGP_118 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_118 0x3AD28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_118 0xE66FAD28u

//! Register Reset Value
#define DESC2_2_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_118 Register DESC3_2_PON_EGP_118 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_118 0x3AD2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_118 0xE66FAD2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_118_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_118 Register DESC0_3_PON_EGP_118 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_118 0x3AD30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_118 0xE66FAD30u

//! Register Reset Value
#define DESC0_3_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_118 Register DESC1_3_PON_EGP_118 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_118 0x3AD34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_118 0xE66FAD34u

//! Register Reset Value
#define DESC1_3_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_118 Register DESC2_3_PON_EGP_118 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_118 0x3AD38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_118 0xE66FAD38u

//! Register Reset Value
#define DESC2_3_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_118 Register DESC3_3_PON_EGP_118 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_118 0x3AD3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_118 0xE66FAD3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_118_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_118 Register DESC0_4_PON_EGP_118 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_118 0x3AD40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_118 0xE66FAD40u

//! Register Reset Value
#define DESC0_4_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_118 Register DESC1_4_PON_EGP_118 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_118 0x3AD44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_118 0xE66FAD44u

//! Register Reset Value
#define DESC1_4_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_118 Register DESC2_4_PON_EGP_118 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_118 0x3AD48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_118 0xE66FAD48u

//! Register Reset Value
#define DESC2_4_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_118 Register DESC3_4_PON_EGP_118 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_118 0x3AD4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_118 0xE66FAD4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_118_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_118 Register DESC0_5_PON_EGP_118 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_118 0x3AD50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_118 0xE66FAD50u

//! Register Reset Value
#define DESC0_5_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_118 Register DESC1_5_PON_EGP_118 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_118 0x3AD54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_118 0xE66FAD54u

//! Register Reset Value
#define DESC1_5_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_118 Register DESC2_5_PON_EGP_118 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_118 0x3AD58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_118 0xE66FAD58u

//! Register Reset Value
#define DESC2_5_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_118 Register DESC3_5_PON_EGP_118 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_118 0x3AD5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_118 0xE66FAD5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_118_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_118 Register DESC0_6_PON_EGP_118 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_118 0x3AD60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_118 0xE66FAD60u

//! Register Reset Value
#define DESC0_6_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_118 Register DESC1_6_PON_EGP_118 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_118 0x3AD64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_118 0xE66FAD64u

//! Register Reset Value
#define DESC1_6_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_118 Register DESC2_6_PON_EGP_118 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_118 0x3AD68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_118 0xE66FAD68u

//! Register Reset Value
#define DESC2_6_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_118 Register DESC3_6_PON_EGP_118 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_118 0x3AD6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_118 0xE66FAD6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_118_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_118 Register DESC0_7_PON_EGP_118 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_118 0x3AD70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_118 0xE66FAD70u

//! Register Reset Value
#define DESC0_7_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_118 Register DESC1_7_PON_EGP_118 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_118 0x3AD74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_118 0xE66FAD74u

//! Register Reset Value
#define DESC1_7_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_118 Register DESC2_7_PON_EGP_118 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_118 0x3AD78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_118 0xE66FAD78u

//! Register Reset Value
#define DESC2_7_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_118 Register DESC3_7_PON_EGP_118 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_118 0x3AD7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_118 0xE66FAD7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_118_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_118_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_118_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_118 Register DESC0_0_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_118 0x3AE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_118 0xE66FAE00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_118 Register DESC1_0_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_118 0x3AE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_118 0xE66FAE04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_118 Register DESC2_0_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_118 0x3AE08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_118 0xE66FAE08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_118 Register DESC3_0_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_118 0x3AE0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_118 0xE66FAE0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_118_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_118 Register DESC0_1_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_118 0x3AE10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_118 0xE66FAE10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_118 Register DESC1_1_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_118 0x3AE14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_118 0xE66FAE14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_118 Register DESC2_1_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_118 0x3AE18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_118 0xE66FAE18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_118 Register DESC3_1_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_118 0x3AE1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_118 0xE66FAE1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_118_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_118 Register DESC0_2_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_118 0x3AE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_118 0xE66FAE20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_118 Register DESC1_2_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_118 0x3AE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_118 0xE66FAE24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_118 Register DESC2_2_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_118 0x3AE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_118 0xE66FAE28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_118 Register DESC3_2_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_118 0x3AE2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_118 0xE66FAE2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_118_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_118 Register DESC0_3_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_118 0x3AE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_118 0xE66FAE30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_118 Register DESC1_3_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_118 0x3AE34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_118 0xE66FAE34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_118 Register DESC2_3_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_118 0x3AE38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_118 0xE66FAE38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_118 Register DESC3_3_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_118 0x3AE3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_118 0xE66FAE3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_118_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_118 Register DESC0_4_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_118 0x3AE40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_118 0xE66FAE40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_118 Register DESC1_4_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_118 0x3AE44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_118 0xE66FAE44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_118 Register DESC2_4_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_118 0x3AE48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_118 0xE66FAE48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_118 Register DESC3_4_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_118 0x3AE4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_118 0xE66FAE4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_118_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_118 Register DESC0_5_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_118 0x3AE50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_118 0xE66FAE50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_118 Register DESC1_5_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_118 0x3AE54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_118 0xE66FAE54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_118 Register DESC2_5_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_118 0x3AE58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_118 0xE66FAE58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_118 Register DESC3_5_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_118 0x3AE5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_118 0xE66FAE5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_118_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_118 Register DESC0_6_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_118 0x3AE60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_118 0xE66FAE60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_118 Register DESC1_6_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_118 0x3AE64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_118 0xE66FAE64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_118 Register DESC2_6_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_118 0x3AE68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_118 0xE66FAE68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_118 Register DESC3_6_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_118 0x3AE6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_118 0xE66FAE6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_118_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_118 Register DESC0_7_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_118 0x3AE70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_118 0xE66FAE70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_118 Register DESC1_7_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_118 0x3AE74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_118 0xE66FAE74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_118 Register DESC2_7_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_118 0x3AE78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_118 0xE66FAE78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_118_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_118 Register DESC3_7_PON_EGP_S_118 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_118 0x3AE7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_118 0xE66FAE7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_118_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_118_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_118_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_118_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_118_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_119 Register CFG_PON_EGP_119 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_119 0x3B000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_119 0xE66FB000u

//! Register Reset Value
#define CFG_PON_EGP_119_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_119_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_119_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_119_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_119_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_119_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_119_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_119_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_119_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_119_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_119_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_119 Register DQPC_PON_EGP_119 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_119 0x3B010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_119 0xE66FB010u

//! Register Reset Value
#define DQPC_PON_EGP_119_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_119_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_119_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_119 Register IRNCR_PON_EGP_119 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_119 0x3B020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_119 0xE66FB020u

//! Register Reset Value
#define IRNCR_PON_EGP_119_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_119_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_119_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_119_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_119_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_119 Register IRNICR_PON_EGP_119 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_119 0x3B024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_119 0xE66FB024u

//! Register Reset Value
#define IRNICR_PON_EGP_119_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_119_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_119_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_119 Register IRNEN_PON_EGP_119 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_119 0x3B028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_119 0xE66FB028u

//! Register Reset Value
#define IRNEN_PON_EGP_119_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_119_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_119_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_119_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_119_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_119 Register DPTR_PON_EGP_119 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_119 0x3B030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_119 0xE66FB030u

//! Register Reset Value
#define DPTR_PON_EGP_119_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_119_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_119_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_119_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_119_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_119_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_119_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_119_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_119_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_119_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_119_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_119 Register DESC0_0_PON_EGP_119 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_119 0x3B100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_119 0xE66FB100u

//! Register Reset Value
#define DESC0_0_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_119 Register DESC1_0_PON_EGP_119 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_119 0x3B104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_119 0xE66FB104u

//! Register Reset Value
#define DESC1_0_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_119 Register DESC2_0_PON_EGP_119 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_119 0x3B108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_119 0xE66FB108u

//! Register Reset Value
#define DESC2_0_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_119 Register DESC3_0_PON_EGP_119 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_119 0x3B10C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_119 0xE66FB10Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_119_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_119 Register DESC0_1_PON_EGP_119 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_119 0x3B110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_119 0xE66FB110u

//! Register Reset Value
#define DESC0_1_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_119 Register DESC1_1_PON_EGP_119 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_119 0x3B114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_119 0xE66FB114u

//! Register Reset Value
#define DESC1_1_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_119 Register DESC2_1_PON_EGP_119 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_119 0x3B118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_119 0xE66FB118u

//! Register Reset Value
#define DESC2_1_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_119 Register DESC3_1_PON_EGP_119 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_119 0x3B11C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_119 0xE66FB11Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_119_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_119 Register DESC0_2_PON_EGP_119 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_119 0x3B120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_119 0xE66FB120u

//! Register Reset Value
#define DESC0_2_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_119 Register DESC1_2_PON_EGP_119 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_119 0x3B124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_119 0xE66FB124u

//! Register Reset Value
#define DESC1_2_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_119 Register DESC2_2_PON_EGP_119 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_119 0x3B128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_119 0xE66FB128u

//! Register Reset Value
#define DESC2_2_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_119 Register DESC3_2_PON_EGP_119 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_119 0x3B12C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_119 0xE66FB12Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_119_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_119 Register DESC0_3_PON_EGP_119 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_119 0x3B130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_119 0xE66FB130u

//! Register Reset Value
#define DESC0_3_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_119 Register DESC1_3_PON_EGP_119 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_119 0x3B134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_119 0xE66FB134u

//! Register Reset Value
#define DESC1_3_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_119 Register DESC2_3_PON_EGP_119 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_119 0x3B138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_119 0xE66FB138u

//! Register Reset Value
#define DESC2_3_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_119 Register DESC3_3_PON_EGP_119 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_119 0x3B13C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_119 0xE66FB13Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_119_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_119 Register DESC0_4_PON_EGP_119 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_119 0x3B140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_119 0xE66FB140u

//! Register Reset Value
#define DESC0_4_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_119 Register DESC1_4_PON_EGP_119 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_119 0x3B144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_119 0xE66FB144u

//! Register Reset Value
#define DESC1_4_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_119 Register DESC2_4_PON_EGP_119 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_119 0x3B148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_119 0xE66FB148u

//! Register Reset Value
#define DESC2_4_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_119 Register DESC3_4_PON_EGP_119 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_119 0x3B14C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_119 0xE66FB14Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_119_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_119 Register DESC0_5_PON_EGP_119 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_119 0x3B150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_119 0xE66FB150u

//! Register Reset Value
#define DESC0_5_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_119 Register DESC1_5_PON_EGP_119 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_119 0x3B154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_119 0xE66FB154u

//! Register Reset Value
#define DESC1_5_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_119 Register DESC2_5_PON_EGP_119 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_119 0x3B158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_119 0xE66FB158u

//! Register Reset Value
#define DESC2_5_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_119 Register DESC3_5_PON_EGP_119 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_119 0x3B15C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_119 0xE66FB15Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_119_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_119 Register DESC0_6_PON_EGP_119 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_119 0x3B160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_119 0xE66FB160u

//! Register Reset Value
#define DESC0_6_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_119 Register DESC1_6_PON_EGP_119 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_119 0x3B164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_119 0xE66FB164u

//! Register Reset Value
#define DESC1_6_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_119 Register DESC2_6_PON_EGP_119 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_119 0x3B168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_119 0xE66FB168u

//! Register Reset Value
#define DESC2_6_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_119 Register DESC3_6_PON_EGP_119 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_119 0x3B16C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_119 0xE66FB16Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_119_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_119 Register DESC0_7_PON_EGP_119 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_119 0x3B170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_119 0xE66FB170u

//! Register Reset Value
#define DESC0_7_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_119 Register DESC1_7_PON_EGP_119 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_119 0x3B174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_119 0xE66FB174u

//! Register Reset Value
#define DESC1_7_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_119 Register DESC2_7_PON_EGP_119 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_119 0x3B178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_119 0xE66FB178u

//! Register Reset Value
#define DESC2_7_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_119 Register DESC3_7_PON_EGP_119 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_119 0x3B17C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_119 0xE66FB17Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_119_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_119_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_119_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_119 Register DESC0_0_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_119 0x3B200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_119 0xE66FB200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_119 Register DESC1_0_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_119 0x3B204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_119 0xE66FB204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_119 Register DESC2_0_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_119 0x3B208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_119 0xE66FB208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_119 Register DESC3_0_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_119 0x3B20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_119 0xE66FB20Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_119_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_119 Register DESC0_1_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_119 0x3B210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_119 0xE66FB210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_119 Register DESC1_1_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_119 0x3B214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_119 0xE66FB214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_119 Register DESC2_1_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_119 0x3B218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_119 0xE66FB218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_119 Register DESC3_1_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_119 0x3B21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_119 0xE66FB21Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_119_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_119 Register DESC0_2_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_119 0x3B220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_119 0xE66FB220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_119 Register DESC1_2_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_119 0x3B224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_119 0xE66FB224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_119 Register DESC2_2_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_119 0x3B228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_119 0xE66FB228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_119 Register DESC3_2_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_119 0x3B22C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_119 0xE66FB22Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_119_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_119 Register DESC0_3_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_119 0x3B230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_119 0xE66FB230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_119 Register DESC1_3_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_119 0x3B234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_119 0xE66FB234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_119 Register DESC2_3_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_119 0x3B238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_119 0xE66FB238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_119 Register DESC3_3_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_119 0x3B23C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_119 0xE66FB23Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_119_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_119 Register DESC0_4_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_119 0x3B240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_119 0xE66FB240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_119 Register DESC1_4_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_119 0x3B244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_119 0xE66FB244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_119 Register DESC2_4_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_119 0x3B248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_119 0xE66FB248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_119 Register DESC3_4_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_119 0x3B24C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_119 0xE66FB24Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_119_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_119 Register DESC0_5_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_119 0x3B250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_119 0xE66FB250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_119 Register DESC1_5_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_119 0x3B254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_119 0xE66FB254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_119 Register DESC2_5_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_119 0x3B258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_119 0xE66FB258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_119 Register DESC3_5_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_119 0x3B25C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_119 0xE66FB25Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_119_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_119 Register DESC0_6_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_119 0x3B260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_119 0xE66FB260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_119 Register DESC1_6_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_119 0x3B264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_119 0xE66FB264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_119 Register DESC2_6_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_119 0x3B268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_119 0xE66FB268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_119 Register DESC3_6_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_119 0x3B26C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_119 0xE66FB26Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_119_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_119 Register DESC0_7_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_119 0x3B270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_119 0xE66FB270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_119 Register DESC1_7_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_119 0x3B274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_119 0xE66FB274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_119 Register DESC2_7_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_119 0x3B278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_119 0xE66FB278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_119_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_119 Register DESC3_7_PON_EGP_S_119 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_119 0x3B27C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_119 0xE66FB27Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_119_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_119_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_119_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_119_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_119_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_120 Register CFG_PON_EGP_120 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_120 0x3B400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_120 0xE66FB400u

//! Register Reset Value
#define CFG_PON_EGP_120_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_120_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_120_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_120_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_120_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_120_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_120_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_120_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_120_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_120_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_120_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_120 Register DQPC_PON_EGP_120 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_120 0x3B410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_120 0xE66FB410u

//! Register Reset Value
#define DQPC_PON_EGP_120_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_120_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_120_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_120 Register IRNCR_PON_EGP_120 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_120 0x3B420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_120 0xE66FB420u

//! Register Reset Value
#define IRNCR_PON_EGP_120_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_120_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_120_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_120_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_120_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_120 Register IRNICR_PON_EGP_120 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_120 0x3B424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_120 0xE66FB424u

//! Register Reset Value
#define IRNICR_PON_EGP_120_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_120_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_120_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_120 Register IRNEN_PON_EGP_120 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_120 0x3B428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_120 0xE66FB428u

//! Register Reset Value
#define IRNEN_PON_EGP_120_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_120_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_120_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_120_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_120_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_120 Register DPTR_PON_EGP_120 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_120 0x3B430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_120 0xE66FB430u

//! Register Reset Value
#define DPTR_PON_EGP_120_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_120_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_120_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_120_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_120_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_120_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_120_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_120_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_120_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_120_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_120_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_120 Register DESC0_0_PON_EGP_120 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_120 0x3B500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_120 0xE66FB500u

//! Register Reset Value
#define DESC0_0_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_120 Register DESC1_0_PON_EGP_120 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_120 0x3B504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_120 0xE66FB504u

//! Register Reset Value
#define DESC1_0_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_120 Register DESC2_0_PON_EGP_120 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_120 0x3B508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_120 0xE66FB508u

//! Register Reset Value
#define DESC2_0_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_120 Register DESC3_0_PON_EGP_120 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_120 0x3B50C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_120 0xE66FB50Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_120_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_120 Register DESC0_1_PON_EGP_120 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_120 0x3B510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_120 0xE66FB510u

//! Register Reset Value
#define DESC0_1_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_120 Register DESC1_1_PON_EGP_120 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_120 0x3B514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_120 0xE66FB514u

//! Register Reset Value
#define DESC1_1_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_120 Register DESC2_1_PON_EGP_120 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_120 0x3B518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_120 0xE66FB518u

//! Register Reset Value
#define DESC2_1_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_120 Register DESC3_1_PON_EGP_120 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_120 0x3B51C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_120 0xE66FB51Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_120_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_120 Register DESC0_2_PON_EGP_120 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_120 0x3B520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_120 0xE66FB520u

//! Register Reset Value
#define DESC0_2_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_120 Register DESC1_2_PON_EGP_120 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_120 0x3B524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_120 0xE66FB524u

//! Register Reset Value
#define DESC1_2_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_120 Register DESC2_2_PON_EGP_120 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_120 0x3B528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_120 0xE66FB528u

//! Register Reset Value
#define DESC2_2_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_120 Register DESC3_2_PON_EGP_120 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_120 0x3B52C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_120 0xE66FB52Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_120_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_120 Register DESC0_3_PON_EGP_120 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_120 0x3B530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_120 0xE66FB530u

//! Register Reset Value
#define DESC0_3_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_120 Register DESC1_3_PON_EGP_120 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_120 0x3B534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_120 0xE66FB534u

//! Register Reset Value
#define DESC1_3_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_120 Register DESC2_3_PON_EGP_120 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_120 0x3B538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_120 0xE66FB538u

//! Register Reset Value
#define DESC2_3_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_120 Register DESC3_3_PON_EGP_120 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_120 0x3B53C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_120 0xE66FB53Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_120_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_120 Register DESC0_4_PON_EGP_120 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_120 0x3B540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_120 0xE66FB540u

//! Register Reset Value
#define DESC0_4_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_120 Register DESC1_4_PON_EGP_120 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_120 0x3B544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_120 0xE66FB544u

//! Register Reset Value
#define DESC1_4_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_120 Register DESC2_4_PON_EGP_120 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_120 0x3B548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_120 0xE66FB548u

//! Register Reset Value
#define DESC2_4_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_120 Register DESC3_4_PON_EGP_120 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_120 0x3B54C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_120 0xE66FB54Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_120_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_120 Register DESC0_5_PON_EGP_120 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_120 0x3B550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_120 0xE66FB550u

//! Register Reset Value
#define DESC0_5_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_120 Register DESC1_5_PON_EGP_120 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_120 0x3B554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_120 0xE66FB554u

//! Register Reset Value
#define DESC1_5_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_120 Register DESC2_5_PON_EGP_120 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_120 0x3B558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_120 0xE66FB558u

//! Register Reset Value
#define DESC2_5_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_120 Register DESC3_5_PON_EGP_120 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_120 0x3B55C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_120 0xE66FB55Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_120_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_120 Register DESC0_6_PON_EGP_120 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_120 0x3B560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_120 0xE66FB560u

//! Register Reset Value
#define DESC0_6_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_120 Register DESC1_6_PON_EGP_120 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_120 0x3B564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_120 0xE66FB564u

//! Register Reset Value
#define DESC1_6_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_120 Register DESC2_6_PON_EGP_120 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_120 0x3B568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_120 0xE66FB568u

//! Register Reset Value
#define DESC2_6_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_120 Register DESC3_6_PON_EGP_120 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_120 0x3B56C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_120 0xE66FB56Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_120_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_120 Register DESC0_7_PON_EGP_120 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_120 0x3B570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_120 0xE66FB570u

//! Register Reset Value
#define DESC0_7_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_120 Register DESC1_7_PON_EGP_120 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_120 0x3B574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_120 0xE66FB574u

//! Register Reset Value
#define DESC1_7_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_120 Register DESC2_7_PON_EGP_120 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_120 0x3B578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_120 0xE66FB578u

//! Register Reset Value
#define DESC2_7_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_120 Register DESC3_7_PON_EGP_120 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_120 0x3B57C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_120 0xE66FB57Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_120_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_120_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_120_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_120 Register DESC0_0_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_120 0x3B600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_120 0xE66FB600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_120 Register DESC1_0_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_120 0x3B604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_120 0xE66FB604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_120 Register DESC2_0_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_120 0x3B608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_120 0xE66FB608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_120 Register DESC3_0_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_120 0x3B60C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_120 0xE66FB60Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_120_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_120 Register DESC0_1_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_120 0x3B610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_120 0xE66FB610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_120 Register DESC1_1_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_120 0x3B614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_120 0xE66FB614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_120 Register DESC2_1_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_120 0x3B618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_120 0xE66FB618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_120 Register DESC3_1_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_120 0x3B61C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_120 0xE66FB61Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_120_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_120 Register DESC0_2_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_120 0x3B620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_120 0xE66FB620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_120 Register DESC1_2_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_120 0x3B624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_120 0xE66FB624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_120 Register DESC2_2_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_120 0x3B628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_120 0xE66FB628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_120 Register DESC3_2_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_120 0x3B62C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_120 0xE66FB62Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_120_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_120 Register DESC0_3_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_120 0x3B630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_120 0xE66FB630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_120 Register DESC1_3_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_120 0x3B634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_120 0xE66FB634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_120 Register DESC2_3_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_120 0x3B638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_120 0xE66FB638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_120 Register DESC3_3_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_120 0x3B63C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_120 0xE66FB63Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_120_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_120 Register DESC0_4_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_120 0x3B640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_120 0xE66FB640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_120 Register DESC1_4_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_120 0x3B644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_120 0xE66FB644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_120 Register DESC2_4_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_120 0x3B648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_120 0xE66FB648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_120 Register DESC3_4_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_120 0x3B64C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_120 0xE66FB64Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_120_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_120 Register DESC0_5_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_120 0x3B650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_120 0xE66FB650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_120 Register DESC1_5_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_120 0x3B654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_120 0xE66FB654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_120 Register DESC2_5_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_120 0x3B658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_120 0xE66FB658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_120 Register DESC3_5_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_120 0x3B65C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_120 0xE66FB65Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_120_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_120 Register DESC0_6_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_120 0x3B660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_120 0xE66FB660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_120 Register DESC1_6_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_120 0x3B664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_120 0xE66FB664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_120 Register DESC2_6_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_120 0x3B668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_120 0xE66FB668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_120 Register DESC3_6_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_120 0x3B66C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_120 0xE66FB66Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_120_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_120 Register DESC0_7_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_120 0x3B670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_120 0xE66FB670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_120 Register DESC1_7_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_120 0x3B674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_120 0xE66FB674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_120 Register DESC2_7_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_120 0x3B678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_120 0xE66FB678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_120_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_120 Register DESC3_7_PON_EGP_S_120 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_120 0x3B67C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_120 0xE66FB67Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_120_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_120_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_120_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_120_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_120_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_121 Register CFG_PON_EGP_121 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_121 0x3B800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_121 0xE66FB800u

//! Register Reset Value
#define CFG_PON_EGP_121_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_121_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_121_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_121_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_121_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_121_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_121_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_121_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_121_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_121_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_121_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_121 Register DQPC_PON_EGP_121 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_121 0x3B810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_121 0xE66FB810u

//! Register Reset Value
#define DQPC_PON_EGP_121_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_121_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_121_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_121 Register IRNCR_PON_EGP_121 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_121 0x3B820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_121 0xE66FB820u

//! Register Reset Value
#define IRNCR_PON_EGP_121_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_121_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_121_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_121_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_121_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_121 Register IRNICR_PON_EGP_121 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_121 0x3B824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_121 0xE66FB824u

//! Register Reset Value
#define IRNICR_PON_EGP_121_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_121_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_121_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_121 Register IRNEN_PON_EGP_121 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_121 0x3B828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_121 0xE66FB828u

//! Register Reset Value
#define IRNEN_PON_EGP_121_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_121_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_121_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_121_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_121_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_121 Register DPTR_PON_EGP_121 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_121 0x3B830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_121 0xE66FB830u

//! Register Reset Value
#define DPTR_PON_EGP_121_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_121_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_121_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_121_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_121_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_121_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_121_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_121_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_121_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_121_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_121_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_121 Register DESC0_0_PON_EGP_121 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_121 0x3B900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_121 0xE66FB900u

//! Register Reset Value
#define DESC0_0_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_121 Register DESC1_0_PON_EGP_121 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_121 0x3B904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_121 0xE66FB904u

//! Register Reset Value
#define DESC1_0_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_121 Register DESC2_0_PON_EGP_121 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_121 0x3B908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_121 0xE66FB908u

//! Register Reset Value
#define DESC2_0_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_121 Register DESC3_0_PON_EGP_121 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_121 0x3B90C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_121 0xE66FB90Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_121_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_121 Register DESC0_1_PON_EGP_121 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_121 0x3B910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_121 0xE66FB910u

//! Register Reset Value
#define DESC0_1_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_121 Register DESC1_1_PON_EGP_121 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_121 0x3B914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_121 0xE66FB914u

//! Register Reset Value
#define DESC1_1_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_121 Register DESC2_1_PON_EGP_121 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_121 0x3B918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_121 0xE66FB918u

//! Register Reset Value
#define DESC2_1_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_121 Register DESC3_1_PON_EGP_121 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_121 0x3B91C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_121 0xE66FB91Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_121_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_121 Register DESC0_2_PON_EGP_121 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_121 0x3B920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_121 0xE66FB920u

//! Register Reset Value
#define DESC0_2_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_121 Register DESC1_2_PON_EGP_121 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_121 0x3B924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_121 0xE66FB924u

//! Register Reset Value
#define DESC1_2_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_121 Register DESC2_2_PON_EGP_121 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_121 0x3B928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_121 0xE66FB928u

//! Register Reset Value
#define DESC2_2_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_121 Register DESC3_2_PON_EGP_121 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_121 0x3B92C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_121 0xE66FB92Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_121_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_121 Register DESC0_3_PON_EGP_121 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_121 0x3B930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_121 0xE66FB930u

//! Register Reset Value
#define DESC0_3_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_121 Register DESC1_3_PON_EGP_121 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_121 0x3B934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_121 0xE66FB934u

//! Register Reset Value
#define DESC1_3_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_121 Register DESC2_3_PON_EGP_121 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_121 0x3B938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_121 0xE66FB938u

//! Register Reset Value
#define DESC2_3_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_121 Register DESC3_3_PON_EGP_121 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_121 0x3B93C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_121 0xE66FB93Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_121_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_121 Register DESC0_4_PON_EGP_121 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_121 0x3B940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_121 0xE66FB940u

//! Register Reset Value
#define DESC0_4_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_121 Register DESC1_4_PON_EGP_121 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_121 0x3B944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_121 0xE66FB944u

//! Register Reset Value
#define DESC1_4_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_121 Register DESC2_4_PON_EGP_121 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_121 0x3B948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_121 0xE66FB948u

//! Register Reset Value
#define DESC2_4_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_121 Register DESC3_4_PON_EGP_121 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_121 0x3B94C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_121 0xE66FB94Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_121_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_121 Register DESC0_5_PON_EGP_121 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_121 0x3B950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_121 0xE66FB950u

//! Register Reset Value
#define DESC0_5_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_121 Register DESC1_5_PON_EGP_121 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_121 0x3B954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_121 0xE66FB954u

//! Register Reset Value
#define DESC1_5_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_121 Register DESC2_5_PON_EGP_121 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_121 0x3B958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_121 0xE66FB958u

//! Register Reset Value
#define DESC2_5_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_121 Register DESC3_5_PON_EGP_121 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_121 0x3B95C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_121 0xE66FB95Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_121_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_121 Register DESC0_6_PON_EGP_121 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_121 0x3B960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_121 0xE66FB960u

//! Register Reset Value
#define DESC0_6_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_121 Register DESC1_6_PON_EGP_121 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_121 0x3B964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_121 0xE66FB964u

//! Register Reset Value
#define DESC1_6_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_121 Register DESC2_6_PON_EGP_121 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_121 0x3B968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_121 0xE66FB968u

//! Register Reset Value
#define DESC2_6_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_121 Register DESC3_6_PON_EGP_121 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_121 0x3B96C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_121 0xE66FB96Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_121_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_121 Register DESC0_7_PON_EGP_121 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_121 0x3B970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_121 0xE66FB970u

//! Register Reset Value
#define DESC0_7_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_121 Register DESC1_7_PON_EGP_121 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_121 0x3B974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_121 0xE66FB974u

//! Register Reset Value
#define DESC1_7_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_121 Register DESC2_7_PON_EGP_121 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_121 0x3B978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_121 0xE66FB978u

//! Register Reset Value
#define DESC2_7_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_121 Register DESC3_7_PON_EGP_121 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_121 0x3B97C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_121 0xE66FB97Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_121_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_121_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_121_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_121 Register DESC0_0_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_121 0x3BA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_121 0xE66FBA00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_121 Register DESC1_0_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_121 0x3BA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_121 0xE66FBA04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_121 Register DESC2_0_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_121 0x3BA08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_121 0xE66FBA08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_121 Register DESC3_0_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_121 0x3BA0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_121 0xE66FBA0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_121_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_121 Register DESC0_1_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_121 0x3BA10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_121 0xE66FBA10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_121 Register DESC1_1_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_121 0x3BA14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_121 0xE66FBA14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_121 Register DESC2_1_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_121 0x3BA18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_121 0xE66FBA18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_121 Register DESC3_1_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_121 0x3BA1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_121 0xE66FBA1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_121_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_121 Register DESC0_2_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_121 0x3BA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_121 0xE66FBA20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_121 Register DESC1_2_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_121 0x3BA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_121 0xE66FBA24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_121 Register DESC2_2_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_121 0x3BA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_121 0xE66FBA28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_121 Register DESC3_2_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_121 0x3BA2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_121 0xE66FBA2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_121_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_121 Register DESC0_3_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_121 0x3BA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_121 0xE66FBA30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_121 Register DESC1_3_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_121 0x3BA34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_121 0xE66FBA34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_121 Register DESC2_3_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_121 0x3BA38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_121 0xE66FBA38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_121 Register DESC3_3_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_121 0x3BA3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_121 0xE66FBA3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_121_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_121 Register DESC0_4_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_121 0x3BA40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_121 0xE66FBA40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_121 Register DESC1_4_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_121 0x3BA44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_121 0xE66FBA44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_121 Register DESC2_4_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_121 0x3BA48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_121 0xE66FBA48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_121 Register DESC3_4_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_121 0x3BA4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_121 0xE66FBA4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_121_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_121 Register DESC0_5_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_121 0x3BA50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_121 0xE66FBA50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_121 Register DESC1_5_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_121 0x3BA54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_121 0xE66FBA54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_121 Register DESC2_5_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_121 0x3BA58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_121 0xE66FBA58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_121 Register DESC3_5_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_121 0x3BA5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_121 0xE66FBA5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_121_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_121 Register DESC0_6_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_121 0x3BA60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_121 0xE66FBA60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_121 Register DESC1_6_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_121 0x3BA64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_121 0xE66FBA64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_121 Register DESC2_6_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_121 0x3BA68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_121 0xE66FBA68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_121 Register DESC3_6_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_121 0x3BA6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_121 0xE66FBA6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_121_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_121 Register DESC0_7_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_121 0x3BA70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_121 0xE66FBA70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_121 Register DESC1_7_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_121 0x3BA74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_121 0xE66FBA74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_121 Register DESC2_7_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_121 0x3BA78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_121 0xE66FBA78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_121_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_121 Register DESC3_7_PON_EGP_S_121 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_121 0x3BA7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_121 0xE66FBA7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_121_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_121_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_121_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_121_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_121_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_122 Register CFG_PON_EGP_122 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_122 0x3BC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_122 0xE66FBC00u

//! Register Reset Value
#define CFG_PON_EGP_122_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_122_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_122_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_122_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_122_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_122_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_122_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_122_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_122_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_122_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_122_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_122 Register DQPC_PON_EGP_122 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_122 0x3BC10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_122 0xE66FBC10u

//! Register Reset Value
#define DQPC_PON_EGP_122_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_122_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_122_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_122 Register IRNCR_PON_EGP_122 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_122 0x3BC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_122 0xE66FBC20u

//! Register Reset Value
#define IRNCR_PON_EGP_122_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_122_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_122_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_122_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_122_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_122 Register IRNICR_PON_EGP_122 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_122 0x3BC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_122 0xE66FBC24u

//! Register Reset Value
#define IRNICR_PON_EGP_122_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_122_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_122_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_122 Register IRNEN_PON_EGP_122 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_122 0x3BC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_122 0xE66FBC28u

//! Register Reset Value
#define IRNEN_PON_EGP_122_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_122_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_122_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_122_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_122_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_122 Register DPTR_PON_EGP_122 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_122 0x3BC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_122 0xE66FBC30u

//! Register Reset Value
#define DPTR_PON_EGP_122_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_122_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_122_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_122_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_122_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_122_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_122_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_122_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_122_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_122_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_122_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_122 Register DESC0_0_PON_EGP_122 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_122 0x3BD00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_122 0xE66FBD00u

//! Register Reset Value
#define DESC0_0_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_122 Register DESC1_0_PON_EGP_122 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_122 0x3BD04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_122 0xE66FBD04u

//! Register Reset Value
#define DESC1_0_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_122 Register DESC2_0_PON_EGP_122 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_122 0x3BD08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_122 0xE66FBD08u

//! Register Reset Value
#define DESC2_0_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_122 Register DESC3_0_PON_EGP_122 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_122 0x3BD0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_122 0xE66FBD0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_122_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_122 Register DESC0_1_PON_EGP_122 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_122 0x3BD10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_122 0xE66FBD10u

//! Register Reset Value
#define DESC0_1_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_122 Register DESC1_1_PON_EGP_122 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_122 0x3BD14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_122 0xE66FBD14u

//! Register Reset Value
#define DESC1_1_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_122 Register DESC2_1_PON_EGP_122 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_122 0x3BD18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_122 0xE66FBD18u

//! Register Reset Value
#define DESC2_1_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_122 Register DESC3_1_PON_EGP_122 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_122 0x3BD1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_122 0xE66FBD1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_122_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_122 Register DESC0_2_PON_EGP_122 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_122 0x3BD20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_122 0xE66FBD20u

//! Register Reset Value
#define DESC0_2_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_122 Register DESC1_2_PON_EGP_122 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_122 0x3BD24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_122 0xE66FBD24u

//! Register Reset Value
#define DESC1_2_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_122 Register DESC2_2_PON_EGP_122 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_122 0x3BD28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_122 0xE66FBD28u

//! Register Reset Value
#define DESC2_2_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_122 Register DESC3_2_PON_EGP_122 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_122 0x3BD2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_122 0xE66FBD2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_122_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_122 Register DESC0_3_PON_EGP_122 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_122 0x3BD30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_122 0xE66FBD30u

//! Register Reset Value
#define DESC0_3_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_122 Register DESC1_3_PON_EGP_122 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_122 0x3BD34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_122 0xE66FBD34u

//! Register Reset Value
#define DESC1_3_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_122 Register DESC2_3_PON_EGP_122 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_122 0x3BD38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_122 0xE66FBD38u

//! Register Reset Value
#define DESC2_3_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_122 Register DESC3_3_PON_EGP_122 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_122 0x3BD3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_122 0xE66FBD3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_122_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_122 Register DESC0_4_PON_EGP_122 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_122 0x3BD40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_122 0xE66FBD40u

//! Register Reset Value
#define DESC0_4_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_122 Register DESC1_4_PON_EGP_122 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_122 0x3BD44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_122 0xE66FBD44u

//! Register Reset Value
#define DESC1_4_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_122 Register DESC2_4_PON_EGP_122 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_122 0x3BD48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_122 0xE66FBD48u

//! Register Reset Value
#define DESC2_4_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_122 Register DESC3_4_PON_EGP_122 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_122 0x3BD4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_122 0xE66FBD4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_122_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_122 Register DESC0_5_PON_EGP_122 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_122 0x3BD50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_122 0xE66FBD50u

//! Register Reset Value
#define DESC0_5_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_122 Register DESC1_5_PON_EGP_122 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_122 0x3BD54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_122 0xE66FBD54u

//! Register Reset Value
#define DESC1_5_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_122 Register DESC2_5_PON_EGP_122 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_122 0x3BD58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_122 0xE66FBD58u

//! Register Reset Value
#define DESC2_5_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_122 Register DESC3_5_PON_EGP_122 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_122 0x3BD5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_122 0xE66FBD5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_122_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_122 Register DESC0_6_PON_EGP_122 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_122 0x3BD60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_122 0xE66FBD60u

//! Register Reset Value
#define DESC0_6_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_122 Register DESC1_6_PON_EGP_122 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_122 0x3BD64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_122 0xE66FBD64u

//! Register Reset Value
#define DESC1_6_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_122 Register DESC2_6_PON_EGP_122 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_122 0x3BD68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_122 0xE66FBD68u

//! Register Reset Value
#define DESC2_6_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_122 Register DESC3_6_PON_EGP_122 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_122 0x3BD6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_122 0xE66FBD6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_122_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_122 Register DESC0_7_PON_EGP_122 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_122 0x3BD70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_122 0xE66FBD70u

//! Register Reset Value
#define DESC0_7_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_122 Register DESC1_7_PON_EGP_122 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_122 0x3BD74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_122 0xE66FBD74u

//! Register Reset Value
#define DESC1_7_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_122 Register DESC2_7_PON_EGP_122 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_122 0x3BD78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_122 0xE66FBD78u

//! Register Reset Value
#define DESC2_7_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_122 Register DESC3_7_PON_EGP_122 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_122 0x3BD7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_122 0xE66FBD7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_122_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_122_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_122_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_122 Register DESC0_0_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_122 0x3BE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_122 0xE66FBE00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_122 Register DESC1_0_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_122 0x3BE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_122 0xE66FBE04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_122 Register DESC2_0_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_122 0x3BE08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_122 0xE66FBE08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_122 Register DESC3_0_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_122 0x3BE0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_122 0xE66FBE0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_122_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_122 Register DESC0_1_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_122 0x3BE10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_122 0xE66FBE10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_122 Register DESC1_1_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_122 0x3BE14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_122 0xE66FBE14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_122 Register DESC2_1_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_122 0x3BE18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_122 0xE66FBE18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_122 Register DESC3_1_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_122 0x3BE1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_122 0xE66FBE1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_122_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_122 Register DESC0_2_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_122 0x3BE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_122 0xE66FBE20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_122 Register DESC1_2_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_122 0x3BE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_122 0xE66FBE24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_122 Register DESC2_2_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_122 0x3BE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_122 0xE66FBE28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_122 Register DESC3_2_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_122 0x3BE2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_122 0xE66FBE2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_122_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_122 Register DESC0_3_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_122 0x3BE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_122 0xE66FBE30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_122 Register DESC1_3_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_122 0x3BE34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_122 0xE66FBE34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_122 Register DESC2_3_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_122 0x3BE38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_122 0xE66FBE38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_122 Register DESC3_3_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_122 0x3BE3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_122 0xE66FBE3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_122_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_122 Register DESC0_4_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_122 0x3BE40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_122 0xE66FBE40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_122 Register DESC1_4_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_122 0x3BE44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_122 0xE66FBE44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_122 Register DESC2_4_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_122 0x3BE48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_122 0xE66FBE48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_122 Register DESC3_4_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_122 0x3BE4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_122 0xE66FBE4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_122_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_122 Register DESC0_5_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_122 0x3BE50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_122 0xE66FBE50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_122 Register DESC1_5_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_122 0x3BE54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_122 0xE66FBE54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_122 Register DESC2_5_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_122 0x3BE58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_122 0xE66FBE58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_122 Register DESC3_5_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_122 0x3BE5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_122 0xE66FBE5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_122_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_122 Register DESC0_6_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_122 0x3BE60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_122 0xE66FBE60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_122 Register DESC1_6_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_122 0x3BE64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_122 0xE66FBE64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_122 Register DESC2_6_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_122 0x3BE68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_122 0xE66FBE68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_122 Register DESC3_6_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_122 0x3BE6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_122 0xE66FBE6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_122_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_122 Register DESC0_7_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_122 0x3BE70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_122 0xE66FBE70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_122 Register DESC1_7_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_122 0x3BE74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_122 0xE66FBE74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_122 Register DESC2_7_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_122 0x3BE78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_122 0xE66FBE78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_122_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_122 Register DESC3_7_PON_EGP_S_122 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_122 0x3BE7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_122 0xE66FBE7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_122_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_122_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_122_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_122_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_122_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_123 Register CFG_PON_EGP_123 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_123 0x3C000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_123 0xE66FC000u

//! Register Reset Value
#define CFG_PON_EGP_123_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_123_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_123_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_123_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_123_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_123_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_123_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_123_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_123_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_123_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_123_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_123 Register DQPC_PON_EGP_123 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_123 0x3C010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_123 0xE66FC010u

//! Register Reset Value
#define DQPC_PON_EGP_123_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_123_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_123_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_123 Register IRNCR_PON_EGP_123 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_123 0x3C020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_123 0xE66FC020u

//! Register Reset Value
#define IRNCR_PON_EGP_123_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_123_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_123_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_123_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_123_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_123 Register IRNICR_PON_EGP_123 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_123 0x3C024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_123 0xE66FC024u

//! Register Reset Value
#define IRNICR_PON_EGP_123_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_123_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_123_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_123 Register IRNEN_PON_EGP_123 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_123 0x3C028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_123 0xE66FC028u

//! Register Reset Value
#define IRNEN_PON_EGP_123_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_123_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_123_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_123_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_123_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_123 Register DPTR_PON_EGP_123 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_123 0x3C030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_123 0xE66FC030u

//! Register Reset Value
#define DPTR_PON_EGP_123_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_123_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_123_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_123_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_123_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_123_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_123_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_123_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_123_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_123_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_123_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_123 Register DESC0_0_PON_EGP_123 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_123 0x3C100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_123 0xE66FC100u

//! Register Reset Value
#define DESC0_0_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_123 Register DESC1_0_PON_EGP_123 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_123 0x3C104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_123 0xE66FC104u

//! Register Reset Value
#define DESC1_0_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_123 Register DESC2_0_PON_EGP_123 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_123 0x3C108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_123 0xE66FC108u

//! Register Reset Value
#define DESC2_0_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_123 Register DESC3_0_PON_EGP_123 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_123 0x3C10C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_123 0xE66FC10Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_123_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_123 Register DESC0_1_PON_EGP_123 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_123 0x3C110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_123 0xE66FC110u

//! Register Reset Value
#define DESC0_1_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_123 Register DESC1_1_PON_EGP_123 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_123 0x3C114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_123 0xE66FC114u

//! Register Reset Value
#define DESC1_1_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_123 Register DESC2_1_PON_EGP_123 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_123 0x3C118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_123 0xE66FC118u

//! Register Reset Value
#define DESC2_1_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_123 Register DESC3_1_PON_EGP_123 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_123 0x3C11C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_123 0xE66FC11Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_123_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_123 Register DESC0_2_PON_EGP_123 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_123 0x3C120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_123 0xE66FC120u

//! Register Reset Value
#define DESC0_2_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_123 Register DESC1_2_PON_EGP_123 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_123 0x3C124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_123 0xE66FC124u

//! Register Reset Value
#define DESC1_2_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_123 Register DESC2_2_PON_EGP_123 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_123 0x3C128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_123 0xE66FC128u

//! Register Reset Value
#define DESC2_2_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_123 Register DESC3_2_PON_EGP_123 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_123 0x3C12C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_123 0xE66FC12Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_123_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_123 Register DESC0_3_PON_EGP_123 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_123 0x3C130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_123 0xE66FC130u

//! Register Reset Value
#define DESC0_3_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_123 Register DESC1_3_PON_EGP_123 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_123 0x3C134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_123 0xE66FC134u

//! Register Reset Value
#define DESC1_3_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_123 Register DESC2_3_PON_EGP_123 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_123 0x3C138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_123 0xE66FC138u

//! Register Reset Value
#define DESC2_3_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_123 Register DESC3_3_PON_EGP_123 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_123 0x3C13C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_123 0xE66FC13Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_123_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_123 Register DESC0_4_PON_EGP_123 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_123 0x3C140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_123 0xE66FC140u

//! Register Reset Value
#define DESC0_4_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_123 Register DESC1_4_PON_EGP_123 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_123 0x3C144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_123 0xE66FC144u

//! Register Reset Value
#define DESC1_4_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_123 Register DESC2_4_PON_EGP_123 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_123 0x3C148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_123 0xE66FC148u

//! Register Reset Value
#define DESC2_4_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_123 Register DESC3_4_PON_EGP_123 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_123 0x3C14C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_123 0xE66FC14Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_123_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_123 Register DESC0_5_PON_EGP_123 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_123 0x3C150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_123 0xE66FC150u

//! Register Reset Value
#define DESC0_5_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_123 Register DESC1_5_PON_EGP_123 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_123 0x3C154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_123 0xE66FC154u

//! Register Reset Value
#define DESC1_5_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_123 Register DESC2_5_PON_EGP_123 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_123 0x3C158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_123 0xE66FC158u

//! Register Reset Value
#define DESC2_5_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_123 Register DESC3_5_PON_EGP_123 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_123 0x3C15C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_123 0xE66FC15Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_123_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_123 Register DESC0_6_PON_EGP_123 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_123 0x3C160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_123 0xE66FC160u

//! Register Reset Value
#define DESC0_6_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_123 Register DESC1_6_PON_EGP_123 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_123 0x3C164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_123 0xE66FC164u

//! Register Reset Value
#define DESC1_6_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_123 Register DESC2_6_PON_EGP_123 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_123 0x3C168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_123 0xE66FC168u

//! Register Reset Value
#define DESC2_6_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_123 Register DESC3_6_PON_EGP_123 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_123 0x3C16C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_123 0xE66FC16Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_123_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_123 Register DESC0_7_PON_EGP_123 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_123 0x3C170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_123 0xE66FC170u

//! Register Reset Value
#define DESC0_7_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_123 Register DESC1_7_PON_EGP_123 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_123 0x3C174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_123 0xE66FC174u

//! Register Reset Value
#define DESC1_7_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_123 Register DESC2_7_PON_EGP_123 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_123 0x3C178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_123 0xE66FC178u

//! Register Reset Value
#define DESC2_7_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_123 Register DESC3_7_PON_EGP_123 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_123 0x3C17C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_123 0xE66FC17Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_123_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_123_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_123_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_123 Register DESC0_0_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_123 0x3C200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_123 0xE66FC200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_123 Register DESC1_0_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_123 0x3C204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_123 0xE66FC204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_123 Register DESC2_0_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_123 0x3C208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_123 0xE66FC208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_123 Register DESC3_0_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_123 0x3C20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_123 0xE66FC20Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_123_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_123 Register DESC0_1_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_123 0x3C210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_123 0xE66FC210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_123 Register DESC1_1_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_123 0x3C214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_123 0xE66FC214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_123 Register DESC2_1_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_123 0x3C218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_123 0xE66FC218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_123 Register DESC3_1_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_123 0x3C21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_123 0xE66FC21Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_123_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_123 Register DESC0_2_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_123 0x3C220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_123 0xE66FC220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_123 Register DESC1_2_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_123 0x3C224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_123 0xE66FC224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_123 Register DESC2_2_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_123 0x3C228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_123 0xE66FC228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_123 Register DESC3_2_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_123 0x3C22C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_123 0xE66FC22Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_123_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_123 Register DESC0_3_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_123 0x3C230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_123 0xE66FC230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_123 Register DESC1_3_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_123 0x3C234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_123 0xE66FC234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_123 Register DESC2_3_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_123 0x3C238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_123 0xE66FC238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_123 Register DESC3_3_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_123 0x3C23C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_123 0xE66FC23Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_123_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_123 Register DESC0_4_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_123 0x3C240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_123 0xE66FC240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_123 Register DESC1_4_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_123 0x3C244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_123 0xE66FC244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_123 Register DESC2_4_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_123 0x3C248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_123 0xE66FC248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_123 Register DESC3_4_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_123 0x3C24C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_123 0xE66FC24Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_123_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_123 Register DESC0_5_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_123 0x3C250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_123 0xE66FC250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_123 Register DESC1_5_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_123 0x3C254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_123 0xE66FC254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_123 Register DESC2_5_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_123 0x3C258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_123 0xE66FC258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_123 Register DESC3_5_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_123 0x3C25C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_123 0xE66FC25Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_123_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_123 Register DESC0_6_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_123 0x3C260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_123 0xE66FC260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_123 Register DESC1_6_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_123 0x3C264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_123 0xE66FC264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_123 Register DESC2_6_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_123 0x3C268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_123 0xE66FC268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_123 Register DESC3_6_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_123 0x3C26C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_123 0xE66FC26Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_123_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_123 Register DESC0_7_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_123 0x3C270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_123 0xE66FC270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_123 Register DESC1_7_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_123 0x3C274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_123 0xE66FC274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_123 Register DESC2_7_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_123 0x3C278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_123 0xE66FC278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_123_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_123 Register DESC3_7_PON_EGP_S_123 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_123 0x3C27C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_123 0xE66FC27Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_123_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_123_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_123_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_123_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_123_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_124 Register CFG_PON_EGP_124 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_124 0x3C400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_124 0xE66FC400u

//! Register Reset Value
#define CFG_PON_EGP_124_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_124_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_124_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_124_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_124_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_124_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_124_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_124_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_124_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_124_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_124_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_124 Register DQPC_PON_EGP_124 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_124 0x3C410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_124 0xE66FC410u

//! Register Reset Value
#define DQPC_PON_EGP_124_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_124_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_124_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_124 Register IRNCR_PON_EGP_124 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_124 0x3C420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_124 0xE66FC420u

//! Register Reset Value
#define IRNCR_PON_EGP_124_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_124_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_124_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_124_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_124_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_124 Register IRNICR_PON_EGP_124 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_124 0x3C424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_124 0xE66FC424u

//! Register Reset Value
#define IRNICR_PON_EGP_124_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_124_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_124_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_124 Register IRNEN_PON_EGP_124 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_124 0x3C428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_124 0xE66FC428u

//! Register Reset Value
#define IRNEN_PON_EGP_124_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_124_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_124_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_124_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_124_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_124 Register DPTR_PON_EGP_124 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_124 0x3C430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_124 0xE66FC430u

//! Register Reset Value
#define DPTR_PON_EGP_124_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_124_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_124_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_124_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_124_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_124_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_124_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_124_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_124_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_124_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_124_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_124 Register DESC0_0_PON_EGP_124 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_124 0x3C500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_124 0xE66FC500u

//! Register Reset Value
#define DESC0_0_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_124 Register DESC1_0_PON_EGP_124 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_124 0x3C504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_124 0xE66FC504u

//! Register Reset Value
#define DESC1_0_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_124 Register DESC2_0_PON_EGP_124 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_124 0x3C508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_124 0xE66FC508u

//! Register Reset Value
#define DESC2_0_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_124 Register DESC3_0_PON_EGP_124 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_124 0x3C50C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_124 0xE66FC50Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_124_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_124 Register DESC0_1_PON_EGP_124 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_124 0x3C510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_124 0xE66FC510u

//! Register Reset Value
#define DESC0_1_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_124 Register DESC1_1_PON_EGP_124 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_124 0x3C514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_124 0xE66FC514u

//! Register Reset Value
#define DESC1_1_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_124 Register DESC2_1_PON_EGP_124 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_124 0x3C518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_124 0xE66FC518u

//! Register Reset Value
#define DESC2_1_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_124 Register DESC3_1_PON_EGP_124 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_124 0x3C51C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_124 0xE66FC51Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_124_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_124 Register DESC0_2_PON_EGP_124 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_124 0x3C520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_124 0xE66FC520u

//! Register Reset Value
#define DESC0_2_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_124 Register DESC1_2_PON_EGP_124 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_124 0x3C524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_124 0xE66FC524u

//! Register Reset Value
#define DESC1_2_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_124 Register DESC2_2_PON_EGP_124 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_124 0x3C528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_124 0xE66FC528u

//! Register Reset Value
#define DESC2_2_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_124 Register DESC3_2_PON_EGP_124 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_124 0x3C52C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_124 0xE66FC52Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_124_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_124 Register DESC0_3_PON_EGP_124 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_124 0x3C530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_124 0xE66FC530u

//! Register Reset Value
#define DESC0_3_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_124 Register DESC1_3_PON_EGP_124 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_124 0x3C534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_124 0xE66FC534u

//! Register Reset Value
#define DESC1_3_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_124 Register DESC2_3_PON_EGP_124 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_124 0x3C538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_124 0xE66FC538u

//! Register Reset Value
#define DESC2_3_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_124 Register DESC3_3_PON_EGP_124 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_124 0x3C53C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_124 0xE66FC53Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_124_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_124 Register DESC0_4_PON_EGP_124 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_124 0x3C540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_124 0xE66FC540u

//! Register Reset Value
#define DESC0_4_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_124 Register DESC1_4_PON_EGP_124 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_124 0x3C544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_124 0xE66FC544u

//! Register Reset Value
#define DESC1_4_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_124 Register DESC2_4_PON_EGP_124 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_124 0x3C548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_124 0xE66FC548u

//! Register Reset Value
#define DESC2_4_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_124 Register DESC3_4_PON_EGP_124 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_124 0x3C54C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_124 0xE66FC54Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_124_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_124 Register DESC0_5_PON_EGP_124 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_124 0x3C550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_124 0xE66FC550u

//! Register Reset Value
#define DESC0_5_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_124 Register DESC1_5_PON_EGP_124 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_124 0x3C554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_124 0xE66FC554u

//! Register Reset Value
#define DESC1_5_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_124 Register DESC2_5_PON_EGP_124 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_124 0x3C558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_124 0xE66FC558u

//! Register Reset Value
#define DESC2_5_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_124 Register DESC3_5_PON_EGP_124 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_124 0x3C55C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_124 0xE66FC55Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_124_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_124 Register DESC0_6_PON_EGP_124 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_124 0x3C560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_124 0xE66FC560u

//! Register Reset Value
#define DESC0_6_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_124 Register DESC1_6_PON_EGP_124 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_124 0x3C564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_124 0xE66FC564u

//! Register Reset Value
#define DESC1_6_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_124 Register DESC2_6_PON_EGP_124 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_124 0x3C568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_124 0xE66FC568u

//! Register Reset Value
#define DESC2_6_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_124 Register DESC3_6_PON_EGP_124 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_124 0x3C56C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_124 0xE66FC56Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_124_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_124 Register DESC0_7_PON_EGP_124 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_124 0x3C570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_124 0xE66FC570u

//! Register Reset Value
#define DESC0_7_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_124 Register DESC1_7_PON_EGP_124 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_124 0x3C574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_124 0xE66FC574u

//! Register Reset Value
#define DESC1_7_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_124 Register DESC2_7_PON_EGP_124 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_124 0x3C578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_124 0xE66FC578u

//! Register Reset Value
#define DESC2_7_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_124 Register DESC3_7_PON_EGP_124 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_124 0x3C57C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_124 0xE66FC57Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_124_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_124_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_124_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_124 Register DESC0_0_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_124 0x3C600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_124 0xE66FC600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_124 Register DESC1_0_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_124 0x3C604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_124 0xE66FC604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_124 Register DESC2_0_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_124 0x3C608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_124 0xE66FC608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_124 Register DESC3_0_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_124 0x3C60C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_124 0xE66FC60Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_124_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_124 Register DESC0_1_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_124 0x3C610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_124 0xE66FC610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_124 Register DESC1_1_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_124 0x3C614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_124 0xE66FC614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_124 Register DESC2_1_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_124 0x3C618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_124 0xE66FC618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_124 Register DESC3_1_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_124 0x3C61C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_124 0xE66FC61Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_124_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_124 Register DESC0_2_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_124 0x3C620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_124 0xE66FC620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_124 Register DESC1_2_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_124 0x3C624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_124 0xE66FC624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_124 Register DESC2_2_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_124 0x3C628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_124 0xE66FC628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_124 Register DESC3_2_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_124 0x3C62C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_124 0xE66FC62Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_124_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_124 Register DESC0_3_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_124 0x3C630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_124 0xE66FC630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_124 Register DESC1_3_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_124 0x3C634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_124 0xE66FC634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_124 Register DESC2_3_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_124 0x3C638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_124 0xE66FC638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_124 Register DESC3_3_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_124 0x3C63C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_124 0xE66FC63Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_124_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_124 Register DESC0_4_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_124 0x3C640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_124 0xE66FC640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_124 Register DESC1_4_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_124 0x3C644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_124 0xE66FC644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_124 Register DESC2_4_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_124 0x3C648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_124 0xE66FC648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_124 Register DESC3_4_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_124 0x3C64C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_124 0xE66FC64Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_124_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_124 Register DESC0_5_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_124 0x3C650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_124 0xE66FC650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_124 Register DESC1_5_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_124 0x3C654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_124 0xE66FC654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_124 Register DESC2_5_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_124 0x3C658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_124 0xE66FC658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_124 Register DESC3_5_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_124 0x3C65C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_124 0xE66FC65Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_124_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_124 Register DESC0_6_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_124 0x3C660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_124 0xE66FC660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_124 Register DESC1_6_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_124 0x3C664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_124 0xE66FC664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_124 Register DESC2_6_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_124 0x3C668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_124 0xE66FC668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_124 Register DESC3_6_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_124 0x3C66C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_124 0xE66FC66Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_124_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_124 Register DESC0_7_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_124 0x3C670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_124 0xE66FC670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_124 Register DESC1_7_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_124 0x3C674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_124 0xE66FC674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_124 Register DESC2_7_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_124 0x3C678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_124 0xE66FC678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_124_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_124 Register DESC3_7_PON_EGP_S_124 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_124 0x3C67C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_124 0xE66FC67Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_124_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_124_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_124_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_124_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_124_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_125 Register CFG_PON_EGP_125 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_125 0x3C800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_125 0xE66FC800u

//! Register Reset Value
#define CFG_PON_EGP_125_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_125_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_125_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_125_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_125_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_125_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_125_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_125_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_125_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_125_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_125_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_125 Register DQPC_PON_EGP_125 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_125 0x3C810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_125 0xE66FC810u

//! Register Reset Value
#define DQPC_PON_EGP_125_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_125_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_125_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_125 Register IRNCR_PON_EGP_125 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_125 0x3C820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_125 0xE66FC820u

//! Register Reset Value
#define IRNCR_PON_EGP_125_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_125_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_125_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_125_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_125_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_125 Register IRNICR_PON_EGP_125 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_125 0x3C824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_125 0xE66FC824u

//! Register Reset Value
#define IRNICR_PON_EGP_125_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_125_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_125_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_125 Register IRNEN_PON_EGP_125 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_125 0x3C828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_125 0xE66FC828u

//! Register Reset Value
#define IRNEN_PON_EGP_125_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_125_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_125_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_125_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_125_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_125 Register DPTR_PON_EGP_125 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_125 0x3C830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_125 0xE66FC830u

//! Register Reset Value
#define DPTR_PON_EGP_125_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_125_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_125_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_125_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_125_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_125_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_125_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_125_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_125_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_125_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_125_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_125 Register DESC0_0_PON_EGP_125 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_125 0x3C900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_125 0xE66FC900u

//! Register Reset Value
#define DESC0_0_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_125 Register DESC1_0_PON_EGP_125 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_125 0x3C904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_125 0xE66FC904u

//! Register Reset Value
#define DESC1_0_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_125 Register DESC2_0_PON_EGP_125 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_125 0x3C908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_125 0xE66FC908u

//! Register Reset Value
#define DESC2_0_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_125 Register DESC3_0_PON_EGP_125 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_125 0x3C90C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_125 0xE66FC90Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_125_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_125 Register DESC0_1_PON_EGP_125 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_125 0x3C910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_125 0xE66FC910u

//! Register Reset Value
#define DESC0_1_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_125 Register DESC1_1_PON_EGP_125 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_125 0x3C914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_125 0xE66FC914u

//! Register Reset Value
#define DESC1_1_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_125 Register DESC2_1_PON_EGP_125 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_125 0x3C918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_125 0xE66FC918u

//! Register Reset Value
#define DESC2_1_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_125 Register DESC3_1_PON_EGP_125 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_125 0x3C91C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_125 0xE66FC91Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_125_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_125 Register DESC0_2_PON_EGP_125 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_125 0x3C920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_125 0xE66FC920u

//! Register Reset Value
#define DESC0_2_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_125 Register DESC1_2_PON_EGP_125 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_125 0x3C924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_125 0xE66FC924u

//! Register Reset Value
#define DESC1_2_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_125 Register DESC2_2_PON_EGP_125 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_125 0x3C928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_125 0xE66FC928u

//! Register Reset Value
#define DESC2_2_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_125 Register DESC3_2_PON_EGP_125 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_125 0x3C92C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_125 0xE66FC92Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_125_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_125 Register DESC0_3_PON_EGP_125 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_125 0x3C930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_125 0xE66FC930u

//! Register Reset Value
#define DESC0_3_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_125 Register DESC1_3_PON_EGP_125 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_125 0x3C934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_125 0xE66FC934u

//! Register Reset Value
#define DESC1_3_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_125 Register DESC2_3_PON_EGP_125 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_125 0x3C938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_125 0xE66FC938u

//! Register Reset Value
#define DESC2_3_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_125 Register DESC3_3_PON_EGP_125 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_125 0x3C93C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_125 0xE66FC93Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_125_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_125 Register DESC0_4_PON_EGP_125 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_125 0x3C940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_125 0xE66FC940u

//! Register Reset Value
#define DESC0_4_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_125 Register DESC1_4_PON_EGP_125 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_125 0x3C944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_125 0xE66FC944u

//! Register Reset Value
#define DESC1_4_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_125 Register DESC2_4_PON_EGP_125 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_125 0x3C948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_125 0xE66FC948u

//! Register Reset Value
#define DESC2_4_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_125 Register DESC3_4_PON_EGP_125 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_125 0x3C94C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_125 0xE66FC94Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_125_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_125 Register DESC0_5_PON_EGP_125 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_125 0x3C950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_125 0xE66FC950u

//! Register Reset Value
#define DESC0_5_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_125 Register DESC1_5_PON_EGP_125 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_125 0x3C954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_125 0xE66FC954u

//! Register Reset Value
#define DESC1_5_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_125 Register DESC2_5_PON_EGP_125 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_125 0x3C958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_125 0xE66FC958u

//! Register Reset Value
#define DESC2_5_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_125 Register DESC3_5_PON_EGP_125 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_125 0x3C95C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_125 0xE66FC95Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_125_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_125 Register DESC0_6_PON_EGP_125 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_125 0x3C960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_125 0xE66FC960u

//! Register Reset Value
#define DESC0_6_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_125 Register DESC1_6_PON_EGP_125 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_125 0x3C964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_125 0xE66FC964u

//! Register Reset Value
#define DESC1_6_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_125 Register DESC2_6_PON_EGP_125 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_125 0x3C968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_125 0xE66FC968u

//! Register Reset Value
#define DESC2_6_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_125 Register DESC3_6_PON_EGP_125 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_125 0x3C96C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_125 0xE66FC96Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_125_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_125 Register DESC0_7_PON_EGP_125 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_125 0x3C970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_125 0xE66FC970u

//! Register Reset Value
#define DESC0_7_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_125 Register DESC1_7_PON_EGP_125 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_125 0x3C974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_125 0xE66FC974u

//! Register Reset Value
#define DESC1_7_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_125 Register DESC2_7_PON_EGP_125 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_125 0x3C978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_125 0xE66FC978u

//! Register Reset Value
#define DESC2_7_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_125 Register DESC3_7_PON_EGP_125 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_125 0x3C97C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_125 0xE66FC97Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_125_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_125_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_125_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_125 Register DESC0_0_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_125 0x3CA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_125 0xE66FCA00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_125 Register DESC1_0_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_125 0x3CA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_125 0xE66FCA04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_125 Register DESC2_0_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_125 0x3CA08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_125 0xE66FCA08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_125 Register DESC3_0_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_125 0x3CA0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_125 0xE66FCA0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_125_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_125 Register DESC0_1_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_125 0x3CA10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_125 0xE66FCA10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_125 Register DESC1_1_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_125 0x3CA14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_125 0xE66FCA14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_125 Register DESC2_1_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_125 0x3CA18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_125 0xE66FCA18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_125 Register DESC3_1_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_125 0x3CA1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_125 0xE66FCA1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_125_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_125 Register DESC0_2_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_125 0x3CA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_125 0xE66FCA20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_125 Register DESC1_2_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_125 0x3CA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_125 0xE66FCA24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_125 Register DESC2_2_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_125 0x3CA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_125 0xE66FCA28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_125 Register DESC3_2_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_125 0x3CA2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_125 0xE66FCA2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_125_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_125 Register DESC0_3_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_125 0x3CA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_125 0xE66FCA30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_125 Register DESC1_3_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_125 0x3CA34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_125 0xE66FCA34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_125 Register DESC2_3_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_125 0x3CA38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_125 0xE66FCA38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_125 Register DESC3_3_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_125 0x3CA3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_125 0xE66FCA3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_125_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_125 Register DESC0_4_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_125 0x3CA40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_125 0xE66FCA40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_125 Register DESC1_4_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_125 0x3CA44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_125 0xE66FCA44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_125 Register DESC2_4_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_125 0x3CA48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_125 0xE66FCA48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_125 Register DESC3_4_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_125 0x3CA4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_125 0xE66FCA4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_125_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_125 Register DESC0_5_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_125 0x3CA50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_125 0xE66FCA50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_125 Register DESC1_5_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_125 0x3CA54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_125 0xE66FCA54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_125 Register DESC2_5_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_125 0x3CA58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_125 0xE66FCA58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_125 Register DESC3_5_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_125 0x3CA5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_125 0xE66FCA5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_125_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_125 Register DESC0_6_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_125 0x3CA60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_125 0xE66FCA60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_125 Register DESC1_6_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_125 0x3CA64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_125 0xE66FCA64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_125 Register DESC2_6_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_125 0x3CA68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_125 0xE66FCA68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_125 Register DESC3_6_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_125 0x3CA6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_125 0xE66FCA6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_125_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_125 Register DESC0_7_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_125 0x3CA70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_125 0xE66FCA70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_125 Register DESC1_7_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_125 0x3CA74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_125 0xE66FCA74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_125 Register DESC2_7_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_125 0x3CA78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_125 0xE66FCA78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_125_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_125 Register DESC3_7_PON_EGP_S_125 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_125 0x3CA7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_125 0xE66FCA7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_125_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_125_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_125_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_125_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_125_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_126 Register CFG_PON_EGP_126 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_126 0x3CC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_126 0xE66FCC00u

//! Register Reset Value
#define CFG_PON_EGP_126_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_126_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_126_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_126_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_126_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_126_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_126_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_126_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_126_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_126_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_126_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_126 Register DQPC_PON_EGP_126 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_126 0x3CC10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_126 0xE66FCC10u

//! Register Reset Value
#define DQPC_PON_EGP_126_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_126_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_126_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_126 Register IRNCR_PON_EGP_126 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_126 0x3CC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_126 0xE66FCC20u

//! Register Reset Value
#define IRNCR_PON_EGP_126_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_126_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_126_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_126_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_126_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_126 Register IRNICR_PON_EGP_126 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_126 0x3CC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_126 0xE66FCC24u

//! Register Reset Value
#define IRNICR_PON_EGP_126_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_126_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_126_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_126 Register IRNEN_PON_EGP_126 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_126 0x3CC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_126 0xE66FCC28u

//! Register Reset Value
#define IRNEN_PON_EGP_126_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_126_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_126_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_126_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_126_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_126 Register DPTR_PON_EGP_126 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_126 0x3CC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_126 0xE66FCC30u

//! Register Reset Value
#define DPTR_PON_EGP_126_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_126_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_126_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_126_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_126_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_126_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_126_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_126_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_126_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_126_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_126_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_126 Register DESC0_0_PON_EGP_126 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_126 0x3CD00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_126 0xE66FCD00u

//! Register Reset Value
#define DESC0_0_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_126 Register DESC1_0_PON_EGP_126 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_126 0x3CD04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_126 0xE66FCD04u

//! Register Reset Value
#define DESC1_0_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_126 Register DESC2_0_PON_EGP_126 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_126 0x3CD08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_126 0xE66FCD08u

//! Register Reset Value
#define DESC2_0_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_126 Register DESC3_0_PON_EGP_126 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_126 0x3CD0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_126 0xE66FCD0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_126_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_126 Register DESC0_1_PON_EGP_126 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_126 0x3CD10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_126 0xE66FCD10u

//! Register Reset Value
#define DESC0_1_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_126 Register DESC1_1_PON_EGP_126 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_126 0x3CD14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_126 0xE66FCD14u

//! Register Reset Value
#define DESC1_1_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_126 Register DESC2_1_PON_EGP_126 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_126 0x3CD18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_126 0xE66FCD18u

//! Register Reset Value
#define DESC2_1_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_126 Register DESC3_1_PON_EGP_126 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_126 0x3CD1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_126 0xE66FCD1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_126_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_126 Register DESC0_2_PON_EGP_126 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_126 0x3CD20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_126 0xE66FCD20u

//! Register Reset Value
#define DESC0_2_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_126 Register DESC1_2_PON_EGP_126 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_126 0x3CD24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_126 0xE66FCD24u

//! Register Reset Value
#define DESC1_2_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_126 Register DESC2_2_PON_EGP_126 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_126 0x3CD28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_126 0xE66FCD28u

//! Register Reset Value
#define DESC2_2_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_126 Register DESC3_2_PON_EGP_126 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_126 0x3CD2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_126 0xE66FCD2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_126_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_126 Register DESC0_3_PON_EGP_126 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_126 0x3CD30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_126 0xE66FCD30u

//! Register Reset Value
#define DESC0_3_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_126 Register DESC1_3_PON_EGP_126 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_126 0x3CD34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_126 0xE66FCD34u

//! Register Reset Value
#define DESC1_3_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_126 Register DESC2_3_PON_EGP_126 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_126 0x3CD38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_126 0xE66FCD38u

//! Register Reset Value
#define DESC2_3_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_126 Register DESC3_3_PON_EGP_126 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_126 0x3CD3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_126 0xE66FCD3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_126_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_126 Register DESC0_4_PON_EGP_126 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_126 0x3CD40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_126 0xE66FCD40u

//! Register Reset Value
#define DESC0_4_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_126 Register DESC1_4_PON_EGP_126 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_126 0x3CD44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_126 0xE66FCD44u

//! Register Reset Value
#define DESC1_4_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_126 Register DESC2_4_PON_EGP_126 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_126 0x3CD48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_126 0xE66FCD48u

//! Register Reset Value
#define DESC2_4_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_126 Register DESC3_4_PON_EGP_126 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_126 0x3CD4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_126 0xE66FCD4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_126_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_126 Register DESC0_5_PON_EGP_126 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_126 0x3CD50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_126 0xE66FCD50u

//! Register Reset Value
#define DESC0_5_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_126 Register DESC1_5_PON_EGP_126 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_126 0x3CD54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_126 0xE66FCD54u

//! Register Reset Value
#define DESC1_5_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_126 Register DESC2_5_PON_EGP_126 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_126 0x3CD58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_126 0xE66FCD58u

//! Register Reset Value
#define DESC2_5_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_126 Register DESC3_5_PON_EGP_126 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_126 0x3CD5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_126 0xE66FCD5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_126_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_126 Register DESC0_6_PON_EGP_126 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_126 0x3CD60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_126 0xE66FCD60u

//! Register Reset Value
#define DESC0_6_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_126 Register DESC1_6_PON_EGP_126 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_126 0x3CD64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_126 0xE66FCD64u

//! Register Reset Value
#define DESC1_6_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_126 Register DESC2_6_PON_EGP_126 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_126 0x3CD68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_126 0xE66FCD68u

//! Register Reset Value
#define DESC2_6_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_126 Register DESC3_6_PON_EGP_126 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_126 0x3CD6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_126 0xE66FCD6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_126_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_126 Register DESC0_7_PON_EGP_126 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_126 0x3CD70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_126 0xE66FCD70u

//! Register Reset Value
#define DESC0_7_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_126 Register DESC1_7_PON_EGP_126 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_126 0x3CD74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_126 0xE66FCD74u

//! Register Reset Value
#define DESC1_7_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_126 Register DESC2_7_PON_EGP_126 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_126 0x3CD78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_126 0xE66FCD78u

//! Register Reset Value
#define DESC2_7_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_126 Register DESC3_7_PON_EGP_126 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_126 0x3CD7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_126 0xE66FCD7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_126_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_126_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_126_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_126 Register DESC0_0_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_126 0x3CE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_126 0xE66FCE00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_126 Register DESC1_0_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_126 0x3CE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_126 0xE66FCE04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_126 Register DESC2_0_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_126 0x3CE08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_126 0xE66FCE08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_126 Register DESC3_0_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_126 0x3CE0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_126 0xE66FCE0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_126_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_126 Register DESC0_1_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_126 0x3CE10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_126 0xE66FCE10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_126 Register DESC1_1_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_126 0x3CE14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_126 0xE66FCE14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_126 Register DESC2_1_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_126 0x3CE18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_126 0xE66FCE18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_126 Register DESC3_1_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_126 0x3CE1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_126 0xE66FCE1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_126_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_126 Register DESC0_2_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_126 0x3CE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_126 0xE66FCE20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_126 Register DESC1_2_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_126 0x3CE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_126 0xE66FCE24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_126 Register DESC2_2_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_126 0x3CE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_126 0xE66FCE28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_126 Register DESC3_2_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_126 0x3CE2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_126 0xE66FCE2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_126_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_126 Register DESC0_3_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_126 0x3CE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_126 0xE66FCE30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_126 Register DESC1_3_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_126 0x3CE34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_126 0xE66FCE34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_126 Register DESC2_3_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_126 0x3CE38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_126 0xE66FCE38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_126 Register DESC3_3_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_126 0x3CE3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_126 0xE66FCE3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_126_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_126 Register DESC0_4_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_126 0x3CE40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_126 0xE66FCE40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_126 Register DESC1_4_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_126 0x3CE44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_126 0xE66FCE44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_126 Register DESC2_4_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_126 0x3CE48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_126 0xE66FCE48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_126 Register DESC3_4_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_126 0x3CE4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_126 0xE66FCE4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_126_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_126 Register DESC0_5_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_126 0x3CE50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_126 0xE66FCE50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_126 Register DESC1_5_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_126 0x3CE54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_126 0xE66FCE54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_126 Register DESC2_5_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_126 0x3CE58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_126 0xE66FCE58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_126 Register DESC3_5_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_126 0x3CE5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_126 0xE66FCE5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_126_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_126 Register DESC0_6_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_126 0x3CE60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_126 0xE66FCE60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_126 Register DESC1_6_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_126 0x3CE64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_126 0xE66FCE64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_126 Register DESC2_6_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_126 0x3CE68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_126 0xE66FCE68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_126 Register DESC3_6_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_126 0x3CE6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_126 0xE66FCE6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_126_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_126 Register DESC0_7_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_126 0x3CE70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_126 0xE66FCE70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_126 Register DESC1_7_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_126 0x3CE74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_126 0xE66FCE74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_126 Register DESC2_7_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_126 0x3CE78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_126 0xE66FCE78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_126_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_126 Register DESC3_7_PON_EGP_S_126 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_126 0x3CE7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_126 0xE66FCE7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_126_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_126_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_126_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_126_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_126_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_127 Register CFG_PON_EGP_127 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_127 0x3D000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_127 0xE66FD000u

//! Register Reset Value
#define CFG_PON_EGP_127_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_127_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_127_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_127_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_127_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_127_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_127_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_127_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_127_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_127_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_127_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_127 Register DQPC_PON_EGP_127 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_127 0x3D010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_127 0xE66FD010u

//! Register Reset Value
#define DQPC_PON_EGP_127_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_127_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_127_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_127 Register IRNCR_PON_EGP_127 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_127 0x3D020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_127 0xE66FD020u

//! Register Reset Value
#define IRNCR_PON_EGP_127_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_127_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_127_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_127_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_127_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_127 Register IRNICR_PON_EGP_127 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_127 0x3D024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_127 0xE66FD024u

//! Register Reset Value
#define IRNICR_PON_EGP_127_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_127_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_127_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_127 Register IRNEN_PON_EGP_127 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_127 0x3D028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_127 0xE66FD028u

//! Register Reset Value
#define IRNEN_PON_EGP_127_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_127_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_127_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_127_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_127_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_127 Register DPTR_PON_EGP_127 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_127 0x3D030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_127 0xE66FD030u

//! Register Reset Value
#define DPTR_PON_EGP_127_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_127_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_127_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_127_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_127_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_127_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_127_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_127_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_127_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_127_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_127_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_127 Register DESC0_0_PON_EGP_127 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_127 0x3D100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_127 0xE66FD100u

//! Register Reset Value
#define DESC0_0_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_127 Register DESC1_0_PON_EGP_127 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_127 0x3D104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_127 0xE66FD104u

//! Register Reset Value
#define DESC1_0_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_127 Register DESC2_0_PON_EGP_127 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_127 0x3D108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_127 0xE66FD108u

//! Register Reset Value
#define DESC2_0_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_127 Register DESC3_0_PON_EGP_127 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_127 0x3D10C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_127 0xE66FD10Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_127_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_127 Register DESC0_1_PON_EGP_127 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_127 0x3D110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_127 0xE66FD110u

//! Register Reset Value
#define DESC0_1_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_127 Register DESC1_1_PON_EGP_127 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_127 0x3D114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_127 0xE66FD114u

//! Register Reset Value
#define DESC1_1_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_127 Register DESC2_1_PON_EGP_127 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_127 0x3D118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_127 0xE66FD118u

//! Register Reset Value
#define DESC2_1_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_127 Register DESC3_1_PON_EGP_127 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_127 0x3D11C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_127 0xE66FD11Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_127_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_127 Register DESC0_2_PON_EGP_127 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_127 0x3D120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_127 0xE66FD120u

//! Register Reset Value
#define DESC0_2_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_127 Register DESC1_2_PON_EGP_127 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_127 0x3D124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_127 0xE66FD124u

//! Register Reset Value
#define DESC1_2_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_127 Register DESC2_2_PON_EGP_127 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_127 0x3D128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_127 0xE66FD128u

//! Register Reset Value
#define DESC2_2_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_127 Register DESC3_2_PON_EGP_127 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_127 0x3D12C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_127 0xE66FD12Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_127_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_127 Register DESC0_3_PON_EGP_127 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_127 0x3D130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_127 0xE66FD130u

//! Register Reset Value
#define DESC0_3_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_127 Register DESC1_3_PON_EGP_127 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_127 0x3D134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_127 0xE66FD134u

//! Register Reset Value
#define DESC1_3_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_127 Register DESC2_3_PON_EGP_127 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_127 0x3D138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_127 0xE66FD138u

//! Register Reset Value
#define DESC2_3_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_127 Register DESC3_3_PON_EGP_127 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_127 0x3D13C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_127 0xE66FD13Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_127_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_127 Register DESC0_4_PON_EGP_127 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_127 0x3D140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_127 0xE66FD140u

//! Register Reset Value
#define DESC0_4_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_127 Register DESC1_4_PON_EGP_127 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_127 0x3D144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_127 0xE66FD144u

//! Register Reset Value
#define DESC1_4_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_127 Register DESC2_4_PON_EGP_127 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_127 0x3D148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_127 0xE66FD148u

//! Register Reset Value
#define DESC2_4_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_127 Register DESC3_4_PON_EGP_127 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_127 0x3D14C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_127 0xE66FD14Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_127_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_127 Register DESC0_5_PON_EGP_127 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_127 0x3D150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_127 0xE66FD150u

//! Register Reset Value
#define DESC0_5_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_127 Register DESC1_5_PON_EGP_127 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_127 0x3D154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_127 0xE66FD154u

//! Register Reset Value
#define DESC1_5_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_127 Register DESC2_5_PON_EGP_127 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_127 0x3D158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_127 0xE66FD158u

//! Register Reset Value
#define DESC2_5_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_127 Register DESC3_5_PON_EGP_127 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_127 0x3D15C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_127 0xE66FD15Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_127_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_127 Register DESC0_6_PON_EGP_127 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_127 0x3D160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_127 0xE66FD160u

//! Register Reset Value
#define DESC0_6_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_127 Register DESC1_6_PON_EGP_127 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_127 0x3D164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_127 0xE66FD164u

//! Register Reset Value
#define DESC1_6_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_127 Register DESC2_6_PON_EGP_127 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_127 0x3D168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_127 0xE66FD168u

//! Register Reset Value
#define DESC2_6_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_127 Register DESC3_6_PON_EGP_127 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_127 0x3D16C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_127 0xE66FD16Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_127_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_127 Register DESC0_7_PON_EGP_127 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_127 0x3D170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_127 0xE66FD170u

//! Register Reset Value
#define DESC0_7_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_127 Register DESC1_7_PON_EGP_127 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_127 0x3D174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_127 0xE66FD174u

//! Register Reset Value
#define DESC1_7_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_127 Register DESC2_7_PON_EGP_127 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_127 0x3D178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_127 0xE66FD178u

//! Register Reset Value
#define DESC2_7_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_127 Register DESC3_7_PON_EGP_127 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_127 0x3D17C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_127 0xE66FD17Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_127_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_127_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_127_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_127 Register DESC0_0_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_127 0x3D200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_127 0xE66FD200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_127 Register DESC1_0_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_127 0x3D204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_127 0xE66FD204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_127 Register DESC2_0_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_127 0x3D208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_127 0xE66FD208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_127 Register DESC3_0_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_127 0x3D20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_127 0xE66FD20Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_127_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_127 Register DESC0_1_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_127 0x3D210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_127 0xE66FD210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_127 Register DESC1_1_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_127 0x3D214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_127 0xE66FD214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_127 Register DESC2_1_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_127 0x3D218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_127 0xE66FD218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_127 Register DESC3_1_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_127 0x3D21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_127 0xE66FD21Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_127_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_127 Register DESC0_2_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_127 0x3D220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_127 0xE66FD220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_127 Register DESC1_2_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_127 0x3D224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_127 0xE66FD224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_127 Register DESC2_2_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_127 0x3D228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_127 0xE66FD228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_127 Register DESC3_2_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_127 0x3D22C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_127 0xE66FD22Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_127_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_127 Register DESC0_3_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_127 0x3D230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_127 0xE66FD230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_127 Register DESC1_3_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_127 0x3D234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_127 0xE66FD234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_127 Register DESC2_3_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_127 0x3D238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_127 0xE66FD238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_127 Register DESC3_3_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_127 0x3D23C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_127 0xE66FD23Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_127_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_127 Register DESC0_4_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_127 0x3D240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_127 0xE66FD240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_127 Register DESC1_4_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_127 0x3D244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_127 0xE66FD244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_127 Register DESC2_4_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_127 0x3D248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_127 0xE66FD248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_127 Register DESC3_4_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_127 0x3D24C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_127 0xE66FD24Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_127_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_127 Register DESC0_5_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_127 0x3D250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_127 0xE66FD250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_127 Register DESC1_5_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_127 0x3D254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_127 0xE66FD254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_127 Register DESC2_5_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_127 0x3D258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_127 0xE66FD258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_127 Register DESC3_5_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_127 0x3D25C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_127 0xE66FD25Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_127_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_127 Register DESC0_6_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_127 0x3D260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_127 0xE66FD260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_127 Register DESC1_6_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_127 0x3D264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_127 0xE66FD264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_127 Register DESC2_6_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_127 0x3D268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_127 0xE66FD268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_127 Register DESC3_6_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_127 0x3D26C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_127 0xE66FD26Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_127_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_127 Register DESC0_7_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_127 0x3D270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_127 0xE66FD270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_127 Register DESC1_7_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_127 0x3D274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_127 0xE66FD274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_127 Register DESC2_7_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_127 0x3D278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_127 0xE66FD278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_127_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_127 Register DESC3_7_PON_EGP_S_127 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_127 0x3D27C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_127 0xE66FD27Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_127_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_127_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_127_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_127_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_127_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_128 Register CFG_PON_EGP_128 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_128 0x3D400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_128 0xE66FD400u

//! Register Reset Value
#define CFG_PON_EGP_128_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_128_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_128_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_128_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_128_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_128_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_128_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_128_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_128_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_128_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_128_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_128 Register DQPC_PON_EGP_128 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_128 0x3D410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_128 0xE66FD410u

//! Register Reset Value
#define DQPC_PON_EGP_128_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_128_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_128_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_128 Register IRNCR_PON_EGP_128 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_128 0x3D420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_128 0xE66FD420u

//! Register Reset Value
#define IRNCR_PON_EGP_128_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_128_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_128_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_128_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_128_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_128 Register IRNICR_PON_EGP_128 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_128 0x3D424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_128 0xE66FD424u

//! Register Reset Value
#define IRNICR_PON_EGP_128_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_128_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_128_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_128 Register IRNEN_PON_EGP_128 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_128 0x3D428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_128 0xE66FD428u

//! Register Reset Value
#define IRNEN_PON_EGP_128_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_128_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_128_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_128_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_128_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_128 Register DPTR_PON_EGP_128 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_128 0x3D430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_128 0xE66FD430u

//! Register Reset Value
#define DPTR_PON_EGP_128_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_128_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_128_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_128_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_128_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_128_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_128_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_128_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_128_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_128_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_128_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_128 Register DESC0_0_PON_EGP_128 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_128 0x3D500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_128 0xE66FD500u

//! Register Reset Value
#define DESC0_0_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_128 Register DESC1_0_PON_EGP_128 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_128 0x3D504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_128 0xE66FD504u

//! Register Reset Value
#define DESC1_0_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_128 Register DESC2_0_PON_EGP_128 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_128 0x3D508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_128 0xE66FD508u

//! Register Reset Value
#define DESC2_0_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_128 Register DESC3_0_PON_EGP_128 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_128 0x3D50C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_128 0xE66FD50Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_128_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_128 Register DESC0_1_PON_EGP_128 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_128 0x3D510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_128 0xE66FD510u

//! Register Reset Value
#define DESC0_1_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_128 Register DESC1_1_PON_EGP_128 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_128 0x3D514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_128 0xE66FD514u

//! Register Reset Value
#define DESC1_1_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_128 Register DESC2_1_PON_EGP_128 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_128 0x3D518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_128 0xE66FD518u

//! Register Reset Value
#define DESC2_1_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_128 Register DESC3_1_PON_EGP_128 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_128 0x3D51C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_128 0xE66FD51Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_128_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_128 Register DESC0_2_PON_EGP_128 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_128 0x3D520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_128 0xE66FD520u

//! Register Reset Value
#define DESC0_2_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_128 Register DESC1_2_PON_EGP_128 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_128 0x3D524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_128 0xE66FD524u

//! Register Reset Value
#define DESC1_2_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_128 Register DESC2_2_PON_EGP_128 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_128 0x3D528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_128 0xE66FD528u

//! Register Reset Value
#define DESC2_2_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_128 Register DESC3_2_PON_EGP_128 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_128 0x3D52C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_128 0xE66FD52Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_128_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_128 Register DESC0_3_PON_EGP_128 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_128 0x3D530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_128 0xE66FD530u

//! Register Reset Value
#define DESC0_3_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_128 Register DESC1_3_PON_EGP_128 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_128 0x3D534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_128 0xE66FD534u

//! Register Reset Value
#define DESC1_3_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_128 Register DESC2_3_PON_EGP_128 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_128 0x3D538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_128 0xE66FD538u

//! Register Reset Value
#define DESC2_3_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_128 Register DESC3_3_PON_EGP_128 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_128 0x3D53C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_128 0xE66FD53Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_128_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_128 Register DESC0_4_PON_EGP_128 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_128 0x3D540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_128 0xE66FD540u

//! Register Reset Value
#define DESC0_4_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_128 Register DESC1_4_PON_EGP_128 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_128 0x3D544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_128 0xE66FD544u

//! Register Reset Value
#define DESC1_4_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_128 Register DESC2_4_PON_EGP_128 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_128 0x3D548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_128 0xE66FD548u

//! Register Reset Value
#define DESC2_4_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_128 Register DESC3_4_PON_EGP_128 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_128 0x3D54C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_128 0xE66FD54Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_128_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_128 Register DESC0_5_PON_EGP_128 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_128 0x3D550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_128 0xE66FD550u

//! Register Reset Value
#define DESC0_5_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_128 Register DESC1_5_PON_EGP_128 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_128 0x3D554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_128 0xE66FD554u

//! Register Reset Value
#define DESC1_5_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_128 Register DESC2_5_PON_EGP_128 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_128 0x3D558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_128 0xE66FD558u

//! Register Reset Value
#define DESC2_5_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_128 Register DESC3_5_PON_EGP_128 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_128 0x3D55C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_128 0xE66FD55Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_128_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_128 Register DESC0_6_PON_EGP_128 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_128 0x3D560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_128 0xE66FD560u

//! Register Reset Value
#define DESC0_6_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_128 Register DESC1_6_PON_EGP_128 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_128 0x3D564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_128 0xE66FD564u

//! Register Reset Value
#define DESC1_6_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_128 Register DESC2_6_PON_EGP_128 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_128 0x3D568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_128 0xE66FD568u

//! Register Reset Value
#define DESC2_6_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_128 Register DESC3_6_PON_EGP_128 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_128 0x3D56C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_128 0xE66FD56Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_128_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_128 Register DESC0_7_PON_EGP_128 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_128 0x3D570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_128 0xE66FD570u

//! Register Reset Value
#define DESC0_7_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_128 Register DESC1_7_PON_EGP_128 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_128 0x3D574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_128 0xE66FD574u

//! Register Reset Value
#define DESC1_7_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_128 Register DESC2_7_PON_EGP_128 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_128 0x3D578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_128 0xE66FD578u

//! Register Reset Value
#define DESC2_7_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_128 Register DESC3_7_PON_EGP_128 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_128 0x3D57C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_128 0xE66FD57Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_128_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_128_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_128_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_128 Register DESC0_0_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_128 0x3D600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_128 0xE66FD600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_128 Register DESC1_0_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_128 0x3D604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_128 0xE66FD604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_128 Register DESC2_0_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_128 0x3D608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_128 0xE66FD608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_128 Register DESC3_0_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_128 0x3D60C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_128 0xE66FD60Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_128_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_128 Register DESC0_1_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_128 0x3D610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_128 0xE66FD610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_128 Register DESC1_1_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_128 0x3D614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_128 0xE66FD614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_128 Register DESC2_1_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_128 0x3D618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_128 0xE66FD618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_128 Register DESC3_1_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_128 0x3D61C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_128 0xE66FD61Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_128_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_128 Register DESC0_2_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_128 0x3D620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_128 0xE66FD620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_128 Register DESC1_2_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_128 0x3D624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_128 0xE66FD624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_128 Register DESC2_2_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_128 0x3D628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_128 0xE66FD628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_128 Register DESC3_2_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_128 0x3D62C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_128 0xE66FD62Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_128_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_128 Register DESC0_3_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_128 0x3D630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_128 0xE66FD630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_128 Register DESC1_3_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_128 0x3D634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_128 0xE66FD634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_128 Register DESC2_3_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_128 0x3D638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_128 0xE66FD638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_128 Register DESC3_3_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_128 0x3D63C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_128 0xE66FD63Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_128_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_128 Register DESC0_4_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_128 0x3D640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_128 0xE66FD640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_128 Register DESC1_4_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_128 0x3D644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_128 0xE66FD644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_128 Register DESC2_4_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_128 0x3D648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_128 0xE66FD648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_128 Register DESC3_4_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_128 0x3D64C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_128 0xE66FD64Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_128_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_128 Register DESC0_5_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_128 0x3D650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_128 0xE66FD650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_128 Register DESC1_5_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_128 0x3D654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_128 0xE66FD654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_128 Register DESC2_5_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_128 0x3D658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_128 0xE66FD658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_128 Register DESC3_5_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_128 0x3D65C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_128 0xE66FD65Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_128_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_128 Register DESC0_6_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_128 0x3D660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_128 0xE66FD660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_128 Register DESC1_6_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_128 0x3D664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_128 0xE66FD664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_128 Register DESC2_6_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_128 0x3D668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_128 0xE66FD668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_128 Register DESC3_6_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_128 0x3D66C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_128 0xE66FD66Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_128_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_128 Register DESC0_7_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_128 0x3D670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_128 0xE66FD670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_128 Register DESC1_7_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_128 0x3D674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_128 0xE66FD674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_128 Register DESC2_7_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_128 0x3D678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_128 0xE66FD678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_128_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_128 Register DESC3_7_PON_EGP_S_128 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_128 0x3D67C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_128 0xE66FD67Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_128_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_128_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_128_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_128_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_128_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_129 Register CFG_PON_EGP_129 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_129 0x3D800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_129 0xE66FD800u

//! Register Reset Value
#define CFG_PON_EGP_129_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_129_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_129_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_129_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_129_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_129_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_129_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_129_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_129_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_129_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_129_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_129 Register DQPC_PON_EGP_129 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_129 0x3D810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_129 0xE66FD810u

//! Register Reset Value
#define DQPC_PON_EGP_129_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_129_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_129_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_129 Register IRNCR_PON_EGP_129 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_129 0x3D820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_129 0xE66FD820u

//! Register Reset Value
#define IRNCR_PON_EGP_129_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_129_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_129_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_129_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_129_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_129 Register IRNICR_PON_EGP_129 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_129 0x3D824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_129 0xE66FD824u

//! Register Reset Value
#define IRNICR_PON_EGP_129_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_129_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_129_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_129 Register IRNEN_PON_EGP_129 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_129 0x3D828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_129 0xE66FD828u

//! Register Reset Value
#define IRNEN_PON_EGP_129_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_129_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_129_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_129_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_129_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_129 Register DPTR_PON_EGP_129 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_129 0x3D830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_129 0xE66FD830u

//! Register Reset Value
#define DPTR_PON_EGP_129_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_129_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_129_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_129_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_129_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_129_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_129_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_129_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_129_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_129_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_129_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_129 Register DESC0_0_PON_EGP_129 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_129 0x3D900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_129 0xE66FD900u

//! Register Reset Value
#define DESC0_0_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_129 Register DESC1_0_PON_EGP_129 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_129 0x3D904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_129 0xE66FD904u

//! Register Reset Value
#define DESC1_0_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_129 Register DESC2_0_PON_EGP_129 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_129 0x3D908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_129 0xE66FD908u

//! Register Reset Value
#define DESC2_0_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_129 Register DESC3_0_PON_EGP_129 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_129 0x3D90C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_129 0xE66FD90Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_129_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_129 Register DESC0_1_PON_EGP_129 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_129 0x3D910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_129 0xE66FD910u

//! Register Reset Value
#define DESC0_1_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_129 Register DESC1_1_PON_EGP_129 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_129 0x3D914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_129 0xE66FD914u

//! Register Reset Value
#define DESC1_1_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_129 Register DESC2_1_PON_EGP_129 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_129 0x3D918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_129 0xE66FD918u

//! Register Reset Value
#define DESC2_1_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_129 Register DESC3_1_PON_EGP_129 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_129 0x3D91C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_129 0xE66FD91Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_129_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_129 Register DESC0_2_PON_EGP_129 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_129 0x3D920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_129 0xE66FD920u

//! Register Reset Value
#define DESC0_2_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_129 Register DESC1_2_PON_EGP_129 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_129 0x3D924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_129 0xE66FD924u

//! Register Reset Value
#define DESC1_2_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_129 Register DESC2_2_PON_EGP_129 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_129 0x3D928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_129 0xE66FD928u

//! Register Reset Value
#define DESC2_2_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_129 Register DESC3_2_PON_EGP_129 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_129 0x3D92C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_129 0xE66FD92Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_129_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_129 Register DESC0_3_PON_EGP_129 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_129 0x3D930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_129 0xE66FD930u

//! Register Reset Value
#define DESC0_3_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_129 Register DESC1_3_PON_EGP_129 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_129 0x3D934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_129 0xE66FD934u

//! Register Reset Value
#define DESC1_3_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_129 Register DESC2_3_PON_EGP_129 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_129 0x3D938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_129 0xE66FD938u

//! Register Reset Value
#define DESC2_3_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_129 Register DESC3_3_PON_EGP_129 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_129 0x3D93C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_129 0xE66FD93Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_129_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_129 Register DESC0_4_PON_EGP_129 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_129 0x3D940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_129 0xE66FD940u

//! Register Reset Value
#define DESC0_4_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_129 Register DESC1_4_PON_EGP_129 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_129 0x3D944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_129 0xE66FD944u

//! Register Reset Value
#define DESC1_4_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_129 Register DESC2_4_PON_EGP_129 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_129 0x3D948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_129 0xE66FD948u

//! Register Reset Value
#define DESC2_4_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_129 Register DESC3_4_PON_EGP_129 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_129 0x3D94C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_129 0xE66FD94Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_129_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_129 Register DESC0_5_PON_EGP_129 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_129 0x3D950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_129 0xE66FD950u

//! Register Reset Value
#define DESC0_5_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_129 Register DESC1_5_PON_EGP_129 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_129 0x3D954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_129 0xE66FD954u

//! Register Reset Value
#define DESC1_5_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_129 Register DESC2_5_PON_EGP_129 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_129 0x3D958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_129 0xE66FD958u

//! Register Reset Value
#define DESC2_5_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_129 Register DESC3_5_PON_EGP_129 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_129 0x3D95C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_129 0xE66FD95Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_129_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_129 Register DESC0_6_PON_EGP_129 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_129 0x3D960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_129 0xE66FD960u

//! Register Reset Value
#define DESC0_6_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_129 Register DESC1_6_PON_EGP_129 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_129 0x3D964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_129 0xE66FD964u

//! Register Reset Value
#define DESC1_6_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_129 Register DESC2_6_PON_EGP_129 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_129 0x3D968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_129 0xE66FD968u

//! Register Reset Value
#define DESC2_6_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_129 Register DESC3_6_PON_EGP_129 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_129 0x3D96C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_129 0xE66FD96Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_129_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_129 Register DESC0_7_PON_EGP_129 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_129 0x3D970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_129 0xE66FD970u

//! Register Reset Value
#define DESC0_7_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_129 Register DESC1_7_PON_EGP_129 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_129 0x3D974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_129 0xE66FD974u

//! Register Reset Value
#define DESC1_7_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_129 Register DESC2_7_PON_EGP_129 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_129 0x3D978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_129 0xE66FD978u

//! Register Reset Value
#define DESC2_7_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_129 Register DESC3_7_PON_EGP_129 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_129 0x3D97C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_129 0xE66FD97Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_129_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_129_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_129_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_129 Register DESC0_0_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_129 0x3DA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_129 0xE66FDA00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_129 Register DESC1_0_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_129 0x3DA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_129 0xE66FDA04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_129 Register DESC2_0_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_129 0x3DA08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_129 0xE66FDA08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_129 Register DESC3_0_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_129 0x3DA0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_129 0xE66FDA0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_129_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_129 Register DESC0_1_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_129 0x3DA10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_129 0xE66FDA10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_129 Register DESC1_1_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_129 0x3DA14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_129 0xE66FDA14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_129 Register DESC2_1_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_129 0x3DA18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_129 0xE66FDA18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_129 Register DESC3_1_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_129 0x3DA1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_129 0xE66FDA1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_129_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_129 Register DESC0_2_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_129 0x3DA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_129 0xE66FDA20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_129 Register DESC1_2_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_129 0x3DA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_129 0xE66FDA24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_129 Register DESC2_2_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_129 0x3DA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_129 0xE66FDA28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_129 Register DESC3_2_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_129 0x3DA2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_129 0xE66FDA2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_129_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_129 Register DESC0_3_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_129 0x3DA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_129 0xE66FDA30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_129 Register DESC1_3_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_129 0x3DA34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_129 0xE66FDA34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_129 Register DESC2_3_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_129 0x3DA38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_129 0xE66FDA38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_129 Register DESC3_3_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_129 0x3DA3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_129 0xE66FDA3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_129_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_129 Register DESC0_4_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_129 0x3DA40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_129 0xE66FDA40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_129 Register DESC1_4_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_129 0x3DA44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_129 0xE66FDA44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_129 Register DESC2_4_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_129 0x3DA48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_129 0xE66FDA48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_129 Register DESC3_4_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_129 0x3DA4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_129 0xE66FDA4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_129_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_129 Register DESC0_5_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_129 0x3DA50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_129 0xE66FDA50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_129 Register DESC1_5_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_129 0x3DA54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_129 0xE66FDA54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_129 Register DESC2_5_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_129 0x3DA58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_129 0xE66FDA58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_129 Register DESC3_5_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_129 0x3DA5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_129 0xE66FDA5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_129_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_129 Register DESC0_6_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_129 0x3DA60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_129 0xE66FDA60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_129 Register DESC1_6_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_129 0x3DA64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_129 0xE66FDA64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_129 Register DESC2_6_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_129 0x3DA68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_129 0xE66FDA68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_129 Register DESC3_6_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_129 0x3DA6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_129 0xE66FDA6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_129_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_129 Register DESC0_7_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_129 0x3DA70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_129 0xE66FDA70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_129 Register DESC1_7_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_129 0x3DA74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_129 0xE66FDA74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_129 Register DESC2_7_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_129 0x3DA78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_129 0xE66FDA78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_129_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_129 Register DESC3_7_PON_EGP_S_129 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_129 0x3DA7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_129 0xE66FDA7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_129_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_129_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_129_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_129_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_129_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_130 Register CFG_PON_EGP_130 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_130 0x3DC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_130 0xE66FDC00u

//! Register Reset Value
#define CFG_PON_EGP_130_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_130_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_130_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_130_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_130_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_130_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_130_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_130_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_130_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_130_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_130_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_130 Register DQPC_PON_EGP_130 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_130 0x3DC10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_130 0xE66FDC10u

//! Register Reset Value
#define DQPC_PON_EGP_130_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_130_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_130_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_130 Register IRNCR_PON_EGP_130 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_130 0x3DC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_130 0xE66FDC20u

//! Register Reset Value
#define IRNCR_PON_EGP_130_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_130_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_130_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_130_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_130_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_130 Register IRNICR_PON_EGP_130 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_130 0x3DC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_130 0xE66FDC24u

//! Register Reset Value
#define IRNICR_PON_EGP_130_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_130_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_130_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_130 Register IRNEN_PON_EGP_130 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_130 0x3DC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_130 0xE66FDC28u

//! Register Reset Value
#define IRNEN_PON_EGP_130_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_130_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_130_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_130_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_130_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_130 Register DPTR_PON_EGP_130 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_130 0x3DC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_130 0xE66FDC30u

//! Register Reset Value
#define DPTR_PON_EGP_130_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_130_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_130_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_130_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_130_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_130_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_130_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_130_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_130_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_130_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_130_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_130 Register DESC0_0_PON_EGP_130 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_130 0x3DD00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_130 0xE66FDD00u

//! Register Reset Value
#define DESC0_0_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_130 Register DESC1_0_PON_EGP_130 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_130 0x3DD04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_130 0xE66FDD04u

//! Register Reset Value
#define DESC1_0_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_130 Register DESC2_0_PON_EGP_130 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_130 0x3DD08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_130 0xE66FDD08u

//! Register Reset Value
#define DESC2_0_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_130 Register DESC3_0_PON_EGP_130 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_130 0x3DD0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_130 0xE66FDD0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_130_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_130 Register DESC0_1_PON_EGP_130 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_130 0x3DD10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_130 0xE66FDD10u

//! Register Reset Value
#define DESC0_1_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_130 Register DESC1_1_PON_EGP_130 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_130 0x3DD14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_130 0xE66FDD14u

//! Register Reset Value
#define DESC1_1_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_130 Register DESC2_1_PON_EGP_130 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_130 0x3DD18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_130 0xE66FDD18u

//! Register Reset Value
#define DESC2_1_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_130 Register DESC3_1_PON_EGP_130 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_130 0x3DD1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_130 0xE66FDD1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_130_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_130 Register DESC0_2_PON_EGP_130 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_130 0x3DD20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_130 0xE66FDD20u

//! Register Reset Value
#define DESC0_2_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_130 Register DESC1_2_PON_EGP_130 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_130 0x3DD24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_130 0xE66FDD24u

//! Register Reset Value
#define DESC1_2_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_130 Register DESC2_2_PON_EGP_130 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_130 0x3DD28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_130 0xE66FDD28u

//! Register Reset Value
#define DESC2_2_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_130 Register DESC3_2_PON_EGP_130 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_130 0x3DD2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_130 0xE66FDD2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_130_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_130 Register DESC0_3_PON_EGP_130 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_130 0x3DD30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_130 0xE66FDD30u

//! Register Reset Value
#define DESC0_3_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_130 Register DESC1_3_PON_EGP_130 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_130 0x3DD34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_130 0xE66FDD34u

//! Register Reset Value
#define DESC1_3_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_130 Register DESC2_3_PON_EGP_130 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_130 0x3DD38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_130 0xE66FDD38u

//! Register Reset Value
#define DESC2_3_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_130 Register DESC3_3_PON_EGP_130 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_130 0x3DD3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_130 0xE66FDD3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_130_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_130 Register DESC0_4_PON_EGP_130 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_130 0x3DD40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_130 0xE66FDD40u

//! Register Reset Value
#define DESC0_4_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_130 Register DESC1_4_PON_EGP_130 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_130 0x3DD44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_130 0xE66FDD44u

//! Register Reset Value
#define DESC1_4_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_130 Register DESC2_4_PON_EGP_130 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_130 0x3DD48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_130 0xE66FDD48u

//! Register Reset Value
#define DESC2_4_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_130 Register DESC3_4_PON_EGP_130 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_130 0x3DD4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_130 0xE66FDD4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_130_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_130 Register DESC0_5_PON_EGP_130 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_130 0x3DD50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_130 0xE66FDD50u

//! Register Reset Value
#define DESC0_5_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_130 Register DESC1_5_PON_EGP_130 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_130 0x3DD54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_130 0xE66FDD54u

//! Register Reset Value
#define DESC1_5_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_130 Register DESC2_5_PON_EGP_130 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_130 0x3DD58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_130 0xE66FDD58u

//! Register Reset Value
#define DESC2_5_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_130 Register DESC3_5_PON_EGP_130 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_130 0x3DD5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_130 0xE66FDD5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_130_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_130 Register DESC0_6_PON_EGP_130 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_130 0x3DD60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_130 0xE66FDD60u

//! Register Reset Value
#define DESC0_6_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_130 Register DESC1_6_PON_EGP_130 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_130 0x3DD64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_130 0xE66FDD64u

//! Register Reset Value
#define DESC1_6_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_130 Register DESC2_6_PON_EGP_130 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_130 0x3DD68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_130 0xE66FDD68u

//! Register Reset Value
#define DESC2_6_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_130 Register DESC3_6_PON_EGP_130 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_130 0x3DD6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_130 0xE66FDD6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_130_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_130 Register DESC0_7_PON_EGP_130 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_130 0x3DD70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_130 0xE66FDD70u

//! Register Reset Value
#define DESC0_7_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_130 Register DESC1_7_PON_EGP_130 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_130 0x3DD74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_130 0xE66FDD74u

//! Register Reset Value
#define DESC1_7_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_130 Register DESC2_7_PON_EGP_130 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_130 0x3DD78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_130 0xE66FDD78u

//! Register Reset Value
#define DESC2_7_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_130 Register DESC3_7_PON_EGP_130 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_130 0x3DD7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_130 0xE66FDD7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_130_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_130_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_130_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_130 Register DESC0_0_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_130 0x3DE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_130 0xE66FDE00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_130 Register DESC1_0_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_130 0x3DE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_130 0xE66FDE04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_130 Register DESC2_0_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_130 0x3DE08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_130 0xE66FDE08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_130 Register DESC3_0_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_130 0x3DE0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_130 0xE66FDE0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_130_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_130 Register DESC0_1_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_130 0x3DE10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_130 0xE66FDE10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_130 Register DESC1_1_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_130 0x3DE14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_130 0xE66FDE14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_130 Register DESC2_1_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_130 0x3DE18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_130 0xE66FDE18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_130 Register DESC3_1_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_130 0x3DE1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_130 0xE66FDE1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_130_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_130 Register DESC0_2_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_130 0x3DE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_130 0xE66FDE20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_130 Register DESC1_2_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_130 0x3DE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_130 0xE66FDE24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_130 Register DESC2_2_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_130 0x3DE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_130 0xE66FDE28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_130 Register DESC3_2_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_130 0x3DE2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_130 0xE66FDE2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_130_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_130 Register DESC0_3_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_130 0x3DE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_130 0xE66FDE30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_130 Register DESC1_3_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_130 0x3DE34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_130 0xE66FDE34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_130 Register DESC2_3_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_130 0x3DE38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_130 0xE66FDE38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_130 Register DESC3_3_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_130 0x3DE3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_130 0xE66FDE3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_130_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_130 Register DESC0_4_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_130 0x3DE40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_130 0xE66FDE40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_130 Register DESC1_4_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_130 0x3DE44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_130 0xE66FDE44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_130 Register DESC2_4_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_130 0x3DE48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_130 0xE66FDE48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_130 Register DESC3_4_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_130 0x3DE4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_130 0xE66FDE4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_130_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_130 Register DESC0_5_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_130 0x3DE50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_130 0xE66FDE50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_130 Register DESC1_5_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_130 0x3DE54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_130 0xE66FDE54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_130 Register DESC2_5_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_130 0x3DE58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_130 0xE66FDE58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_130 Register DESC3_5_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_130 0x3DE5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_130 0xE66FDE5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_130_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_130 Register DESC0_6_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_130 0x3DE60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_130 0xE66FDE60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_130 Register DESC1_6_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_130 0x3DE64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_130 0xE66FDE64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_130 Register DESC2_6_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_130 0x3DE68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_130 0xE66FDE68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_130 Register DESC3_6_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_130 0x3DE6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_130 0xE66FDE6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_130_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_130 Register DESC0_7_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_130 0x3DE70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_130 0xE66FDE70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_130 Register DESC1_7_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_130 0x3DE74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_130 0xE66FDE74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_130 Register DESC2_7_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_130 0x3DE78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_130 0xE66FDE78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_130_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_130 Register DESC3_7_PON_EGP_S_130 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_130 0x3DE7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_130 0xE66FDE7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_130_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_130_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_130_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_130_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_130_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_131 Register CFG_PON_EGP_131 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_131 0x3E000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_131 0xE66FE000u

//! Register Reset Value
#define CFG_PON_EGP_131_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_131_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_131_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_131_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_131_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_131_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_131_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_131_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_131_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_131_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_131_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_131 Register DQPC_PON_EGP_131 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_131 0x3E010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_131 0xE66FE010u

//! Register Reset Value
#define DQPC_PON_EGP_131_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_131_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_131_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_131 Register IRNCR_PON_EGP_131 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_131 0x3E020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_131 0xE66FE020u

//! Register Reset Value
#define IRNCR_PON_EGP_131_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_131_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_131_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_131_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_131_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_131 Register IRNICR_PON_EGP_131 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_131 0x3E024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_131 0xE66FE024u

//! Register Reset Value
#define IRNICR_PON_EGP_131_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_131_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_131_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_131 Register IRNEN_PON_EGP_131 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_131 0x3E028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_131 0xE66FE028u

//! Register Reset Value
#define IRNEN_PON_EGP_131_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_131_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_131_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_131_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_131_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_131 Register DPTR_PON_EGP_131 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_131 0x3E030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_131 0xE66FE030u

//! Register Reset Value
#define DPTR_PON_EGP_131_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_131_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_131_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_131_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_131_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_131_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_131_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_131_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_131_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_131_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_131_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_131 Register DESC0_0_PON_EGP_131 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_131 0x3E100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_131 0xE66FE100u

//! Register Reset Value
#define DESC0_0_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_131 Register DESC1_0_PON_EGP_131 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_131 0x3E104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_131 0xE66FE104u

//! Register Reset Value
#define DESC1_0_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_131 Register DESC2_0_PON_EGP_131 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_131 0x3E108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_131 0xE66FE108u

//! Register Reset Value
#define DESC2_0_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_131 Register DESC3_0_PON_EGP_131 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_131 0x3E10C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_131 0xE66FE10Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_131_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_131 Register DESC0_1_PON_EGP_131 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_131 0x3E110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_131 0xE66FE110u

//! Register Reset Value
#define DESC0_1_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_131 Register DESC1_1_PON_EGP_131 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_131 0x3E114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_131 0xE66FE114u

//! Register Reset Value
#define DESC1_1_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_131 Register DESC2_1_PON_EGP_131 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_131 0x3E118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_131 0xE66FE118u

//! Register Reset Value
#define DESC2_1_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_131 Register DESC3_1_PON_EGP_131 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_131 0x3E11C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_131 0xE66FE11Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_131_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_131 Register DESC0_2_PON_EGP_131 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_131 0x3E120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_131 0xE66FE120u

//! Register Reset Value
#define DESC0_2_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_131 Register DESC1_2_PON_EGP_131 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_131 0x3E124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_131 0xE66FE124u

//! Register Reset Value
#define DESC1_2_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_131 Register DESC2_2_PON_EGP_131 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_131 0x3E128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_131 0xE66FE128u

//! Register Reset Value
#define DESC2_2_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_131 Register DESC3_2_PON_EGP_131 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_131 0x3E12C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_131 0xE66FE12Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_131_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_131 Register DESC0_3_PON_EGP_131 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_131 0x3E130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_131 0xE66FE130u

//! Register Reset Value
#define DESC0_3_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_131 Register DESC1_3_PON_EGP_131 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_131 0x3E134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_131 0xE66FE134u

//! Register Reset Value
#define DESC1_3_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_131 Register DESC2_3_PON_EGP_131 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_131 0x3E138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_131 0xE66FE138u

//! Register Reset Value
#define DESC2_3_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_131 Register DESC3_3_PON_EGP_131 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_131 0x3E13C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_131 0xE66FE13Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_131_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_131 Register DESC0_4_PON_EGP_131 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_131 0x3E140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_131 0xE66FE140u

//! Register Reset Value
#define DESC0_4_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_131 Register DESC1_4_PON_EGP_131 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_131 0x3E144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_131 0xE66FE144u

//! Register Reset Value
#define DESC1_4_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_131 Register DESC2_4_PON_EGP_131 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_131 0x3E148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_131 0xE66FE148u

//! Register Reset Value
#define DESC2_4_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_131 Register DESC3_4_PON_EGP_131 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_131 0x3E14C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_131 0xE66FE14Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_131_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_131 Register DESC0_5_PON_EGP_131 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_131 0x3E150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_131 0xE66FE150u

//! Register Reset Value
#define DESC0_5_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_131 Register DESC1_5_PON_EGP_131 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_131 0x3E154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_131 0xE66FE154u

//! Register Reset Value
#define DESC1_5_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_131 Register DESC2_5_PON_EGP_131 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_131 0x3E158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_131 0xE66FE158u

//! Register Reset Value
#define DESC2_5_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_131 Register DESC3_5_PON_EGP_131 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_131 0x3E15C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_131 0xE66FE15Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_131_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_131 Register DESC0_6_PON_EGP_131 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_131 0x3E160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_131 0xE66FE160u

//! Register Reset Value
#define DESC0_6_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_131 Register DESC1_6_PON_EGP_131 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_131 0x3E164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_131 0xE66FE164u

//! Register Reset Value
#define DESC1_6_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_131 Register DESC2_6_PON_EGP_131 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_131 0x3E168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_131 0xE66FE168u

//! Register Reset Value
#define DESC2_6_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_131 Register DESC3_6_PON_EGP_131 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_131 0x3E16C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_131 0xE66FE16Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_131_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_131 Register DESC0_7_PON_EGP_131 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_131 0x3E170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_131 0xE66FE170u

//! Register Reset Value
#define DESC0_7_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_131 Register DESC1_7_PON_EGP_131 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_131 0x3E174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_131 0xE66FE174u

//! Register Reset Value
#define DESC1_7_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_131 Register DESC2_7_PON_EGP_131 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_131 0x3E178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_131 0xE66FE178u

//! Register Reset Value
#define DESC2_7_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_131 Register DESC3_7_PON_EGP_131 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_131 0x3E17C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_131 0xE66FE17Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_131_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_131_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_131_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_131 Register DESC0_0_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_131 0x3E200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_131 0xE66FE200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_131 Register DESC1_0_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_131 0x3E204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_131 0xE66FE204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_131 Register DESC2_0_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_131 0x3E208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_131 0xE66FE208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_131 Register DESC3_0_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_131 0x3E20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_131 0xE66FE20Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_131_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_131 Register DESC0_1_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_131 0x3E210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_131 0xE66FE210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_131 Register DESC1_1_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_131 0x3E214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_131 0xE66FE214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_131 Register DESC2_1_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_131 0x3E218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_131 0xE66FE218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_131 Register DESC3_1_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_131 0x3E21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_131 0xE66FE21Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_131_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_131 Register DESC0_2_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_131 0x3E220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_131 0xE66FE220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_131 Register DESC1_2_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_131 0x3E224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_131 0xE66FE224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_131 Register DESC2_2_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_131 0x3E228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_131 0xE66FE228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_131 Register DESC3_2_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_131 0x3E22C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_131 0xE66FE22Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_131_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_131 Register DESC0_3_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_131 0x3E230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_131 0xE66FE230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_131 Register DESC1_3_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_131 0x3E234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_131 0xE66FE234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_131 Register DESC2_3_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_131 0x3E238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_131 0xE66FE238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_131 Register DESC3_3_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_131 0x3E23C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_131 0xE66FE23Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_131_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_131 Register DESC0_4_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_131 0x3E240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_131 0xE66FE240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_131 Register DESC1_4_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_131 0x3E244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_131 0xE66FE244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_131 Register DESC2_4_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_131 0x3E248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_131 0xE66FE248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_131 Register DESC3_4_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_131 0x3E24C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_131 0xE66FE24Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_131_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_131 Register DESC0_5_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_131 0x3E250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_131 0xE66FE250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_131 Register DESC1_5_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_131 0x3E254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_131 0xE66FE254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_131 Register DESC2_5_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_131 0x3E258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_131 0xE66FE258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_131 Register DESC3_5_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_131 0x3E25C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_131 0xE66FE25Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_131_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_131 Register DESC0_6_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_131 0x3E260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_131 0xE66FE260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_131 Register DESC1_6_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_131 0x3E264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_131 0xE66FE264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_131 Register DESC2_6_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_131 0x3E268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_131 0xE66FE268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_131 Register DESC3_6_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_131 0x3E26C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_131 0xE66FE26Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_131_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_131 Register DESC0_7_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_131 0x3E270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_131 0xE66FE270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_131 Register DESC1_7_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_131 0x3E274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_131 0xE66FE274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_131 Register DESC2_7_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_131 0x3E278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_131 0xE66FE278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_131_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_131 Register DESC3_7_PON_EGP_S_131 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_131 0x3E27C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_131 0xE66FE27Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_131_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_131_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_131_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_131_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_131_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_132 Register CFG_PON_EGP_132 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_132 0x3E400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_132 0xE66FE400u

//! Register Reset Value
#define CFG_PON_EGP_132_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_132_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_132_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_132_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_132_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_132_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_132_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_132_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_132_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_132_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_132_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_132 Register DQPC_PON_EGP_132 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_132 0x3E410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_132 0xE66FE410u

//! Register Reset Value
#define DQPC_PON_EGP_132_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_132_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_132_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_132 Register IRNCR_PON_EGP_132 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_132 0x3E420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_132 0xE66FE420u

//! Register Reset Value
#define IRNCR_PON_EGP_132_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_132_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_132_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_132_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_132_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_132 Register IRNICR_PON_EGP_132 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_132 0x3E424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_132 0xE66FE424u

//! Register Reset Value
#define IRNICR_PON_EGP_132_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_132_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_132_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_132 Register IRNEN_PON_EGP_132 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_132 0x3E428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_132 0xE66FE428u

//! Register Reset Value
#define IRNEN_PON_EGP_132_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_132_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_132_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_132_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_132_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_132 Register DPTR_PON_EGP_132 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_132 0x3E430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_132 0xE66FE430u

//! Register Reset Value
#define DPTR_PON_EGP_132_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_132_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_132_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_132_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_132_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_132_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_132_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_132_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_132_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_132_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_132_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_132 Register DESC0_0_PON_EGP_132 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_132 0x3E500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_132 0xE66FE500u

//! Register Reset Value
#define DESC0_0_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_132 Register DESC1_0_PON_EGP_132 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_132 0x3E504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_132 0xE66FE504u

//! Register Reset Value
#define DESC1_0_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_132 Register DESC2_0_PON_EGP_132 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_132 0x3E508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_132 0xE66FE508u

//! Register Reset Value
#define DESC2_0_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_132 Register DESC3_0_PON_EGP_132 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_132 0x3E50C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_132 0xE66FE50Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_132_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_132 Register DESC0_1_PON_EGP_132 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_132 0x3E510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_132 0xE66FE510u

//! Register Reset Value
#define DESC0_1_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_132 Register DESC1_1_PON_EGP_132 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_132 0x3E514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_132 0xE66FE514u

//! Register Reset Value
#define DESC1_1_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_132 Register DESC2_1_PON_EGP_132 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_132 0x3E518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_132 0xE66FE518u

//! Register Reset Value
#define DESC2_1_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_132 Register DESC3_1_PON_EGP_132 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_132 0x3E51C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_132 0xE66FE51Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_132_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_132 Register DESC0_2_PON_EGP_132 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_132 0x3E520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_132 0xE66FE520u

//! Register Reset Value
#define DESC0_2_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_132 Register DESC1_2_PON_EGP_132 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_132 0x3E524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_132 0xE66FE524u

//! Register Reset Value
#define DESC1_2_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_132 Register DESC2_2_PON_EGP_132 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_132 0x3E528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_132 0xE66FE528u

//! Register Reset Value
#define DESC2_2_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_132 Register DESC3_2_PON_EGP_132 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_132 0x3E52C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_132 0xE66FE52Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_132_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_132 Register DESC0_3_PON_EGP_132 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_132 0x3E530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_132 0xE66FE530u

//! Register Reset Value
#define DESC0_3_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_132 Register DESC1_3_PON_EGP_132 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_132 0x3E534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_132 0xE66FE534u

//! Register Reset Value
#define DESC1_3_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_132 Register DESC2_3_PON_EGP_132 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_132 0x3E538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_132 0xE66FE538u

//! Register Reset Value
#define DESC2_3_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_132 Register DESC3_3_PON_EGP_132 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_132 0x3E53C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_132 0xE66FE53Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_132_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_132 Register DESC0_4_PON_EGP_132 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_132 0x3E540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_132 0xE66FE540u

//! Register Reset Value
#define DESC0_4_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_132 Register DESC1_4_PON_EGP_132 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_132 0x3E544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_132 0xE66FE544u

//! Register Reset Value
#define DESC1_4_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_132 Register DESC2_4_PON_EGP_132 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_132 0x3E548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_132 0xE66FE548u

//! Register Reset Value
#define DESC2_4_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_132 Register DESC3_4_PON_EGP_132 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_132 0x3E54C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_132 0xE66FE54Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_132_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_132 Register DESC0_5_PON_EGP_132 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_132 0x3E550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_132 0xE66FE550u

//! Register Reset Value
#define DESC0_5_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_132 Register DESC1_5_PON_EGP_132 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_132 0x3E554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_132 0xE66FE554u

//! Register Reset Value
#define DESC1_5_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_132 Register DESC2_5_PON_EGP_132 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_132 0x3E558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_132 0xE66FE558u

//! Register Reset Value
#define DESC2_5_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_132 Register DESC3_5_PON_EGP_132 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_132 0x3E55C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_132 0xE66FE55Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_132_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_132 Register DESC0_6_PON_EGP_132 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_132 0x3E560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_132 0xE66FE560u

//! Register Reset Value
#define DESC0_6_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_132 Register DESC1_6_PON_EGP_132 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_132 0x3E564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_132 0xE66FE564u

//! Register Reset Value
#define DESC1_6_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_132 Register DESC2_6_PON_EGP_132 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_132 0x3E568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_132 0xE66FE568u

//! Register Reset Value
#define DESC2_6_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_132 Register DESC3_6_PON_EGP_132 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_132 0x3E56C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_132 0xE66FE56Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_132_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_132 Register DESC0_7_PON_EGP_132 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_132 0x3E570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_132 0xE66FE570u

//! Register Reset Value
#define DESC0_7_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_132 Register DESC1_7_PON_EGP_132 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_132 0x3E574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_132 0xE66FE574u

//! Register Reset Value
#define DESC1_7_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_132 Register DESC2_7_PON_EGP_132 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_132 0x3E578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_132 0xE66FE578u

//! Register Reset Value
#define DESC2_7_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_132 Register DESC3_7_PON_EGP_132 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_132 0x3E57C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_132 0xE66FE57Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_132_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_132_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_132_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_132 Register DESC0_0_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_132 0x3E600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_132 0xE66FE600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_132 Register DESC1_0_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_132 0x3E604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_132 0xE66FE604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_132 Register DESC2_0_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_132 0x3E608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_132 0xE66FE608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_132 Register DESC3_0_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_132 0x3E60C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_132 0xE66FE60Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_132_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_132 Register DESC0_1_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_132 0x3E610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_132 0xE66FE610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_132 Register DESC1_1_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_132 0x3E614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_132 0xE66FE614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_132 Register DESC2_1_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_132 0x3E618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_132 0xE66FE618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_132 Register DESC3_1_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_132 0x3E61C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_132 0xE66FE61Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_132_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_132 Register DESC0_2_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_132 0x3E620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_132 0xE66FE620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_132 Register DESC1_2_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_132 0x3E624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_132 0xE66FE624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_132 Register DESC2_2_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_132 0x3E628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_132 0xE66FE628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_132 Register DESC3_2_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_132 0x3E62C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_132 0xE66FE62Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_132_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_132 Register DESC0_3_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_132 0x3E630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_132 0xE66FE630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_132 Register DESC1_3_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_132 0x3E634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_132 0xE66FE634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_132 Register DESC2_3_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_132 0x3E638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_132 0xE66FE638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_132 Register DESC3_3_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_132 0x3E63C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_132 0xE66FE63Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_132_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_132 Register DESC0_4_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_132 0x3E640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_132 0xE66FE640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_132 Register DESC1_4_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_132 0x3E644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_132 0xE66FE644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_132 Register DESC2_4_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_132 0x3E648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_132 0xE66FE648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_132 Register DESC3_4_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_132 0x3E64C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_132 0xE66FE64Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_132_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_132 Register DESC0_5_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_132 0x3E650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_132 0xE66FE650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_132 Register DESC1_5_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_132 0x3E654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_132 0xE66FE654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_132 Register DESC2_5_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_132 0x3E658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_132 0xE66FE658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_132 Register DESC3_5_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_132 0x3E65C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_132 0xE66FE65Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_132_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_132 Register DESC0_6_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_132 0x3E660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_132 0xE66FE660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_132 Register DESC1_6_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_132 0x3E664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_132 0xE66FE664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_132 Register DESC2_6_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_132 0x3E668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_132 0xE66FE668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_132 Register DESC3_6_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_132 0x3E66C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_132 0xE66FE66Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_132_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_132 Register DESC0_7_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_132 0x3E670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_132 0xE66FE670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_132 Register DESC1_7_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_132 0x3E674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_132 0xE66FE674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_132 Register DESC2_7_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_132 0x3E678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_132 0xE66FE678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_132_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_132 Register DESC3_7_PON_EGP_S_132 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_132 0x3E67C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_132 0xE66FE67Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_132_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_132_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_132_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_132_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_132_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_133 Register CFG_PON_EGP_133 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_133 0x3E800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_133 0xE66FE800u

//! Register Reset Value
#define CFG_PON_EGP_133_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_133_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_133_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_133_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_133_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_133_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_133_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_133_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_133_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_133_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_133_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_133 Register DQPC_PON_EGP_133 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_133 0x3E810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_133 0xE66FE810u

//! Register Reset Value
#define DQPC_PON_EGP_133_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_133_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_133_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_133 Register IRNCR_PON_EGP_133 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_133 0x3E820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_133 0xE66FE820u

//! Register Reset Value
#define IRNCR_PON_EGP_133_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_133_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_133_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_133_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_133_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_133 Register IRNICR_PON_EGP_133 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_133 0x3E824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_133 0xE66FE824u

//! Register Reset Value
#define IRNICR_PON_EGP_133_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_133_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_133_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_133 Register IRNEN_PON_EGP_133 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_133 0x3E828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_133 0xE66FE828u

//! Register Reset Value
#define IRNEN_PON_EGP_133_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_133_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_133_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_133_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_133_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_133 Register DPTR_PON_EGP_133 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_133 0x3E830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_133 0xE66FE830u

//! Register Reset Value
#define DPTR_PON_EGP_133_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_133_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_133_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_133_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_133_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_133_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_133_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_133_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_133_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_133_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_133_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_133 Register DESC0_0_PON_EGP_133 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_133 0x3E900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_133 0xE66FE900u

//! Register Reset Value
#define DESC0_0_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_133 Register DESC1_0_PON_EGP_133 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_133 0x3E904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_133 0xE66FE904u

//! Register Reset Value
#define DESC1_0_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_133 Register DESC2_0_PON_EGP_133 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_133 0x3E908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_133 0xE66FE908u

//! Register Reset Value
#define DESC2_0_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_133 Register DESC3_0_PON_EGP_133 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_133 0x3E90C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_133 0xE66FE90Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_133_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_133 Register DESC0_1_PON_EGP_133 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_133 0x3E910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_133 0xE66FE910u

//! Register Reset Value
#define DESC0_1_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_133 Register DESC1_1_PON_EGP_133 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_133 0x3E914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_133 0xE66FE914u

//! Register Reset Value
#define DESC1_1_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_133 Register DESC2_1_PON_EGP_133 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_133 0x3E918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_133 0xE66FE918u

//! Register Reset Value
#define DESC2_1_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_133 Register DESC3_1_PON_EGP_133 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_133 0x3E91C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_133 0xE66FE91Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_133_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_133 Register DESC0_2_PON_EGP_133 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_133 0x3E920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_133 0xE66FE920u

//! Register Reset Value
#define DESC0_2_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_133 Register DESC1_2_PON_EGP_133 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_133 0x3E924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_133 0xE66FE924u

//! Register Reset Value
#define DESC1_2_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_133 Register DESC2_2_PON_EGP_133 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_133 0x3E928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_133 0xE66FE928u

//! Register Reset Value
#define DESC2_2_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_133 Register DESC3_2_PON_EGP_133 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_133 0x3E92C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_133 0xE66FE92Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_133_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_133 Register DESC0_3_PON_EGP_133 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_133 0x3E930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_133 0xE66FE930u

//! Register Reset Value
#define DESC0_3_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_133 Register DESC1_3_PON_EGP_133 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_133 0x3E934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_133 0xE66FE934u

//! Register Reset Value
#define DESC1_3_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_133 Register DESC2_3_PON_EGP_133 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_133 0x3E938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_133 0xE66FE938u

//! Register Reset Value
#define DESC2_3_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_133 Register DESC3_3_PON_EGP_133 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_133 0x3E93C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_133 0xE66FE93Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_133_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_133 Register DESC0_4_PON_EGP_133 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_133 0x3E940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_133 0xE66FE940u

//! Register Reset Value
#define DESC0_4_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_133 Register DESC1_4_PON_EGP_133 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_133 0x3E944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_133 0xE66FE944u

//! Register Reset Value
#define DESC1_4_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_133 Register DESC2_4_PON_EGP_133 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_133 0x3E948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_133 0xE66FE948u

//! Register Reset Value
#define DESC2_4_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_133 Register DESC3_4_PON_EGP_133 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_133 0x3E94C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_133 0xE66FE94Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_133_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_133 Register DESC0_5_PON_EGP_133 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_133 0x3E950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_133 0xE66FE950u

//! Register Reset Value
#define DESC0_5_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_133 Register DESC1_5_PON_EGP_133 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_133 0x3E954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_133 0xE66FE954u

//! Register Reset Value
#define DESC1_5_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_133 Register DESC2_5_PON_EGP_133 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_133 0x3E958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_133 0xE66FE958u

//! Register Reset Value
#define DESC2_5_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_133 Register DESC3_5_PON_EGP_133 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_133 0x3E95C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_133 0xE66FE95Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_133_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_133 Register DESC0_6_PON_EGP_133 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_133 0x3E960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_133 0xE66FE960u

//! Register Reset Value
#define DESC0_6_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_133 Register DESC1_6_PON_EGP_133 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_133 0x3E964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_133 0xE66FE964u

//! Register Reset Value
#define DESC1_6_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_133 Register DESC2_6_PON_EGP_133 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_133 0x3E968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_133 0xE66FE968u

//! Register Reset Value
#define DESC2_6_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_133 Register DESC3_6_PON_EGP_133 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_133 0x3E96C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_133 0xE66FE96Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_133_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_133 Register DESC0_7_PON_EGP_133 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_133 0x3E970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_133 0xE66FE970u

//! Register Reset Value
#define DESC0_7_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_133 Register DESC1_7_PON_EGP_133 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_133 0x3E974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_133 0xE66FE974u

//! Register Reset Value
#define DESC1_7_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_133 Register DESC2_7_PON_EGP_133 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_133 0x3E978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_133 0xE66FE978u

//! Register Reset Value
#define DESC2_7_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_133 Register DESC3_7_PON_EGP_133 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_133 0x3E97C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_133 0xE66FE97Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_133_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_133_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_133_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_133 Register DESC0_0_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_133 0x3EA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_133 0xE66FEA00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_133 Register DESC1_0_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_133 0x3EA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_133 0xE66FEA04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_133 Register DESC2_0_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_133 0x3EA08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_133 0xE66FEA08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_133 Register DESC3_0_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_133 0x3EA0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_133 0xE66FEA0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_133_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_133 Register DESC0_1_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_133 0x3EA10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_133 0xE66FEA10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_133 Register DESC1_1_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_133 0x3EA14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_133 0xE66FEA14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_133 Register DESC2_1_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_133 0x3EA18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_133 0xE66FEA18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_133 Register DESC3_1_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_133 0x3EA1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_133 0xE66FEA1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_133_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_133 Register DESC0_2_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_133 0x3EA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_133 0xE66FEA20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_133 Register DESC1_2_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_133 0x3EA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_133 0xE66FEA24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_133 Register DESC2_2_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_133 0x3EA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_133 0xE66FEA28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_133 Register DESC3_2_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_133 0x3EA2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_133 0xE66FEA2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_133_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_133 Register DESC0_3_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_133 0x3EA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_133 0xE66FEA30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_133 Register DESC1_3_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_133 0x3EA34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_133 0xE66FEA34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_133 Register DESC2_3_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_133 0x3EA38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_133 0xE66FEA38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_133 Register DESC3_3_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_133 0x3EA3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_133 0xE66FEA3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_133_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_133 Register DESC0_4_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_133 0x3EA40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_133 0xE66FEA40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_133 Register DESC1_4_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_133 0x3EA44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_133 0xE66FEA44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_133 Register DESC2_4_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_133 0x3EA48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_133 0xE66FEA48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_133 Register DESC3_4_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_133 0x3EA4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_133 0xE66FEA4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_133_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_133 Register DESC0_5_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_133 0x3EA50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_133 0xE66FEA50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_133 Register DESC1_5_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_133 0x3EA54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_133 0xE66FEA54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_133 Register DESC2_5_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_133 0x3EA58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_133 0xE66FEA58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_133 Register DESC3_5_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_133 0x3EA5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_133 0xE66FEA5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_133_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_133 Register DESC0_6_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_133 0x3EA60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_133 0xE66FEA60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_133 Register DESC1_6_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_133 0x3EA64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_133 0xE66FEA64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_133 Register DESC2_6_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_133 0x3EA68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_133 0xE66FEA68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_133 Register DESC3_6_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_133 0x3EA6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_133 0xE66FEA6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_133_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_133 Register DESC0_7_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_133 0x3EA70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_133 0xE66FEA70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_133 Register DESC1_7_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_133 0x3EA74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_133 0xE66FEA74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_133 Register DESC2_7_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_133 0x3EA78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_133 0xE66FEA78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_133_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_133 Register DESC3_7_PON_EGP_S_133 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_133 0x3EA7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_133 0xE66FEA7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_133_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_133_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_133_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_133_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_133_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_134 Register CFG_PON_EGP_134 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_134 0x3EC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_134 0xE66FEC00u

//! Register Reset Value
#define CFG_PON_EGP_134_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_134_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_134_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_134_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_134_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_134_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_134_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_134_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_134_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_134_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_134_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_134 Register DQPC_PON_EGP_134 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_134 0x3EC10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_134 0xE66FEC10u

//! Register Reset Value
#define DQPC_PON_EGP_134_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_134_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_134_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_134 Register IRNCR_PON_EGP_134 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_134 0x3EC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_134 0xE66FEC20u

//! Register Reset Value
#define IRNCR_PON_EGP_134_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_134_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_134_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_134_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_134_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_134 Register IRNICR_PON_EGP_134 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_134 0x3EC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_134 0xE66FEC24u

//! Register Reset Value
#define IRNICR_PON_EGP_134_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_134_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_134_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_134 Register IRNEN_PON_EGP_134 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_134 0x3EC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_134 0xE66FEC28u

//! Register Reset Value
#define IRNEN_PON_EGP_134_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_134_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_134_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_134_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_134_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_134 Register DPTR_PON_EGP_134 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_134 0x3EC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_134 0xE66FEC30u

//! Register Reset Value
#define DPTR_PON_EGP_134_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_134_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_134_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_134_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_134_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_134_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_134_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_134_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_134_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_134_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_134_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_134 Register DESC0_0_PON_EGP_134 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_134 0x3ED00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_134 0xE66FED00u

//! Register Reset Value
#define DESC0_0_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_134 Register DESC1_0_PON_EGP_134 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_134 0x3ED04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_134 0xE66FED04u

//! Register Reset Value
#define DESC1_0_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_134 Register DESC2_0_PON_EGP_134 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_134 0x3ED08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_134 0xE66FED08u

//! Register Reset Value
#define DESC2_0_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_134 Register DESC3_0_PON_EGP_134 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_134 0x3ED0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_134 0xE66FED0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_134_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_134 Register DESC0_1_PON_EGP_134 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_134 0x3ED10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_134 0xE66FED10u

//! Register Reset Value
#define DESC0_1_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_134 Register DESC1_1_PON_EGP_134 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_134 0x3ED14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_134 0xE66FED14u

//! Register Reset Value
#define DESC1_1_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_134 Register DESC2_1_PON_EGP_134 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_134 0x3ED18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_134 0xE66FED18u

//! Register Reset Value
#define DESC2_1_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_134 Register DESC3_1_PON_EGP_134 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_134 0x3ED1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_134 0xE66FED1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_134_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_134 Register DESC0_2_PON_EGP_134 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_134 0x3ED20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_134 0xE66FED20u

//! Register Reset Value
#define DESC0_2_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_134 Register DESC1_2_PON_EGP_134 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_134 0x3ED24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_134 0xE66FED24u

//! Register Reset Value
#define DESC1_2_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_134 Register DESC2_2_PON_EGP_134 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_134 0x3ED28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_134 0xE66FED28u

//! Register Reset Value
#define DESC2_2_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_134 Register DESC3_2_PON_EGP_134 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_134 0x3ED2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_134 0xE66FED2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_134_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_134 Register DESC0_3_PON_EGP_134 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_134 0x3ED30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_134 0xE66FED30u

//! Register Reset Value
#define DESC0_3_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_134 Register DESC1_3_PON_EGP_134 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_134 0x3ED34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_134 0xE66FED34u

//! Register Reset Value
#define DESC1_3_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_134 Register DESC2_3_PON_EGP_134 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_134 0x3ED38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_134 0xE66FED38u

//! Register Reset Value
#define DESC2_3_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_134 Register DESC3_3_PON_EGP_134 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_134 0x3ED3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_134 0xE66FED3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_134_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_134 Register DESC0_4_PON_EGP_134 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_134 0x3ED40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_134 0xE66FED40u

//! Register Reset Value
#define DESC0_4_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_134 Register DESC1_4_PON_EGP_134 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_134 0x3ED44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_134 0xE66FED44u

//! Register Reset Value
#define DESC1_4_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_134 Register DESC2_4_PON_EGP_134 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_134 0x3ED48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_134 0xE66FED48u

//! Register Reset Value
#define DESC2_4_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_134 Register DESC3_4_PON_EGP_134 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_134 0x3ED4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_134 0xE66FED4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_134_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_134 Register DESC0_5_PON_EGP_134 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_134 0x3ED50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_134 0xE66FED50u

//! Register Reset Value
#define DESC0_5_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_134 Register DESC1_5_PON_EGP_134 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_134 0x3ED54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_134 0xE66FED54u

//! Register Reset Value
#define DESC1_5_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_134 Register DESC2_5_PON_EGP_134 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_134 0x3ED58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_134 0xE66FED58u

//! Register Reset Value
#define DESC2_5_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_134 Register DESC3_5_PON_EGP_134 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_134 0x3ED5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_134 0xE66FED5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_134_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_134 Register DESC0_6_PON_EGP_134 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_134 0x3ED60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_134 0xE66FED60u

//! Register Reset Value
#define DESC0_6_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_134 Register DESC1_6_PON_EGP_134 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_134 0x3ED64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_134 0xE66FED64u

//! Register Reset Value
#define DESC1_6_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_134 Register DESC2_6_PON_EGP_134 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_134 0x3ED68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_134 0xE66FED68u

//! Register Reset Value
#define DESC2_6_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_134 Register DESC3_6_PON_EGP_134 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_134 0x3ED6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_134 0xE66FED6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_134_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_134 Register DESC0_7_PON_EGP_134 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_134 0x3ED70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_134 0xE66FED70u

//! Register Reset Value
#define DESC0_7_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_134 Register DESC1_7_PON_EGP_134 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_134 0x3ED74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_134 0xE66FED74u

//! Register Reset Value
#define DESC1_7_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_134 Register DESC2_7_PON_EGP_134 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_134 0x3ED78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_134 0xE66FED78u

//! Register Reset Value
#define DESC2_7_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_134 Register DESC3_7_PON_EGP_134 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_134 0x3ED7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_134 0xE66FED7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_134_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_134_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_134_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_134 Register DESC0_0_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_134 0x3EE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_134 0xE66FEE00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_134 Register DESC1_0_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_134 0x3EE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_134 0xE66FEE04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_134 Register DESC2_0_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_134 0x3EE08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_134 0xE66FEE08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_134 Register DESC3_0_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_134 0x3EE0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_134 0xE66FEE0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_134_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_134 Register DESC0_1_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_134 0x3EE10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_134 0xE66FEE10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_134 Register DESC1_1_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_134 0x3EE14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_134 0xE66FEE14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_134 Register DESC2_1_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_134 0x3EE18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_134 0xE66FEE18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_134 Register DESC3_1_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_134 0x3EE1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_134 0xE66FEE1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_134_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_134 Register DESC0_2_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_134 0x3EE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_134 0xE66FEE20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_134 Register DESC1_2_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_134 0x3EE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_134 0xE66FEE24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_134 Register DESC2_2_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_134 0x3EE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_134 0xE66FEE28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_134 Register DESC3_2_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_134 0x3EE2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_134 0xE66FEE2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_134_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_134 Register DESC0_3_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_134 0x3EE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_134 0xE66FEE30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_134 Register DESC1_3_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_134 0x3EE34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_134 0xE66FEE34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_134 Register DESC2_3_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_134 0x3EE38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_134 0xE66FEE38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_134 Register DESC3_3_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_134 0x3EE3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_134 0xE66FEE3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_134_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_134 Register DESC0_4_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_134 0x3EE40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_134 0xE66FEE40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_134 Register DESC1_4_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_134 0x3EE44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_134 0xE66FEE44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_134 Register DESC2_4_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_134 0x3EE48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_134 0xE66FEE48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_134 Register DESC3_4_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_134 0x3EE4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_134 0xE66FEE4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_134_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_134 Register DESC0_5_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_134 0x3EE50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_134 0xE66FEE50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_134 Register DESC1_5_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_134 0x3EE54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_134 0xE66FEE54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_134 Register DESC2_5_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_134 0x3EE58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_134 0xE66FEE58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_134 Register DESC3_5_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_134 0x3EE5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_134 0xE66FEE5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_134_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_134 Register DESC0_6_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_134 0x3EE60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_134 0xE66FEE60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_134 Register DESC1_6_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_134 0x3EE64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_134 0xE66FEE64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_134 Register DESC2_6_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_134 0x3EE68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_134 0xE66FEE68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_134 Register DESC3_6_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_134 0x3EE6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_134 0xE66FEE6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_134_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_134 Register DESC0_7_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_134 0x3EE70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_134 0xE66FEE70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_134 Register DESC1_7_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_134 0x3EE74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_134 0xE66FEE74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_134 Register DESC2_7_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_134 0x3EE78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_134 0xE66FEE78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_134_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_134 Register DESC3_7_PON_EGP_S_134 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_134 0x3EE7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_134 0xE66FEE7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_134_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_134_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_134_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_134_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_134_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_135 Register CFG_PON_EGP_135 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_135 0x3F000
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_135 0xE66FF000u

//! Register Reset Value
#define CFG_PON_EGP_135_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_135_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_135_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_135_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_135_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_135_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_135_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_135_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_135_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_135_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_135_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_135 Register DQPC_PON_EGP_135 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_135 0x3F010
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_135 0xE66FF010u

//! Register Reset Value
#define DQPC_PON_EGP_135_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_135_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_135_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_135 Register IRNCR_PON_EGP_135 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_135 0x3F020
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_135 0xE66FF020u

//! Register Reset Value
#define IRNCR_PON_EGP_135_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_135_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_135_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_135_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_135_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_135 Register IRNICR_PON_EGP_135 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_135 0x3F024
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_135 0xE66FF024u

//! Register Reset Value
#define IRNICR_PON_EGP_135_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_135_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_135_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_135 Register IRNEN_PON_EGP_135 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_135 0x3F028
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_135 0xE66FF028u

//! Register Reset Value
#define IRNEN_PON_EGP_135_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_135_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_135_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_135_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_135_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_135 Register DPTR_PON_EGP_135 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_135 0x3F030
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_135 0xE66FF030u

//! Register Reset Value
#define DPTR_PON_EGP_135_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_135_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_135_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_135_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_135_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_135_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_135_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_135_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_135_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_135_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_135_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_135 Register DESC0_0_PON_EGP_135 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_135 0x3F100
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_135 0xE66FF100u

//! Register Reset Value
#define DESC0_0_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_135 Register DESC1_0_PON_EGP_135 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_135 0x3F104
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_135 0xE66FF104u

//! Register Reset Value
#define DESC1_0_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_135 Register DESC2_0_PON_EGP_135 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_135 0x3F108
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_135 0xE66FF108u

//! Register Reset Value
#define DESC2_0_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_135 Register DESC3_0_PON_EGP_135 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_135 0x3F10C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_135 0xE66FF10Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_135_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_135 Register DESC0_1_PON_EGP_135 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_135 0x3F110
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_135 0xE66FF110u

//! Register Reset Value
#define DESC0_1_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_135 Register DESC1_1_PON_EGP_135 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_135 0x3F114
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_135 0xE66FF114u

//! Register Reset Value
#define DESC1_1_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_135 Register DESC2_1_PON_EGP_135 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_135 0x3F118
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_135 0xE66FF118u

//! Register Reset Value
#define DESC2_1_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_135 Register DESC3_1_PON_EGP_135 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_135 0x3F11C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_135 0xE66FF11Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_135_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_135 Register DESC0_2_PON_EGP_135 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_135 0x3F120
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_135 0xE66FF120u

//! Register Reset Value
#define DESC0_2_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_135 Register DESC1_2_PON_EGP_135 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_135 0x3F124
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_135 0xE66FF124u

//! Register Reset Value
#define DESC1_2_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_135 Register DESC2_2_PON_EGP_135 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_135 0x3F128
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_135 0xE66FF128u

//! Register Reset Value
#define DESC2_2_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_135 Register DESC3_2_PON_EGP_135 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_135 0x3F12C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_135 0xE66FF12Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_135_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_135 Register DESC0_3_PON_EGP_135 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_135 0x3F130
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_135 0xE66FF130u

//! Register Reset Value
#define DESC0_3_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_135 Register DESC1_3_PON_EGP_135 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_135 0x3F134
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_135 0xE66FF134u

//! Register Reset Value
#define DESC1_3_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_135 Register DESC2_3_PON_EGP_135 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_135 0x3F138
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_135 0xE66FF138u

//! Register Reset Value
#define DESC2_3_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_135 Register DESC3_3_PON_EGP_135 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_135 0x3F13C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_135 0xE66FF13Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_135_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_135 Register DESC0_4_PON_EGP_135 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_135 0x3F140
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_135 0xE66FF140u

//! Register Reset Value
#define DESC0_4_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_135 Register DESC1_4_PON_EGP_135 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_135 0x3F144
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_135 0xE66FF144u

//! Register Reset Value
#define DESC1_4_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_135 Register DESC2_4_PON_EGP_135 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_135 0x3F148
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_135 0xE66FF148u

//! Register Reset Value
#define DESC2_4_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_135 Register DESC3_4_PON_EGP_135 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_135 0x3F14C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_135 0xE66FF14Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_135_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_135 Register DESC0_5_PON_EGP_135 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_135 0x3F150
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_135 0xE66FF150u

//! Register Reset Value
#define DESC0_5_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_135 Register DESC1_5_PON_EGP_135 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_135 0x3F154
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_135 0xE66FF154u

//! Register Reset Value
#define DESC1_5_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_135 Register DESC2_5_PON_EGP_135 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_135 0x3F158
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_135 0xE66FF158u

//! Register Reset Value
#define DESC2_5_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_135 Register DESC3_5_PON_EGP_135 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_135 0x3F15C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_135 0xE66FF15Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_135_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_135 Register DESC0_6_PON_EGP_135 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_135 0x3F160
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_135 0xE66FF160u

//! Register Reset Value
#define DESC0_6_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_135 Register DESC1_6_PON_EGP_135 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_135 0x3F164
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_135 0xE66FF164u

//! Register Reset Value
#define DESC1_6_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_135 Register DESC2_6_PON_EGP_135 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_135 0x3F168
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_135 0xE66FF168u

//! Register Reset Value
#define DESC2_6_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_135 Register DESC3_6_PON_EGP_135 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_135 0x3F16C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_135 0xE66FF16Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_135_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_135 Register DESC0_7_PON_EGP_135 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_135 0x3F170
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_135 0xE66FF170u

//! Register Reset Value
#define DESC0_7_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_135 Register DESC1_7_PON_EGP_135 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_135 0x3F174
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_135 0xE66FF174u

//! Register Reset Value
#define DESC1_7_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_135 Register DESC2_7_PON_EGP_135 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_135 0x3F178
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_135 0xE66FF178u

//! Register Reset Value
#define DESC2_7_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_135 Register DESC3_7_PON_EGP_135 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_135 0x3F17C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_135 0xE66FF17Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_135_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_135_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_135_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_135 Register DESC0_0_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_135 0x3F200
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_135 0xE66FF200u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_135 Register DESC1_0_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_135 0x3F204
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_135 0xE66FF204u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_135 Register DESC2_0_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_135 0x3F208
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_135 0xE66FF208u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_135 Register DESC3_0_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_135 0x3F20C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_135 0xE66FF20Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_135_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_135 Register DESC0_1_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_135 0x3F210
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_135 0xE66FF210u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_135 Register DESC1_1_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_135 0x3F214
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_135 0xE66FF214u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_135 Register DESC2_1_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_135 0x3F218
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_135 0xE66FF218u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_135 Register DESC3_1_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_135 0x3F21C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_135 0xE66FF21Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_135_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_135 Register DESC0_2_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_135 0x3F220
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_135 0xE66FF220u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_135 Register DESC1_2_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_135 0x3F224
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_135 0xE66FF224u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_135 Register DESC2_2_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_135 0x3F228
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_135 0xE66FF228u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_135 Register DESC3_2_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_135 0x3F22C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_135 0xE66FF22Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_135_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_135 Register DESC0_3_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_135 0x3F230
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_135 0xE66FF230u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_135 Register DESC1_3_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_135 0x3F234
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_135 0xE66FF234u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_135 Register DESC2_3_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_135 0x3F238
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_135 0xE66FF238u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_135 Register DESC3_3_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_135 0x3F23C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_135 0xE66FF23Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_135_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_135 Register DESC0_4_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_135 0x3F240
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_135 0xE66FF240u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_135 Register DESC1_4_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_135 0x3F244
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_135 0xE66FF244u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_135 Register DESC2_4_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_135 0x3F248
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_135 0xE66FF248u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_135 Register DESC3_4_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_135 0x3F24C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_135 0xE66FF24Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_135_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_135 Register DESC0_5_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_135 0x3F250
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_135 0xE66FF250u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_135 Register DESC1_5_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_135 0x3F254
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_135 0xE66FF254u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_135 Register DESC2_5_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_135 0x3F258
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_135 0xE66FF258u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_135 Register DESC3_5_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_135 0x3F25C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_135 0xE66FF25Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_135_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_135 Register DESC0_6_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_135 0x3F260
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_135 0xE66FF260u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_135 Register DESC1_6_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_135 0x3F264
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_135 0xE66FF264u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_135 Register DESC2_6_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_135 0x3F268
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_135 0xE66FF268u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_135 Register DESC3_6_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_135 0x3F26C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_135 0xE66FF26Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_135_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_135 Register DESC0_7_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_135 0x3F270
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_135 0xE66FF270u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_135 Register DESC1_7_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_135 0x3F274
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_135 0xE66FF274u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_135 Register DESC2_7_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_135 0x3F278
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_135 0xE66FF278u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_135_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_135 Register DESC3_7_PON_EGP_S_135 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_135 0x3F27C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_135 0xE66FF27Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_135_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_135_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_135_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_135_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_135_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_136 Register CFG_PON_EGP_136 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_136 0x3F400
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_136 0xE66FF400u

//! Register Reset Value
#define CFG_PON_EGP_136_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_136_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_136_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_136_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_136_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_136_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_136_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_136_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_136_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_136_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_136_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_136 Register DQPC_PON_EGP_136 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_136 0x3F410
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_136 0xE66FF410u

//! Register Reset Value
#define DQPC_PON_EGP_136_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_136_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_136_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_136 Register IRNCR_PON_EGP_136 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_136 0x3F420
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_136 0xE66FF420u

//! Register Reset Value
#define IRNCR_PON_EGP_136_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_136_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_136_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_136_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_136_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_136 Register IRNICR_PON_EGP_136 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_136 0x3F424
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_136 0xE66FF424u

//! Register Reset Value
#define IRNICR_PON_EGP_136_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_136_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_136_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_136 Register IRNEN_PON_EGP_136 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_136 0x3F428
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_136 0xE66FF428u

//! Register Reset Value
#define IRNEN_PON_EGP_136_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_136_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_136_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_136_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_136_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_136 Register DPTR_PON_EGP_136 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_136 0x3F430
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_136 0xE66FF430u

//! Register Reset Value
#define DPTR_PON_EGP_136_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_136_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_136_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_136_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_136_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_136_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_136_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_136_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_136_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_136_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_136_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_136 Register DESC0_0_PON_EGP_136 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_136 0x3F500
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_136 0xE66FF500u

//! Register Reset Value
#define DESC0_0_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_136 Register DESC1_0_PON_EGP_136 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_136 0x3F504
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_136 0xE66FF504u

//! Register Reset Value
#define DESC1_0_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_136 Register DESC2_0_PON_EGP_136 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_136 0x3F508
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_136 0xE66FF508u

//! Register Reset Value
#define DESC2_0_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_136 Register DESC3_0_PON_EGP_136 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_136 0x3F50C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_136 0xE66FF50Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_136_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_136 Register DESC0_1_PON_EGP_136 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_136 0x3F510
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_136 0xE66FF510u

//! Register Reset Value
#define DESC0_1_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_136 Register DESC1_1_PON_EGP_136 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_136 0x3F514
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_136 0xE66FF514u

//! Register Reset Value
#define DESC1_1_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_136 Register DESC2_1_PON_EGP_136 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_136 0x3F518
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_136 0xE66FF518u

//! Register Reset Value
#define DESC2_1_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_136 Register DESC3_1_PON_EGP_136 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_136 0x3F51C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_136 0xE66FF51Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_136_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_136 Register DESC0_2_PON_EGP_136 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_136 0x3F520
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_136 0xE66FF520u

//! Register Reset Value
#define DESC0_2_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_136 Register DESC1_2_PON_EGP_136 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_136 0x3F524
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_136 0xE66FF524u

//! Register Reset Value
#define DESC1_2_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_136 Register DESC2_2_PON_EGP_136 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_136 0x3F528
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_136 0xE66FF528u

//! Register Reset Value
#define DESC2_2_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_136 Register DESC3_2_PON_EGP_136 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_136 0x3F52C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_136 0xE66FF52Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_136_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_136 Register DESC0_3_PON_EGP_136 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_136 0x3F530
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_136 0xE66FF530u

//! Register Reset Value
#define DESC0_3_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_136 Register DESC1_3_PON_EGP_136 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_136 0x3F534
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_136 0xE66FF534u

//! Register Reset Value
#define DESC1_3_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_136 Register DESC2_3_PON_EGP_136 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_136 0x3F538
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_136 0xE66FF538u

//! Register Reset Value
#define DESC2_3_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_136 Register DESC3_3_PON_EGP_136 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_136 0x3F53C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_136 0xE66FF53Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_136_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_136 Register DESC0_4_PON_EGP_136 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_136 0x3F540
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_136 0xE66FF540u

//! Register Reset Value
#define DESC0_4_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_136 Register DESC1_4_PON_EGP_136 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_136 0x3F544
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_136 0xE66FF544u

//! Register Reset Value
#define DESC1_4_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_136 Register DESC2_4_PON_EGP_136 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_136 0x3F548
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_136 0xE66FF548u

//! Register Reset Value
#define DESC2_4_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_136 Register DESC3_4_PON_EGP_136 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_136 0x3F54C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_136 0xE66FF54Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_136_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_136 Register DESC0_5_PON_EGP_136 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_136 0x3F550
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_136 0xE66FF550u

//! Register Reset Value
#define DESC0_5_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_136 Register DESC1_5_PON_EGP_136 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_136 0x3F554
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_136 0xE66FF554u

//! Register Reset Value
#define DESC1_5_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_136 Register DESC2_5_PON_EGP_136 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_136 0x3F558
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_136 0xE66FF558u

//! Register Reset Value
#define DESC2_5_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_136 Register DESC3_5_PON_EGP_136 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_136 0x3F55C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_136 0xE66FF55Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_136_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_136 Register DESC0_6_PON_EGP_136 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_136 0x3F560
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_136 0xE66FF560u

//! Register Reset Value
#define DESC0_6_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_136 Register DESC1_6_PON_EGP_136 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_136 0x3F564
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_136 0xE66FF564u

//! Register Reset Value
#define DESC1_6_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_136 Register DESC2_6_PON_EGP_136 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_136 0x3F568
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_136 0xE66FF568u

//! Register Reset Value
#define DESC2_6_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_136 Register DESC3_6_PON_EGP_136 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_136 0x3F56C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_136 0xE66FF56Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_136_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_136 Register DESC0_7_PON_EGP_136 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_136 0x3F570
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_136 0xE66FF570u

//! Register Reset Value
#define DESC0_7_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_136 Register DESC1_7_PON_EGP_136 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_136 0x3F574
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_136 0xE66FF574u

//! Register Reset Value
#define DESC1_7_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_136 Register DESC2_7_PON_EGP_136 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_136 0x3F578
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_136 0xE66FF578u

//! Register Reset Value
#define DESC2_7_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_136 Register DESC3_7_PON_EGP_136 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_136 0x3F57C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_136 0xE66FF57Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_136_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_136_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_136_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_136 Register DESC0_0_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_136 0x3F600
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_136 0xE66FF600u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_136 Register DESC1_0_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_136 0x3F604
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_136 0xE66FF604u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_136 Register DESC2_0_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_136 0x3F608
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_136 0xE66FF608u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_136 Register DESC3_0_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_136 0x3F60C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_136 0xE66FF60Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_136_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_136 Register DESC0_1_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_136 0x3F610
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_136 0xE66FF610u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_136 Register DESC1_1_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_136 0x3F614
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_136 0xE66FF614u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_136 Register DESC2_1_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_136 0x3F618
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_136 0xE66FF618u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_136 Register DESC3_1_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_136 0x3F61C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_136 0xE66FF61Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_136_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_136 Register DESC0_2_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_136 0x3F620
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_136 0xE66FF620u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_136 Register DESC1_2_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_136 0x3F624
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_136 0xE66FF624u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_136 Register DESC2_2_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_136 0x3F628
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_136 0xE66FF628u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_136 Register DESC3_2_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_136 0x3F62C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_136 0xE66FF62Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_136_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_136 Register DESC0_3_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_136 0x3F630
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_136 0xE66FF630u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_136 Register DESC1_3_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_136 0x3F634
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_136 0xE66FF634u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_136 Register DESC2_3_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_136 0x3F638
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_136 0xE66FF638u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_136 Register DESC3_3_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_136 0x3F63C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_136 0xE66FF63Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_136_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_136 Register DESC0_4_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_136 0x3F640
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_136 0xE66FF640u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_136 Register DESC1_4_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_136 0x3F644
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_136 0xE66FF644u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_136 Register DESC2_4_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_136 0x3F648
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_136 0xE66FF648u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_136 Register DESC3_4_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_136 0x3F64C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_136 0xE66FF64Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_136_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_136 Register DESC0_5_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_136 0x3F650
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_136 0xE66FF650u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_136 Register DESC1_5_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_136 0x3F654
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_136 0xE66FF654u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_136 Register DESC2_5_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_136 0x3F658
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_136 0xE66FF658u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_136 Register DESC3_5_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_136 0x3F65C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_136 0xE66FF65Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_136_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_136 Register DESC0_6_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_136 0x3F660
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_136 0xE66FF660u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_136 Register DESC1_6_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_136 0x3F664
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_136 0xE66FF664u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_136 Register DESC2_6_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_136 0x3F668
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_136 0xE66FF668u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_136 Register DESC3_6_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_136 0x3F66C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_136 0xE66FF66Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_136_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_136 Register DESC0_7_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_136 0x3F670
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_136 0xE66FF670u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_136 Register DESC1_7_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_136 0x3F674
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_136 0xE66FF674u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_136 Register DESC2_7_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_136 0x3F678
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_136 0xE66FF678u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_136_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_136 Register DESC3_7_PON_EGP_S_136 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_136 0x3F67C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_136 0xE66FF67Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_136_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_136_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_136_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_136_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_136_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_137 Register CFG_PON_EGP_137 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_137 0x3F800
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_137 0xE66FF800u

//! Register Reset Value
#define CFG_PON_EGP_137_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_137_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_137_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_137_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_137_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_137_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_137_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_137_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_137_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_137_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_137_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_137 Register DQPC_PON_EGP_137 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_137 0x3F810
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_137 0xE66FF810u

//! Register Reset Value
#define DQPC_PON_EGP_137_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_137_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_137_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_137 Register IRNCR_PON_EGP_137 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_137 0x3F820
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_137 0xE66FF820u

//! Register Reset Value
#define IRNCR_PON_EGP_137_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_137_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_137_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_137_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_137_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_137 Register IRNICR_PON_EGP_137 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_137 0x3F824
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_137 0xE66FF824u

//! Register Reset Value
#define IRNICR_PON_EGP_137_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_137_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_137_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_137 Register IRNEN_PON_EGP_137 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_137 0x3F828
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_137 0xE66FF828u

//! Register Reset Value
#define IRNEN_PON_EGP_137_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_137_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_137_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_137_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_137_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_137 Register DPTR_PON_EGP_137 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_137 0x3F830
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_137 0xE66FF830u

//! Register Reset Value
#define DPTR_PON_EGP_137_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_137_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_137_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_137_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_137_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_137_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_137_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_137_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_137_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_137_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_137_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_137 Register DESC0_0_PON_EGP_137 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_137 0x3F900
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_137 0xE66FF900u

//! Register Reset Value
#define DESC0_0_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_137 Register DESC1_0_PON_EGP_137 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_137 0x3F904
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_137 0xE66FF904u

//! Register Reset Value
#define DESC1_0_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_137 Register DESC2_0_PON_EGP_137 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_137 0x3F908
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_137 0xE66FF908u

//! Register Reset Value
#define DESC2_0_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_137 Register DESC3_0_PON_EGP_137 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_137 0x3F90C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_137 0xE66FF90Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_137_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_137 Register DESC0_1_PON_EGP_137 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_137 0x3F910
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_137 0xE66FF910u

//! Register Reset Value
#define DESC0_1_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_137 Register DESC1_1_PON_EGP_137 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_137 0x3F914
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_137 0xE66FF914u

//! Register Reset Value
#define DESC1_1_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_137 Register DESC2_1_PON_EGP_137 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_137 0x3F918
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_137 0xE66FF918u

//! Register Reset Value
#define DESC2_1_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_137 Register DESC3_1_PON_EGP_137 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_137 0x3F91C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_137 0xE66FF91Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_137_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_137 Register DESC0_2_PON_EGP_137 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_137 0x3F920
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_137 0xE66FF920u

//! Register Reset Value
#define DESC0_2_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_137 Register DESC1_2_PON_EGP_137 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_137 0x3F924
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_137 0xE66FF924u

//! Register Reset Value
#define DESC1_2_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_137 Register DESC2_2_PON_EGP_137 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_137 0x3F928
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_137 0xE66FF928u

//! Register Reset Value
#define DESC2_2_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_137 Register DESC3_2_PON_EGP_137 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_137 0x3F92C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_137 0xE66FF92Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_137_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_137 Register DESC0_3_PON_EGP_137 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_137 0x3F930
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_137 0xE66FF930u

//! Register Reset Value
#define DESC0_3_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_137 Register DESC1_3_PON_EGP_137 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_137 0x3F934
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_137 0xE66FF934u

//! Register Reset Value
#define DESC1_3_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_137 Register DESC2_3_PON_EGP_137 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_137 0x3F938
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_137 0xE66FF938u

//! Register Reset Value
#define DESC2_3_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_137 Register DESC3_3_PON_EGP_137 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_137 0x3F93C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_137 0xE66FF93Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_137_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_137 Register DESC0_4_PON_EGP_137 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_137 0x3F940
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_137 0xE66FF940u

//! Register Reset Value
#define DESC0_4_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_137 Register DESC1_4_PON_EGP_137 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_137 0x3F944
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_137 0xE66FF944u

//! Register Reset Value
#define DESC1_4_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_137 Register DESC2_4_PON_EGP_137 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_137 0x3F948
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_137 0xE66FF948u

//! Register Reset Value
#define DESC2_4_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_137 Register DESC3_4_PON_EGP_137 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_137 0x3F94C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_137 0xE66FF94Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_137_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_137 Register DESC0_5_PON_EGP_137 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_137 0x3F950
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_137 0xE66FF950u

//! Register Reset Value
#define DESC0_5_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_137 Register DESC1_5_PON_EGP_137 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_137 0x3F954
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_137 0xE66FF954u

//! Register Reset Value
#define DESC1_5_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_137 Register DESC2_5_PON_EGP_137 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_137 0x3F958
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_137 0xE66FF958u

//! Register Reset Value
#define DESC2_5_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_137 Register DESC3_5_PON_EGP_137 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_137 0x3F95C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_137 0xE66FF95Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_137_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_137 Register DESC0_6_PON_EGP_137 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_137 0x3F960
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_137 0xE66FF960u

//! Register Reset Value
#define DESC0_6_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_137 Register DESC1_6_PON_EGP_137 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_137 0x3F964
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_137 0xE66FF964u

//! Register Reset Value
#define DESC1_6_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_137 Register DESC2_6_PON_EGP_137 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_137 0x3F968
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_137 0xE66FF968u

//! Register Reset Value
#define DESC2_6_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_137 Register DESC3_6_PON_EGP_137 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_137 0x3F96C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_137 0xE66FF96Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_137_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_137 Register DESC0_7_PON_EGP_137 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_137 0x3F970
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_137 0xE66FF970u

//! Register Reset Value
#define DESC0_7_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_137 Register DESC1_7_PON_EGP_137 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_137 0x3F974
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_137 0xE66FF974u

//! Register Reset Value
#define DESC1_7_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_137 Register DESC2_7_PON_EGP_137 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_137 0x3F978
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_137 0xE66FF978u

//! Register Reset Value
#define DESC2_7_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_137 Register DESC3_7_PON_EGP_137 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_137 0x3F97C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_137 0xE66FF97Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_137_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_137_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_137_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_137 Register DESC0_0_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_137 0x3FA00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_137 0xE66FFA00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_137 Register DESC1_0_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_137 0x3FA04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_137 0xE66FFA04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_137 Register DESC2_0_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_137 0x3FA08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_137 0xE66FFA08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_137 Register DESC3_0_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_137 0x3FA0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_137 0xE66FFA0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_137_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_137 Register DESC0_1_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_137 0x3FA10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_137 0xE66FFA10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_137 Register DESC1_1_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_137 0x3FA14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_137 0xE66FFA14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_137 Register DESC2_1_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_137 0x3FA18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_137 0xE66FFA18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_137 Register DESC3_1_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_137 0x3FA1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_137 0xE66FFA1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_137_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_137 Register DESC0_2_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_137 0x3FA20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_137 0xE66FFA20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_137 Register DESC1_2_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_137 0x3FA24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_137 0xE66FFA24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_137 Register DESC2_2_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_137 0x3FA28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_137 0xE66FFA28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_137 Register DESC3_2_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_137 0x3FA2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_137 0xE66FFA2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_137_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_137 Register DESC0_3_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_137 0x3FA30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_137 0xE66FFA30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_137 Register DESC1_3_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_137 0x3FA34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_137 0xE66FFA34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_137 Register DESC2_3_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_137 0x3FA38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_137 0xE66FFA38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_137 Register DESC3_3_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_137 0x3FA3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_137 0xE66FFA3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_137_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_137 Register DESC0_4_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_137 0x3FA40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_137 0xE66FFA40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_137 Register DESC1_4_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_137 0x3FA44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_137 0xE66FFA44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_137 Register DESC2_4_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_137 0x3FA48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_137 0xE66FFA48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_137 Register DESC3_4_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_137 0x3FA4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_137 0xE66FFA4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_137_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_137 Register DESC0_5_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_137 0x3FA50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_137 0xE66FFA50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_137 Register DESC1_5_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_137 0x3FA54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_137 0xE66FFA54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_137 Register DESC2_5_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_137 0x3FA58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_137 0xE66FFA58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_137 Register DESC3_5_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_137 0x3FA5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_137 0xE66FFA5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_137_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_137 Register DESC0_6_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_137 0x3FA60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_137 0xE66FFA60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_137 Register DESC1_6_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_137 0x3FA64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_137 0xE66FFA64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_137 Register DESC2_6_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_137 0x3FA68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_137 0xE66FFA68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_137 Register DESC3_6_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_137 0x3FA6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_137 0xE66FFA6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_137_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_137 Register DESC0_7_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_137 0x3FA70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_137 0xE66FFA70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_137 Register DESC1_7_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_137 0x3FA74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_137 0xE66FFA74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_137 Register DESC2_7_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_137 0x3FA78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_137 0xE66FFA78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_137_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_137 Register DESC3_7_PON_EGP_S_137 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_137 0x3FA7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_137 0xE66FFA7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_137_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_137_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_137_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_137_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_137_OWN_MASK 0x80000000u

//! @}

//! \defgroup CFG_PON_EGP_138 Register CFG_PON_EGP_138 - PON Egress Port Configuration
//! @{

//! Register Offset (relative)
#define CFG_PON_EGP_138 0x3FC00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_CFG_PON_EGP_138 0xE66FFC00u

//! Register Reset Value
#define CFG_PON_EGP_138_RST 0x00000000u

//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_138_DQREQ_POS 0
//! Field DQREQ - Enable PON Dequeue Request
#define CFG_PON_EGP_138_DQREQ_MASK 0x1u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_138_DQREQ_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_138_DQREQ_EN 0x1

//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_138_DQPCEN_POS 8
//! Field DQPCEN - Dequeue Counter Enable
#define CFG_PON_EGP_138_DQPCEN_MASK 0x100u
//! Constant DIS - DIS
#define CONST_CFG_PON_EGP_138_DQPCEN_DIS 0x0
//! Constant EN - EN
#define CONST_CFG_PON_EGP_138_DQPCEN_EN 0x1

//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_138_EPMAP_POS 16
//! Field EPMAP - Egress port mapping
#define CFG_PON_EGP_138_EPMAP_MASK 0xFF0000u

//! @}

//! \defgroup DQPC_PON_EGP_138 Register DQPC_PON_EGP_138 - PON Egress Port dequeue packet counter
//! @{

//! Register Offset (relative)
#define DQPC_PON_EGP_138 0x3FC10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DQPC_PON_EGP_138 0xE66FFC10u

//! Register Reset Value
#define DQPC_PON_EGP_138_RST 0x00000000u

//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_138_PC_POS 0
//! Field PC - Per Port Packet Counter
#define DQPC_PON_EGP_138_PC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup IRNCR_PON_EGP_138 Register IRNCR_PON_EGP_138 - PON Egress Port IRN Capture Register
//! @{

//! Register Offset (relative)
#define IRNCR_PON_EGP_138 0x3FC20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNCR_PON_EGP_138 0xE66FFC20u

//! Register Reset Value
#define IRNCR_PON_EGP_138_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_138_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNCR_PON_EGP_138_DR_MASK 0x2u
//! Constant NUL - NULL
#define CONST_IRNCR_PON_EGP_138_DR_NUL 0x0
//! Constant INTOCC - INTOCC
#define CONST_IRNCR_PON_EGP_138_DR_INTOCC 0x1

//! @}

//! \defgroup IRNICR_PON_EGP_138 Register IRNICR_PON_EGP_138 - PON Egress Port IRN Interrupt Control Register
//! @{

//! Register Offset (relative)
#define IRNICR_PON_EGP_138 0x3FC24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNICR_PON_EGP_138 0xE66FFC24u

//! Register Reset Value
#define IRNICR_PON_EGP_138_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_138_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNICR_PON_EGP_138_DR_MASK 0x2u

//! @}

//! \defgroup IRNEN_PON_EGP_138 Register IRNEN_PON_EGP_138 - PON Egress Port IRN Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define IRNEN_PON_EGP_138 0x3FC28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_IRNEN_PON_EGP_138 0xE66FFC28u

//! Register Reset Value
#define IRNEN_PON_EGP_138_RST 0x00000000u

//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_138_DR_POS 1
//! Field DR - Descriptor Ready
#define IRNEN_PON_EGP_138_DR_MASK 0x2u
//! Constant DIS - DIS
#define CONST_IRNEN_PON_EGP_138_DR_DIS 0x0
//! Constant EN - EN
#define CONST_IRNEN_PON_EGP_138_DR_EN 0x1

//! @}

//! \defgroup DPTR_PON_EGP_138 Register DPTR_PON_EGP_138 - PON Egress Port Descriptor Pointer
//! @{

//! Register Offset (relative)
#define DPTR_PON_EGP_138 0x3FC30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DPTR_PON_EGP_138 0xE66FFC30u

//! Register Reset Value
#define DPTR_PON_EGP_138_RST 0x00000707u

//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_138_ND_POS 0
//! Field ND - Number of Descriptors
#define DPTR_PON_EGP_138_ND_MASK 0x7u

//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_138_NSD_POS 8
//! Field NSD - Number of Segmented Descriptors
#define DPTR_PON_EGP_138_NSD_MASK 0x700u

//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_138_DPTR_POS 16
//! Field DPTR - Descriptor Pointer
#define DPTR_PON_EGP_138_DPTR_MASK 0x70000u

//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_138_SDPTR_POS 20
//! Field SDPTR - Descriptor Pointer
#define DPTR_PON_EGP_138_SDPTR_MASK 0x700000u

//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_138_CNT_POS 23
//! Field CNT - Descriptor Count
#define DPTR_PON_EGP_138_CNT_MASK 0x7F800000u

//! @}

//! \defgroup DESC0_0_PON_EGP_138 Register DESC0_0_PON_EGP_138 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_138 0x3FD00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_138 0xE66FFD00u

//! Register Reset Value
#define DESC0_0_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_0_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_138 Register DESC1_0_PON_EGP_138 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_138 0x3FD04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_138 0xE66FFD04u

//! Register Reset Value
#define DESC1_0_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_0_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_138 Register DESC2_0_PON_EGP_138 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_138 0x3FD08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_138 0xE66FFD08u

//! Register Reset Value
#define DESC2_0_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_0_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_138 Register DESC3_0_PON_EGP_138 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_138 0x3FD0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_138 0xE66FFD0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_0_PON_EGP_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_138_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_0_PON_EGP_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_138 Register DESC0_1_PON_EGP_138 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_138 0x3FD10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_138 0xE66FFD10u

//! Register Reset Value
#define DESC0_1_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_1_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_138 Register DESC1_1_PON_EGP_138 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_138 0x3FD14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_138 0xE66FFD14u

//! Register Reset Value
#define DESC1_1_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_1_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_138 Register DESC2_1_PON_EGP_138 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_138 0x3FD18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_138 0xE66FFD18u

//! Register Reset Value
#define DESC2_1_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_1_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_138 Register DESC3_1_PON_EGP_138 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_138 0x3FD1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_138 0xE66FFD1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_1_PON_EGP_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_138_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_1_PON_EGP_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_138 Register DESC0_2_PON_EGP_138 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_138 0x3FD20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_138 0xE66FFD20u

//! Register Reset Value
#define DESC0_2_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_2_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_138 Register DESC1_2_PON_EGP_138 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_138 0x3FD24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_138 0xE66FFD24u

//! Register Reset Value
#define DESC1_2_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_2_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_138 Register DESC2_2_PON_EGP_138 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_138 0x3FD28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_138 0xE66FFD28u

//! Register Reset Value
#define DESC2_2_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_2_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_138 Register DESC3_2_PON_EGP_138 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_138 0x3FD2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_138 0xE66FFD2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_2_PON_EGP_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_138_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_2_PON_EGP_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_138 Register DESC0_3_PON_EGP_138 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_138 0x3FD30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_138 0xE66FFD30u

//! Register Reset Value
#define DESC0_3_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_3_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_138 Register DESC1_3_PON_EGP_138 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_138 0x3FD34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_138 0xE66FFD34u

//! Register Reset Value
#define DESC1_3_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_3_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_138 Register DESC2_3_PON_EGP_138 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_138 0x3FD38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_138 0xE66FFD38u

//! Register Reset Value
#define DESC2_3_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_3_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_138 Register DESC3_3_PON_EGP_138 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_138 0x3FD3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_138 0xE66FFD3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_3_PON_EGP_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_138_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_3_PON_EGP_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_138 Register DESC0_4_PON_EGP_138 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_138 0x3FD40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_138 0xE66FFD40u

//! Register Reset Value
#define DESC0_4_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_4_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_138 Register DESC1_4_PON_EGP_138 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_138 0x3FD44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_138 0xE66FFD44u

//! Register Reset Value
#define DESC1_4_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_4_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_138 Register DESC2_4_PON_EGP_138 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_138 0x3FD48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_138 0xE66FFD48u

//! Register Reset Value
#define DESC2_4_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_4_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_138 Register DESC3_4_PON_EGP_138 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_138 0x3FD4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_138 0xE66FFD4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_4_PON_EGP_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_138_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_4_PON_EGP_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_138 Register DESC0_5_PON_EGP_138 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_138 0x3FD50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_138 0xE66FFD50u

//! Register Reset Value
#define DESC0_5_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_5_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_138 Register DESC1_5_PON_EGP_138 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_138 0x3FD54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_138 0xE66FFD54u

//! Register Reset Value
#define DESC1_5_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_5_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_138 Register DESC2_5_PON_EGP_138 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_138 0x3FD58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_138 0xE66FFD58u

//! Register Reset Value
#define DESC2_5_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_5_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_138 Register DESC3_5_PON_EGP_138 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_138 0x3FD5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_138 0xE66FFD5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_5_PON_EGP_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_138_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_5_PON_EGP_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_138 Register DESC0_6_PON_EGP_138 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_138 0x3FD60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_138 0xE66FFD60u

//! Register Reset Value
#define DESC0_6_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_6_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_138 Register DESC1_6_PON_EGP_138 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_138 0x3FD64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_138 0xE66FFD64u

//! Register Reset Value
#define DESC1_6_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_6_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_138 Register DESC2_6_PON_EGP_138 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_138 0x3FD68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_138 0xE66FFD68u

//! Register Reset Value
#define DESC2_6_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_6_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_138 Register DESC3_6_PON_EGP_138 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_138 0x3FD6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_138 0xE66FFD6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_6_PON_EGP_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_138_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_6_PON_EGP_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_138 Register DESC0_7_PON_EGP_138 - PON Egress Port Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_138 0x3FD70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_138 0xE66FFD70u

//! Register Reset Value
#define DESC0_7_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 0
#define DESC0_7_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_138 Register DESC1_7_PON_EGP_138 - PON Egress Port Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_138 0x3FD74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_138 0xE66FFD74u

//! Register Reset Value
#define DESC1_7_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 1
#define DESC1_7_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_138 Register DESC2_7_PON_EGP_138 - PON Egress Port Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_138 0x3FD78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_138 0xE66FFD78u

//! Register Reset Value
#define DESC2_7_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 2
#define DESC2_7_PON_EGP_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_138 Register DESC3_7_PON_EGP_138 - PON Egress Port Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_138 0x3FD7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_138 0xE66FFD7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_138_RST 0x00000000u

//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_138_DESC_POS 0
//! Field DESC - Descriptor Double Word 3
#define DESC3_7_PON_EGP_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_138_OWN_POS 31
//! Field OWN - Descriptor OWN bit
#define DESC3_7_PON_EGP_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_0_PON_EGP_S_138 Register DESC0_0_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_0_PON_EGP_S_138 0x3FE00
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_0_PON_EGP_S_138 0xE66FFE00u

//! Register Reset Value
#define DESC0_0_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_0_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_0_PON_EGP_S_138 Register DESC1_0_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_0_PON_EGP_S_138 0x3FE04
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_0_PON_EGP_S_138 0xE66FFE04u

//! Register Reset Value
#define DESC1_0_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_0_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_0_PON_EGP_S_138 Register DESC2_0_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_0_PON_EGP_S_138 0x3FE08
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_0_PON_EGP_S_138 0xE66FFE08u

//! Register Reset Value
#define DESC2_0_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_0_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_0_PON_EGP_S_138 Register DESC3_0_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_0_PON_EGP_S_138 0x3FE0C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_0_PON_EGP_S_138 0xE66FFE0Cu

//! Register Reset Value
#define DESC3_0_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_0_PON_EGP_S_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_138_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_0_PON_EGP_S_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_1_PON_EGP_S_138 Register DESC0_1_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_1_PON_EGP_S_138 0x3FE10
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_1_PON_EGP_S_138 0xE66FFE10u

//! Register Reset Value
#define DESC0_1_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_1_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_1_PON_EGP_S_138 Register DESC1_1_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_1_PON_EGP_S_138 0x3FE14
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_1_PON_EGP_S_138 0xE66FFE14u

//! Register Reset Value
#define DESC1_1_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_1_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_1_PON_EGP_S_138 Register DESC2_1_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_1_PON_EGP_S_138 0x3FE18
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_1_PON_EGP_S_138 0xE66FFE18u

//! Register Reset Value
#define DESC2_1_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_1_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_1_PON_EGP_S_138 Register DESC3_1_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_1_PON_EGP_S_138 0x3FE1C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_1_PON_EGP_S_138 0xE66FFE1Cu

//! Register Reset Value
#define DESC3_1_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_1_PON_EGP_S_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_138_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_1_PON_EGP_S_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_2_PON_EGP_S_138 Register DESC0_2_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_2_PON_EGP_S_138 0x3FE20
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_2_PON_EGP_S_138 0xE66FFE20u

//! Register Reset Value
#define DESC0_2_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_2_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_2_PON_EGP_S_138 Register DESC1_2_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_2_PON_EGP_S_138 0x3FE24
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_2_PON_EGP_S_138 0xE66FFE24u

//! Register Reset Value
#define DESC1_2_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_2_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_2_PON_EGP_S_138 Register DESC2_2_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_2_PON_EGP_S_138 0x3FE28
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_2_PON_EGP_S_138 0xE66FFE28u

//! Register Reset Value
#define DESC2_2_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_2_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_2_PON_EGP_S_138 Register DESC3_2_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_2_PON_EGP_S_138 0x3FE2C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_2_PON_EGP_S_138 0xE66FFE2Cu

//! Register Reset Value
#define DESC3_2_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_2_PON_EGP_S_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_138_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_2_PON_EGP_S_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_3_PON_EGP_S_138 Register DESC0_3_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_3_PON_EGP_S_138 0x3FE30
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_3_PON_EGP_S_138 0xE66FFE30u

//! Register Reset Value
#define DESC0_3_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_3_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_3_PON_EGP_S_138 Register DESC1_3_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_3_PON_EGP_S_138 0x3FE34
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_3_PON_EGP_S_138 0xE66FFE34u

//! Register Reset Value
#define DESC1_3_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_3_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_3_PON_EGP_S_138 Register DESC2_3_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_3_PON_EGP_S_138 0x3FE38
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_3_PON_EGP_S_138 0xE66FFE38u

//! Register Reset Value
#define DESC2_3_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_3_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_3_PON_EGP_S_138 Register DESC3_3_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_3_PON_EGP_S_138 0x3FE3C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_3_PON_EGP_S_138 0xE66FFE3Cu

//! Register Reset Value
#define DESC3_3_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_3_PON_EGP_S_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_138_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_3_PON_EGP_S_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_4_PON_EGP_S_138 Register DESC0_4_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_4_PON_EGP_S_138 0x3FE40
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_4_PON_EGP_S_138 0xE66FFE40u

//! Register Reset Value
#define DESC0_4_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_4_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_4_PON_EGP_S_138 Register DESC1_4_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_4_PON_EGP_S_138 0x3FE44
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_4_PON_EGP_S_138 0xE66FFE44u

//! Register Reset Value
#define DESC1_4_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_4_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_4_PON_EGP_S_138 Register DESC2_4_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_4_PON_EGP_S_138 0x3FE48
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_4_PON_EGP_S_138 0xE66FFE48u

//! Register Reset Value
#define DESC2_4_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_4_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_4_PON_EGP_S_138 Register DESC3_4_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_4_PON_EGP_S_138 0x3FE4C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_4_PON_EGP_S_138 0xE66FFE4Cu

//! Register Reset Value
#define DESC3_4_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_4_PON_EGP_S_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_138_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_4_PON_EGP_S_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_5_PON_EGP_S_138 Register DESC0_5_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_5_PON_EGP_S_138 0x3FE50
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_5_PON_EGP_S_138 0xE66FFE50u

//! Register Reset Value
#define DESC0_5_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_5_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_5_PON_EGP_S_138 Register DESC1_5_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_5_PON_EGP_S_138 0x3FE54
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_5_PON_EGP_S_138 0xE66FFE54u

//! Register Reset Value
#define DESC1_5_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_5_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_5_PON_EGP_S_138 Register DESC2_5_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_5_PON_EGP_S_138 0x3FE58
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_5_PON_EGP_S_138 0xE66FFE58u

//! Register Reset Value
#define DESC2_5_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_5_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_5_PON_EGP_S_138 Register DESC3_5_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_5_PON_EGP_S_138 0x3FE5C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_5_PON_EGP_S_138 0xE66FFE5Cu

//! Register Reset Value
#define DESC3_5_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_5_PON_EGP_S_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_138_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_5_PON_EGP_S_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_6_PON_EGP_S_138 Register DESC0_6_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_6_PON_EGP_S_138 0x3FE60
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_6_PON_EGP_S_138 0xE66FFE60u

//! Register Reset Value
#define DESC0_6_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_6_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_6_PON_EGP_S_138 Register DESC1_6_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_6_PON_EGP_S_138 0x3FE64
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_6_PON_EGP_S_138 0xE66FFE64u

//! Register Reset Value
#define DESC1_6_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_6_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_6_PON_EGP_S_138 Register DESC2_6_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_6_PON_EGP_S_138 0x3FE68
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_6_PON_EGP_S_138 0xE66FFE68u

//! Register Reset Value
#define DESC2_6_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_6_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_6_PON_EGP_S_138 Register DESC3_6_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_6_PON_EGP_S_138 0x3FE6C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_6_PON_EGP_S_138 0xE66FFE6Cu

//! Register Reset Value
#define DESC3_6_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_6_PON_EGP_S_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_138_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_6_PON_EGP_S_138_OWN_MASK 0x80000000u

//! @}

//! \defgroup DESC0_7_PON_EGP_S_138 Register DESC0_7_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW0
//! @{

//! Register Offset (relative)
#define DESC0_7_PON_EGP_S_138 0x3FE70
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC0_7_PON_EGP_S_138 0xE66FFE70u

//! Register Reset Value
#define DESC0_7_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 0
#define DESC0_7_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC1_7_PON_EGP_S_138 Register DESC1_7_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW1
//! @{

//! Register Offset (relative)
#define DESC1_7_PON_EGP_S_138 0x3FE74
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC1_7_PON_EGP_S_138 0xE66FFE74u

//! Register Reset Value
#define DESC1_7_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 1
#define DESC1_7_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC2_7_PON_EGP_S_138 Register DESC2_7_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW2
//! @{

//! Register Offset (relative)
#define DESC2_7_PON_EGP_S_138 0x3FE78
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC2_7_PON_EGP_S_138 0xE66FFE78u

//! Register Reset Value
#define DESC2_7_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 2
#define DESC2_7_PON_EGP_S_138_DESC_MASK 0xFFFFFFFFu

//! @}

//! \defgroup DESC3_7_PON_EGP_S_138 Register DESC3_7_PON_EGP_S_138 - PON Egress Port Segmented Descriptor DW3
//! @{

//! Register Offset (relative)
#define DESC3_7_PON_EGP_S_138 0x3FE7C
//! Register Offset (absolute) for 1st Instance CQM_DEQ
#define CQM_DEQ_DESC3_7_PON_EGP_S_138 0xE66FFE7Cu

//! Register Reset Value
#define DESC3_7_PON_EGP_S_138_RST 0x00000000u

//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_138_DESC_POS 0
//! Field DESC - Segmented Descriptor Double Word 3
#define DESC3_7_PON_EGP_S_138_DESC_MASK 0x7FFFFFFFu

//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_138_OWN_POS 31
//! Field OWN - OWN Bit for the Segmented Descriptor
#define DESC3_7_PON_EGP_S_138_OWN_MASK 0x80000000u

//! @}

//! @}

#endif
