@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\component\work\dpsram_c0\dpsram_c0_0\dpsram_c0_dpsram_c0_0_dpsram.vhd":81:4:81:36|Found inferred clock DPSRAM_C0|CLK which controls 2 sequential elements including DPSRAM_C0_0.DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0. This clock has no specified timing constraint which may adversely impact design performance. 
