Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr  4 16:38:25 2018
| Host         : ce-hpc02.ewi.tudelft.nl running 64-bit unknown
| Command      : report_drc -ruledeck timing_checks -name psl_fpga -file ./Implement/psl_fpga/reports/psl_fpga_drc_timing_checks.rpt
| Design       : psl_fpga
| Device       : xc7vx690tffg1157-2
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: timing_checks
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

