/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dvp_hr.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 4:20p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_dvp_hr.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 4:20p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_DVP_HR_H__
#define BCHP_DVP_HR_H__

/***************************************************************************
 *DVP_HR - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HR_CORE_REV                     0x006c6000 /* Digital Video Port Core Revision Number */
#define BCHP_DVP_HR_TOP_SW_INIT                  0x006c6004 /* Software Init for Top level Core */
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT            0x006c6008 /* Software Init for HDMI Receiver Front End 0 */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT            0x006c6018 /* Software Init for HDMI Receiver 0 */
#define BCHP_DVP_HR_POWER_CONTROL                0x006c6028 /* Power Control */
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE          0x006c602c /* VMS loopback enable */
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION      0x006c6030 /* Configure which data is output on the test port */
#define BCHP_DVP_HR_DVP_FLOW_CONTROL             0x006c6034 /* DVP Flow Control */
#define BCHP_DVP_HR_I2C_CONTROL                  0x006c6038 /* I2C Control Register */
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL      0x006c603c /* Timer Control Register - 1S */
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL     0x006c6040 /* Timer Control Register - 1MS */
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL     0x006c6044 /* Timer Control Register - 1US */
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL         0x006c6048 /* Freq Measurement Control */
#define BCHP_DVP_HR_FREQ_MEASURE                 0x006c604c /* Freq Measurement Current Value */
#define BCHP_DVP_HR_MAX_FREQ                     0x006c6050 /* Freq Measurement Max Value */
#define BCHP_DVP_HR_MIN_FREQ                     0x006c6054 /* Freq Measurement Min Value */
#define BCHP_DVP_HR_RBUS_MONITOR_0_CFG_0         0x006c6088 /* RBUS Monitor Configuration */
#define BCHP_DVP_HR_RBUS_MONITOR_0_CTL_0         0x006c608c /* RBUS Monitor Control */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_0     0x006c6090 /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_1     0x006c6094 /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_2     0x006c6098 /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_3     0x006c609c /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_4     0x006c60a0 /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_1_CFG_0         0x006c60a4 /* RBUS Monitor Configuration */
#define BCHP_DVP_HR_RBUS_MONITOR_1_CTL_0         0x006c60a8 /* RBUS Monitor Control */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_0     0x006c60ac /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_1     0x006c60b0 /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_2     0x006c60b4 /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_3     0x006c60b8 /* RBUS Monitor Results */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_4     0x006c60bc /* RBUS Monitor Results */
#define BCHP_DVP_HR_FSM_DEBUG_SAT_THLD           0x006c60c0 /* FSM Debug Feature Related */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES        0x006c60c4 /* FSM Debug Feature Related */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS    0x006c60c8 /* FSM Debug Feature Related */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES        0x006c60cc /* FSM Debug Feature Related */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK          0x006c60d0 /* FSM Debug Feature Related */
#define BCHP_DVP_HR_FSM_DEBUG_INFO_OF_SELECTED_FSM 0x006c60d4 /* FSM Debug Feature Related */
#define BCHP_DVP_HR_PTHRU_CFG                    0x006c60d8 /* HDMI Pass Through Configuration */
#define BCHP_DVP_HR_PTHRU_STATUS                 0x006c60dc /* HDMI Pass Through Status */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS          0x006c61bc /* Spare Bits For ECO's */

/***************************************************************************
 *CORE_REV - Digital Video Port Core Revision Number
 ***************************************************************************/
/* DVP_HR :: CORE_REV :: reserved0 [31:24] */
#define BCHP_DVP_HR_CORE_REV_reserved0_MASK                        0xff000000
#define BCHP_DVP_HR_CORE_REV_reserved0_SHIFT                       24

/* DVP_HR :: CORE_REV :: SOFTWARE_REV_NUMBER [23:16] */
#define BCHP_DVP_HR_CORE_REV_SOFTWARE_REV_NUMBER_MASK              0x00ff0000
#define BCHP_DVP_HR_CORE_REV_SOFTWARE_REV_NUMBER_SHIFT             16
#define BCHP_DVP_HR_CORE_REV_SOFTWARE_REV_NUMBER_DEFAULT           0x00000000

/* DVP_HR :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_DVP_HR_CORE_REV_MAJOR_REV_NUMBER_MASK                 0x0000ff00
#define BCHP_DVP_HR_CORE_REV_MAJOR_REV_NUMBER_SHIFT                8

/* DVP_HR :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_DVP_HR_CORE_REV_MINOR_REV_NUMBER_MASK                 0x000000ff
#define BCHP_DVP_HR_CORE_REV_MINOR_REV_NUMBER_SHIFT                0

/***************************************************************************
 *TOP_SW_INIT - Software Init for Top level Core
 ***************************************************************************/
/* DVP_HR :: TOP_SW_INIT :: TOP [31:31] */
#define BCHP_DVP_HR_TOP_SW_INIT_TOP_MASK                           0x80000000
#define BCHP_DVP_HR_TOP_SW_INIT_TOP_SHIFT                          31
#define BCHP_DVP_HR_TOP_SW_INIT_TOP_DEFAULT                        0x00000000

/* DVP_HR :: TOP_SW_INIT :: reserved0 [30:09] */
#define BCHP_DVP_HR_TOP_SW_INIT_reserved0_MASK                     0x7ffffe00
#define BCHP_DVP_HR_TOP_SW_INIT_reserved0_SHIFT                    9

/* DVP_HR :: TOP_SW_INIT :: HDCP_MEM [08:08] */
#define BCHP_DVP_HR_TOP_SW_INIT_HDCP_MEM_MASK                      0x00000100
#define BCHP_DVP_HR_TOP_SW_INIT_HDCP_MEM_SHIFT                     8
#define BCHP_DVP_HR_TOP_SW_INIT_HDCP_MEM_DEFAULT                   0x00000000

/* DVP_HR :: TOP_SW_INIT :: reserved1 [07:07] */
#define BCHP_DVP_HR_TOP_SW_INIT_reserved1_MASK                     0x00000080
#define BCHP_DVP_HR_TOP_SW_INIT_reserved1_SHIFT                    7

/* DVP_HR :: TOP_SW_INIT :: HD_DVI_1 [06:06] */
#define BCHP_DVP_HR_TOP_SW_INIT_HD_DVI_1_MASK                      0x00000040
#define BCHP_DVP_HR_TOP_SW_INIT_HD_DVI_1_SHIFT                     6
#define BCHP_DVP_HR_TOP_SW_INIT_HD_DVI_1_DEFAULT                   0x00000000

/* DVP_HR :: TOP_SW_INIT :: reserved2 [05:03] */
#define BCHP_DVP_HR_TOP_SW_INIT_reserved2_MASK                     0x00000038
#define BCHP_DVP_HR_TOP_SW_INIT_reserved2_SHIFT                    3

/* DVP_HR :: TOP_SW_INIT :: HD_DVI_0 [02:02] */
#define BCHP_DVP_HR_TOP_SW_INIT_HD_DVI_0_MASK                      0x00000004
#define BCHP_DVP_HR_TOP_SW_INIT_HD_DVI_0_SHIFT                     2
#define BCHP_DVP_HR_TOP_SW_INIT_HD_DVI_0_DEFAULT                   0x00000000

/* DVP_HR :: TOP_SW_INIT :: RX_0 [01:01] */
#define BCHP_DVP_HR_TOP_SW_INIT_RX_0_MASK                          0x00000002
#define BCHP_DVP_HR_TOP_SW_INIT_RX_0_SHIFT                         1
#define BCHP_DVP_HR_TOP_SW_INIT_RX_0_DEFAULT                       0x00000000

/* DVP_HR :: TOP_SW_INIT :: FE_0 [00:00] */
#define BCHP_DVP_HR_TOP_SW_INIT_FE_0_MASK                          0x00000001
#define BCHP_DVP_HR_TOP_SW_INIT_FE_0_SHIFT                         0
#define BCHP_DVP_HR_TOP_SW_INIT_FE_0_DEFAULT                       0x00000000

/***************************************************************************
 *HDMI_FE_0_SW_INIT - Software Init for HDMI Receiver Front End 0
 ***************************************************************************/
/* DVP_HR :: HDMI_FE_0_SW_INIT :: CORE [31:31] */
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_CORE_MASK                    0x80000000
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_CORE_SHIFT                   31
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_CORE_DEFAULT                 0x00000000

/* DVP_HR :: HDMI_FE_0_SW_INIT :: reserved0 [30:03] */
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_reserved0_MASK               0x7ffffff8
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_reserved0_SHIFT              3

/* DVP_HR :: HDMI_FE_0_SW_INIT :: PHY_RC [02:02] */
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_PHY_RC_MASK                  0x00000004
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_PHY_RC_SHIFT                 2
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_PHY_RC_DEFAULT               0x00000000

/* DVP_HR :: HDMI_FE_0_SW_INIT :: FREQ_EST [01:01] */
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_FREQ_EST_MASK                0x00000002
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_FREQ_EST_SHIFT               1
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_FREQ_EST_DEFAULT             0x00000000

/* DVP_HR :: HDMI_FE_0_SW_INIT :: INPUT_FIFO [00:00] */
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_INPUT_FIFO_MASK              0x00000001
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_INPUT_FIFO_SHIFT             0
#define BCHP_DVP_HR_HDMI_FE_0_SW_INIT_INPUT_FIFO_DEFAULT           0x00000000

/***************************************************************************
 *HDMI_RX_0_SW_INIT - Software Init for HDMI Receiver 0
 ***************************************************************************/
/* DVP_HR :: HDMI_RX_0_SW_INIT :: CORE [31:31] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_CORE_MASK                    0x80000000
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_CORE_SHIFT                   31
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_CORE_DEFAULT                 0x00000000

/* DVP_HR :: HDMI_RX_0_SW_INIT :: reserved0 [30:07] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_reserved0_MASK               0x7fffff80
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_reserved0_SHIFT              7

/* DVP_HR :: HDMI_RX_0_SW_INIT :: AUDIO_FIFO [06:06] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_AUDIO_FIFO_MASK              0x00000040
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_AUDIO_FIFO_SHIFT             6
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_AUDIO_FIFO_DEFAULT           0x00000000

/* DVP_HR :: HDMI_RX_0_SW_INIT :: ACR [05:05] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_ACR_MASK                     0x00000020
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_ACR_SHIFT                    5
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_ACR_DEFAULT                  0x00000000

/* DVP_HR :: HDMI_RX_0_SW_INIT :: PACKET_RECEIVER [04:04] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_PACKET_RECEIVER_MASK         0x00000010
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_PACKET_RECEIVER_SHIFT        4
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_PACKET_RECEIVER_DEFAULT      0x00000000

/* DVP_HR :: HDMI_RX_0_SW_INIT :: FORMAT_DETECT [03:03] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_FORMAT_DETECT_MASK           0x00000008
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_FORMAT_DETECT_SHIFT          3
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_FORMAT_DETECT_DEFAULT        0x00000000

/* DVP_HR :: HDMI_RX_0_SW_INIT :: HDCP [02:02] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_HDCP_MASK                    0x00000004
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_HDCP_SHIFT                   2
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_HDCP_DEFAULT                 0x00000000

/* DVP_HR :: HDMI_RX_0_SW_INIT :: I2C [01:01] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_I2C_MASK                     0x00000002
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_I2C_SHIFT                    1
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_I2C_DEFAULT                  0x00000000

/* DVP_HR :: HDMI_RX_0_SW_INIT :: DFE [00:00] */
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_DFE_MASK                     0x00000001
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_DFE_SHIFT                    0
#define BCHP_DVP_HR_HDMI_RX_0_SW_INIT_DFE_DEFAULT                  0x00000000

/***************************************************************************
 *POWER_CONTROL - Power Control
 ***************************************************************************/
/* DVP_HR :: POWER_CONTROL :: DVP_HR_IS_ACTIVE [31:31] */
#define BCHP_DVP_HR_POWER_CONTROL_DVP_HR_IS_ACTIVE_MASK            0x80000000
#define BCHP_DVP_HR_POWER_CONTROL_DVP_HR_IS_ACTIVE_SHIFT           31
#define BCHP_DVP_HR_POWER_CONTROL_DVP_HR_IS_ACTIVE_DEFAULT         0x00000001

/* DVP_HR :: POWER_CONTROL :: reserved0 [30:01] */
#define BCHP_DVP_HR_POWER_CONTROL_reserved0_MASK                   0x7ffffffe
#define BCHP_DVP_HR_POWER_CONTROL_reserved0_SHIFT                  1

/* DVP_HR :: POWER_CONTROL :: RX_PHY_0_POWER_DOWN [00:00] */
#define BCHP_DVP_HR_POWER_CONTROL_RX_PHY_0_POWER_DOWN_MASK         0x00000001
#define BCHP_DVP_HR_POWER_CONTROL_RX_PHY_0_POWER_DOWN_SHIFT        0
#define BCHP_DVP_HR_POWER_CONTROL_RX_PHY_0_POWER_DOWN_DEFAULT      0x00000000

/***************************************************************************
 *VMS_LOOPBACK_ENABLE - VMS loopback enable
 ***************************************************************************/
/* DVP_HR :: VMS_LOOPBACK_ENABLE :: reserved0 [31:02] */
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE_reserved0_MASK             0xfffffffc
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE_reserved0_SHIFT            2

/* DVP_HR :: VMS_LOOPBACK_ENABLE :: HD_DVI_1_VMS_LOOPBACK_ENABLE [01:01] */
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE_HD_DVI_1_VMS_LOOPBACK_ENABLE_MASK 0x00000002
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE_HD_DVI_1_VMS_LOOPBACK_ENABLE_SHIFT 1
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE_HD_DVI_1_VMS_LOOPBACK_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: VMS_LOOPBACK_ENABLE :: HD_DVI_0_VMS_LOOPBACK_ENABLE [00:00] */
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE_HD_DVI_0_VMS_LOOPBACK_ENABLE_MASK 0x00000001
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE_HD_DVI_0_VMS_LOOPBACK_ENABLE_SHIFT 0
#define BCHP_DVP_HR_VMS_LOOPBACK_ENABLE_HD_DVI_0_VMS_LOOPBACK_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *TEST_PORT_CONFIGURATION - Configure which data is output on the test port
 ***************************************************************************/
/* DVP_HR :: TEST_PORT_CONFIGURATION :: USE_PIX_CLOCK_AS_CLOCK_MAX [31:31] */
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_USE_PIX_CLOCK_AS_CLOCK_MAX_MASK 0x80000000
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_USE_PIX_CLOCK_AS_CLOCK_MAX_SHIFT 31
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_USE_PIX_CLOCK_AS_CLOCK_MAX_DEFAULT 0x00000000

/* DVP_HR :: TEST_PORT_CONFIGURATION :: reserved0 [30:05] */
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_reserved0_MASK         0x7fffffe0
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_reserved0_SHIFT        5

/* DVP_HR :: TEST_PORT_CONFIGURATION :: TIMER_DEBUGMODE [04:04] */
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_TIMER_DEBUGMODE_MASK   0x00000010
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_TIMER_DEBUGMODE_SHIFT  4
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_TIMER_DEBUGMODE_DEFAULT 0x00000000

/* DVP_HR :: TEST_PORT_CONFIGURATION :: TP_OUT_MODULE_SELECT [03:00] */
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_TP_OUT_MODULE_SELECT_MASK 0x0000000f
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_TP_OUT_MODULE_SELECT_SHIFT 0
#define BCHP_DVP_HR_TEST_PORT_CONFIGURATION_TP_OUT_MODULE_SELECT_DEFAULT 0x00000000

/***************************************************************************
 *DVP_FLOW_CONTROL - DVP Flow Control
 ***************************************************************************/
/* DVP_HR :: DVP_FLOW_CONTROL :: reserved0 [31:13] */
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_reserved0_MASK                0xffffe000
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_reserved0_SHIFT               13

/* DVP_HR :: DVP_FLOW_CONTROL :: HDMI_RX_0_ALWAYS_ACCEPT [12:12] */
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HDMI_RX_0_ALWAYS_ACCEPT_MASK  0x00001000
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HDMI_RX_0_ALWAYS_ACCEPT_SHIFT 12
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HDMI_RX_0_ALWAYS_ACCEPT_DEFAULT 0x00000001

/* DVP_HR :: DVP_FLOW_CONTROL :: reserved1 [11:10] */
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_reserved1_MASK                0x00000c00
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_reserved1_SHIFT               10

/* DVP_HR :: DVP_FLOW_CONTROL :: HD_DVI_1_ALWAYS_ACCEPT [09:09] */
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HD_DVI_1_ALWAYS_ACCEPT_MASK   0x00000200
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HD_DVI_1_ALWAYS_ACCEPT_SHIFT  9
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HD_DVI_1_ALWAYS_ACCEPT_DEFAULT 0x00000000

/* DVP_HR :: DVP_FLOW_CONTROL :: HD_DVI_0_ALWAYS_ACCEPT [08:08] */
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HD_DVI_0_ALWAYS_ACCEPT_MASK   0x00000100
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HD_DVI_0_ALWAYS_ACCEPT_SHIFT  8
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_HD_DVI_0_ALWAYS_ACCEPT_DEFAULT 0x00000000

/* DVP_HR :: DVP_FLOW_CONTROL :: reserved2 [07:00] */
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_reserved2_MASK                0x000000ff
#define BCHP_DVP_HR_DVP_FLOW_CONTROL_reserved2_SHIFT               0

/***************************************************************************
 *I2C_CONTROL - I2C Control Register
 ***************************************************************************/
/* DVP_HR :: I2C_CONTROL :: reserved0 [31:01] */
#define BCHP_DVP_HR_I2C_CONTROL_reserved0_MASK                     0xfffffffe
#define BCHP_DVP_HR_I2C_CONTROL_reserved0_SHIFT                    1

/* DVP_HR :: I2C_CONTROL :: DISABLE_CHANNEL_0_I2C [00:00] */
#define BCHP_DVP_HR_I2C_CONTROL_DISABLE_CHANNEL_0_I2C_MASK         0x00000001
#define BCHP_DVP_HR_I2C_CONTROL_DISABLE_CHANNEL_0_I2C_SHIFT        0
#define BCHP_DVP_HR_I2C_CONTROL_DISABLE_CHANNEL_0_I2C_DEFAULT      0x00000000

/***************************************************************************
 *DVP_HR_TIMER_1S_CONTROL - Timer Control Register - 1S
 ***************************************************************************/
/* DVP_HR :: DVP_HR_TIMER_1S_CONTROL :: TIMER_1S_FASTEST [31:31] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL_TIMER_1S_FASTEST_MASK  0x80000000
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL_TIMER_1S_FASTEST_SHIFT 31
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL_TIMER_1S_FASTEST_DEFAULT 0x00000000

/* DVP_HR :: DVP_HR_TIMER_1S_CONTROL :: reserved0 [30:10] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL_reserved0_MASK         0x7ffffc00
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL_reserved0_SHIFT        10

/* DVP_HR :: DVP_HR_TIMER_1S_CONTROL :: TIMER_1S_PERIOD [09:00] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL_TIMER_1S_PERIOD_MASK   0x000003ff
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL_TIMER_1S_PERIOD_SHIFT  0
#define BCHP_DVP_HR_DVP_HR_TIMER_1S_CONTROL_TIMER_1S_PERIOD_DEFAULT 0x000003e7

/***************************************************************************
 *DVP_HR_TIMER_1MS_CONTROL - Timer Control Register - 1MS
 ***************************************************************************/
/* DVP_HR :: DVP_HR_TIMER_1MS_CONTROL :: TIMER_1MS_FASTEST [31:31] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL_TIMER_1MS_FASTEST_MASK 0x80000000
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL_TIMER_1MS_FASTEST_SHIFT 31
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL_TIMER_1MS_FASTEST_DEFAULT 0x00000000

/* DVP_HR :: DVP_HR_TIMER_1MS_CONTROL :: reserved0 [30:15] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL_reserved0_MASK        0x7fff8000
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL_reserved0_SHIFT       15

/* DVP_HR :: DVP_HR_TIMER_1MS_CONTROL :: TIMER_1MS_PERIOD [14:00] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL_TIMER_1MS_PERIOD_MASK 0x00007fff
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL_TIMER_1MS_PERIOD_SHIFT 0
#define BCHP_DVP_HR_DVP_HR_TIMER_1MS_CONTROL_TIMER_1MS_PERIOD_DEFAULT 0x00006977

/***************************************************************************
 *DVP_HR_TIMER_1US_CONTROL - Timer Control Register - 1US
 ***************************************************************************/
/* DVP_HR :: DVP_HR_TIMER_1US_CONTROL :: TIMER_1US_FASTEST [31:31] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL_TIMER_1US_FASTEST_MASK 0x80000000
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL_TIMER_1US_FASTEST_SHIFT 31
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL_TIMER_1US_FASTEST_DEFAULT 0x00000000

/* DVP_HR :: DVP_HR_TIMER_1US_CONTROL :: reserved0 [30:06] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL_reserved0_MASK        0x7fffffc0
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL_reserved0_SHIFT       6

/* DVP_HR :: DVP_HR_TIMER_1US_CONTROL :: TIMER_1US_PERIOD [05:00] */
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL_TIMER_1US_PERIOD_MASK 0x0000003f
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL_TIMER_1US_PERIOD_SHIFT 0
#define BCHP_DVP_HR_DVP_HR_TIMER_1US_CONTROL_TIMER_1US_PERIOD_DEFAULT 0x0000001a

/***************************************************************************
 *FREQ_MEASURE_CONTROL - Freq Measurement Control
 ***************************************************************************/
/* DVP_HR :: FREQ_MEASURE_CONTROL :: reserved0 [31:09] */
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_reserved0_MASK            0xfffffe00
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_reserved0_SHIFT           9

/* DVP_HR :: FREQ_MEASURE_CONTROL :: DIVIDE_EN [08:08] */
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_DIVIDE_EN_MASK            0x00000100
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_DIVIDE_EN_SHIFT           8
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_DIVIDE_EN_DEFAULT         0x00000000

/* DVP_HR :: FREQ_MEASURE_CONTROL :: SOURCE [07:04] */
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_SOURCE_MASK               0x000000f0
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_SOURCE_SHIFT              4
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_SOURCE_DEFAULT            0x00000000

/* DVP_HR :: FREQ_MEASURE_CONTROL :: RESOLUTION [03:02] */
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_RESOLUTION_MASK           0x0000000c
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_RESOLUTION_SHIFT          2
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_RESOLUTION_DEFAULT        0x00000001

/* DVP_HR :: FREQ_MEASURE_CONTROL :: CLEAR [01:01] */
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_CLEAR_MASK                0x00000002
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_CLEAR_SHIFT               1
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_CLEAR_DEFAULT             0x00000000

/* DVP_HR :: FREQ_MEASURE_CONTROL :: ENABLE [00:00] */
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_ENABLE_MASK               0x00000001
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_ENABLE_SHIFT              0
#define BCHP_DVP_HR_FREQ_MEASURE_CONTROL_ENABLE_DEFAULT            0x00000000

/***************************************************************************
 *FREQ_MEASURE - Freq Measurement Current Value
 ***************************************************************************/
/* DVP_HR :: FREQ_MEASURE :: VALUE [31:00] */
#define BCHP_DVP_HR_FREQ_MEASURE_VALUE_MASK                        0xffffffff
#define BCHP_DVP_HR_FREQ_MEASURE_VALUE_SHIFT                       0

/***************************************************************************
 *MAX_FREQ - Freq Measurement Max Value
 ***************************************************************************/
/* DVP_HR :: MAX_FREQ :: VALUE [31:00] */
#define BCHP_DVP_HR_MAX_FREQ_VALUE_MASK                            0xffffffff
#define BCHP_DVP_HR_MAX_FREQ_VALUE_SHIFT                           0

/***************************************************************************
 *MIN_FREQ - Freq Measurement Min Value
 ***************************************************************************/
/* DVP_HR :: MIN_FREQ :: VALUE [31:00] */
#define BCHP_DVP_HR_MIN_FREQ_VALUE_MASK                            0xffffffff
#define BCHP_DVP_HR_MIN_FREQ_VALUE_SHIFT                           0

/***************************************************************************
 *RBUS_MONITOR_0_CFG_0 - RBUS Monitor Configuration
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_0_CFG_0 :: END_ADDR [31:16] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_CFG_0_END_ADDR_MASK             0xffff0000
#define BCHP_DVP_HR_RBUS_MONITOR_0_CFG_0_END_ADDR_SHIFT            16
#define BCHP_DVP_HR_RBUS_MONITOR_0_CFG_0_END_ADDR_DEFAULT          0x0000ffff

/* DVP_HR :: RBUS_MONITOR_0_CFG_0 :: START_ADDR [15:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_CFG_0_START_ADDR_MASK           0x0000ffff
#define BCHP_DVP_HR_RBUS_MONITOR_0_CFG_0_START_ADDR_SHIFT          0
#define BCHP_DVP_HR_RBUS_MONITOR_0_CFG_0_START_ADDR_DEFAULT        0x00000000

/***************************************************************************
 *RBUS_MONITOR_0_CTL_0 - RBUS Monitor Control
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_0_CTL_0 :: reserved0 [31:01] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_CTL_0_reserved0_MASK            0xfffffffe
#define BCHP_DVP_HR_RBUS_MONITOR_0_CTL_0_reserved0_SHIFT           1

/* DVP_HR :: RBUS_MONITOR_0_CTL_0 :: CLEAR [00:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_CTL_0_CLEAR_MASK                0x00000001
#define BCHP_DVP_HR_RBUS_MONITOR_0_CTL_0_CLEAR_SHIFT               0
#define BCHP_DVP_HR_RBUS_MONITOR_0_CTL_0_CLEAR_DEFAULT             0x00000000

/***************************************************************************
 *RBUS_MONITOR_0_RESULTS_0 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_0_RESULTS_0 :: LAST_WRITTEN_ADDR [31:16] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_0_LAST_WRITTEN_ADDR_MASK 0xffff0000
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_0_LAST_WRITTEN_ADDR_SHIFT 16

/* DVP_HR :: RBUS_MONITOR_0_RESULTS_0 :: LAST_READ_ADDR [15:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_0_LAST_READ_ADDR_MASK   0x0000ffff
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_0_LAST_READ_ADDR_SHIFT  0

/***************************************************************************
 *RBUS_MONITOR_0_RESULTS_1 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_0_RESULTS_1 :: WRITE_COUNT [31:16] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_1_WRITE_COUNT_MASK      0xffff0000
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_1_WRITE_COUNT_SHIFT     16

/* DVP_HR :: RBUS_MONITOR_0_RESULTS_1 :: READ_COUNT [15:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_1_READ_COUNT_MASK       0x0000ffff
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_1_READ_COUNT_SHIFT      0

/***************************************************************************
 *RBUS_MONITOR_0_RESULTS_2 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_0_RESULTS_2 :: LAST_READ_DATA [31:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_2_LAST_READ_DATA_MASK   0xffffffff
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_2_LAST_READ_DATA_SHIFT  0

/***************************************************************************
 *RBUS_MONITOR_0_RESULTS_3 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_0_RESULTS_3 :: LAST_WRITE_DATA [31:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_3_LAST_WRITE_DATA_MASK  0xffffffff
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_3_LAST_WRITE_DATA_SHIFT 0

/***************************************************************************
 *RBUS_MONITOR_0_RESULTS_4 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_0_RESULTS_4 :: reserved0 [31:01] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_4_reserved0_MASK        0xfffffffe
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_4_reserved0_SHIFT       1

/* DVP_HR :: RBUS_MONITOR_0_RESULTS_4 :: LAST_WAS_READ [00:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_4_LAST_WAS_READ_MASK    0x00000001
#define BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_4_LAST_WAS_READ_SHIFT   0

/***************************************************************************
 *RBUS_MONITOR_1_CFG_0 - RBUS Monitor Configuration
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_1_CFG_0 :: END_ADDR [31:16] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_CFG_0_END_ADDR_MASK             0xffff0000
#define BCHP_DVP_HR_RBUS_MONITOR_1_CFG_0_END_ADDR_SHIFT            16
#define BCHP_DVP_HR_RBUS_MONITOR_1_CFG_0_END_ADDR_DEFAULT          0x0000ffff

/* DVP_HR :: RBUS_MONITOR_1_CFG_0 :: START_ADDR [15:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_CFG_0_START_ADDR_MASK           0x0000ffff
#define BCHP_DVP_HR_RBUS_MONITOR_1_CFG_0_START_ADDR_SHIFT          0
#define BCHP_DVP_HR_RBUS_MONITOR_1_CFG_0_START_ADDR_DEFAULT        0x00000000

/***************************************************************************
 *RBUS_MONITOR_1_CTL_0 - RBUS Monitor Control
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_1_CTL_0 :: reserved0 [31:01] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_CTL_0_reserved0_MASK            0xfffffffe
#define BCHP_DVP_HR_RBUS_MONITOR_1_CTL_0_reserved0_SHIFT           1

/* DVP_HR :: RBUS_MONITOR_1_CTL_0 :: CLEAR [00:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_CTL_0_CLEAR_MASK                0x00000001
#define BCHP_DVP_HR_RBUS_MONITOR_1_CTL_0_CLEAR_SHIFT               0
#define BCHP_DVP_HR_RBUS_MONITOR_1_CTL_0_CLEAR_DEFAULT             0x00000000

/***************************************************************************
 *RBUS_MONITOR_1_RESULTS_0 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_1_RESULTS_0 :: LAST_WRITTEN_ADDR [31:16] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_0_LAST_WRITTEN_ADDR_MASK 0xffff0000
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_0_LAST_WRITTEN_ADDR_SHIFT 16

/* DVP_HR :: RBUS_MONITOR_1_RESULTS_0 :: LAST_READ_ADDR [15:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_0_LAST_READ_ADDR_MASK   0x0000ffff
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_0_LAST_READ_ADDR_SHIFT  0

/***************************************************************************
 *RBUS_MONITOR_1_RESULTS_1 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_1_RESULTS_1 :: WRITE_COUNT [31:16] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_1_WRITE_COUNT_MASK      0xffff0000
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_1_WRITE_COUNT_SHIFT     16

/* DVP_HR :: RBUS_MONITOR_1_RESULTS_1 :: READ_COUNT [15:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_1_READ_COUNT_MASK       0x0000ffff
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_1_READ_COUNT_SHIFT      0

/***************************************************************************
 *RBUS_MONITOR_1_RESULTS_2 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_1_RESULTS_2 :: LAST_READ_DATA [31:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_2_LAST_READ_DATA_MASK   0xffffffff
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_2_LAST_READ_DATA_SHIFT  0

/***************************************************************************
 *RBUS_MONITOR_1_RESULTS_3 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_1_RESULTS_3 :: LAST_WRITE_DATA [31:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_3_LAST_WRITE_DATA_MASK  0xffffffff
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_3_LAST_WRITE_DATA_SHIFT 0

/***************************************************************************
 *RBUS_MONITOR_1_RESULTS_4 - RBUS Monitor Results
 ***************************************************************************/
/* DVP_HR :: RBUS_MONITOR_1_RESULTS_4 :: reserved0 [31:01] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_4_reserved0_MASK        0xfffffffe
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_4_reserved0_SHIFT       1

/* DVP_HR :: RBUS_MONITOR_1_RESULTS_4 :: LAST_WAS_READ [00:00] */
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_4_LAST_WAS_READ_MASK    0x00000001
#define BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_4_LAST_WAS_READ_SHIFT   0

/***************************************************************************
 *FSM_DEBUG_SAT_THLD - FSM Debug Feature Related
 ***************************************************************************/
/* DVP_HR :: FSM_DEBUG_SAT_THLD :: reserved0 [31:22] */
#define BCHP_DVP_HR_FSM_DEBUG_SAT_THLD_reserved0_MASK              0xffc00000
#define BCHP_DVP_HR_FSM_DEBUG_SAT_THLD_reserved0_SHIFT             22

/* DVP_HR :: FSM_DEBUG_SAT_THLD :: SAT_THLD [21:00] */
#define BCHP_DVP_HR_FSM_DEBUG_SAT_THLD_SAT_THLD_MASK               0x003fffff
#define BCHP_DVP_HR_FSM_DEBUG_SAT_THLD_SAT_THLD_SHIFT              0
#define BCHP_DVP_HR_FSM_DEBUG_SAT_THLD_SAT_THLD_DEFAULT            0x00000014

/***************************************************************************
 *FSM_DEBUG_CNT_ENABLES - FSM Debug Feature Related
 ***************************************************************************/
/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: reserved0 [31:27] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_reserved0_MASK           0xf8000000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_reserved0_SHIFT          27

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_OTP_ARBITER_CNT_ENABLE [26:26] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_ARBITER_CNT_ENABLE_MASK 0x04000000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_ARBITER_CNT_ENABLE_SHIFT 26
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_ARBITER_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_OTP_KEY_LOAD_CNT_ENABLE [25:25] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_KEY_LOAD_CNT_ENABLE_MASK 0x02000000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_KEY_LOAD_CNT_ENABLE_SHIFT 25
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_KEY_LOAD_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_OTP_CRC_CNT_ENABLE [24:24] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_CRC_CNT_ENABLE_MASK 0x01000000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_CRC_CNT_ENABLE_SHIFT 24
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_CRC_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_OTP_INIT_CNT_ENABLE [23:23] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_INIT_CNT_ENABLE_MASK 0x00800000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_INIT_CNT_ENABLE_SHIFT 23
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_INIT_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_OTP_SER_CNT_ENABLE [22:22] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_SER_CNT_ENABLE_MASK 0x00400000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_SER_CNT_ENABLE_SHIFT 22
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_OTP_SER_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_DFE2_DECODE_CNT_ENABLE [21:21] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_DECODE_CNT_ENABLE_MASK 0x00200000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_DECODE_CNT_ENABLE_SHIFT 21
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_DECODE_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_DFE2_SYNC_CH2_CNT_ENABLE [20:20] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH2_CNT_ENABLE_MASK 0x00100000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH2_CNT_ENABLE_SHIFT 20
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH2_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_DFE2_SYNC_CH1_CNT_ENABLE [19:19] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH1_CNT_ENABLE_MASK 0x00080000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH1_CNT_ENABLE_SHIFT 19
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH1_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_DFE2_SYNC_CH0_CNT_ENABLE [18:18] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH0_CNT_ENABLE_MASK 0x00040000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH0_CNT_ENABLE_SHIFT 18
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CH0_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_DFE2_SYNC_CNT_ENABLE [17:17] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CNT_ENABLE_MASK 0x00020000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CNT_ENABLE_SHIFT 17
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DFE2_SYNC_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_HD_DVI_1_PIC_CLEAN_CNT_ENABLE [16:16] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HD_DVI_1_PIC_CLEAN_CNT_ENABLE_MASK 0x00010000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HD_DVI_1_PIC_CLEAN_CNT_ENABLE_SHIFT 16
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HD_DVI_1_PIC_CLEAN_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_HD_DVI_0_PIC_CLEAN_CNT_ENABLE [15:15] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HD_DVI_0_PIC_CLEAN_CNT_ENABLE_MASK 0x00008000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HD_DVI_0_PIC_CLEAN_CNT_ENABLE_SHIFT 15
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HD_DVI_0_PIC_CLEAN_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_PHX_RST_CNT_ENABLE [14:14] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PHX_RST_CNT_ENABLE_MASK 0x00004000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PHX_RST_CNT_ENABLE_SHIFT 14
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PHX_RST_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_PIX_CLK_CNT_ENABLE [13:13] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PIX_CLK_CNT_ENABLE_MASK 0x00002000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PIX_CLK_CNT_ENABLE_SHIFT 13
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PIX_CLK_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_PKT_FILTER_CNT_ENABLE [12:12] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_FILTER_CNT_ENABLE_MASK 0x00001000
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_FILTER_CNT_ENABLE_SHIFT 12
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_FILTER_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_PKT_AUDIO_RD_CNT_ENABLE [11:11] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_AUDIO_RD_CNT_ENABLE_MASK 0x00000800
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_AUDIO_RD_CNT_ENABLE_SHIFT 11
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_AUDIO_RD_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_PKT_AUDIO_WR_CNT_ENABLE [10:10] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_AUDIO_WR_CNT_ENABLE_MASK 0x00000400
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_AUDIO_WR_CNT_ENABLE_SHIFT 10
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_PKT_AUDIO_WR_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_DVP_NCO_CNT_ENABLE [09:09] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DVP_NCO_CNT_ENABLE_MASK 0x00000200
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DVP_NCO_CNT_ENABLE_SHIFT 9
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_DVP_NCO_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_I2C_FREQ_CNT_ENABLE [08:08] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_FREQ_CNT_ENABLE_MASK 0x00000100
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_FREQ_CNT_ENABLE_SHIFT 8
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_FREQ_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_I2C_TX_BYTE_CNT_ENABLE [07:07] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_TX_BYTE_CNT_ENABLE_MASK 0x00000080
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_TX_BYTE_CNT_ENABLE_SHIFT 7
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_TX_BYTE_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_I2C_RX_BYTE_CNT_ENABLE [06:06] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_RX_BYTE_CNT_ENABLE_MASK 0x00000040
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_RX_BYTE_CNT_ENABLE_SHIFT 6
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_RX_BYTE_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_I2C_SLAVE_CNT_ENABLE [05:05] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_SLAVE_CNT_ENABLE_MASK 0x00000020
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_SLAVE_CNT_ENABLE_SHIFT 5
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_I2C_SLAVE_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_SHA_PUSH_CNT_ENABLE [04:04] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_SHA_PUSH_CNT_ENABLE_MASK 0x00000010
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_SHA_PUSH_CNT_ENABLE_SHIFT 4
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_SHA_PUSH_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_SHA_CNT_ENABLE [03:03] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_SHA_CNT_ENABLE_MASK  0x00000008
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_SHA_CNT_ENABLE_SHIFT 3
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_SHA_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_HDCP_REPEATER_CNT_ENABLE [02:02] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HDCP_REPEATER_CNT_ENABLE_MASK 0x00000004
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HDCP_REPEATER_CNT_ENABLE_SHIFT 2
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HDCP_REPEATER_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_HDCP_ENC_CNT_ENABLE [01:01] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HDCP_ENC_CNT_ENABLE_MASK 0x00000002
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HDCP_ENC_CNT_ENABLE_SHIFT 1
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_HDCP_ENC_CNT_ENABLE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CNT_ENABLES :: FSM_CIPHER_CNT_ENABLE [00:00] */
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_CIPHER_CNT_ENABLE_MASK 0x00000001
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_CIPHER_CNT_ENABLE_SHIFT 0
#define BCHP_DVP_HR_FSM_DEBUG_CNT_ENABLES_FSM_CIPHER_CNT_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *FSM_DEBUG_CONTROL_SIGNALS - FSM Debug Feature Related
 ***************************************************************************/
/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: reserved0 [31:20] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_reserved0_MASK       0xfff00000
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_reserved0_SHIFT      20

/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: DISABLE_SHIFT_ONCE_FSM_STUCK [19:19] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DISABLE_SHIFT_ONCE_FSM_STUCK_MASK 0x00080000
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DISABLE_SHIFT_ONCE_FSM_STUCK_SHIFT 19
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DISABLE_SHIFT_ONCE_FSM_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: DISABLE_1US_PULSE [18:18] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DISABLE_1US_PULSE_MASK 0x00040000
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DISABLE_1US_PULSE_SHIFT 18
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DISABLE_1US_PULSE_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: DEBUG_INFO_SEL [17:17] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DEBUG_INFO_SEL_MASK  0x00020000
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DEBUG_INFO_SEL_SHIFT 17
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_DEBUG_INFO_SEL_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: LUMP_ENABLE [16:16] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_LUMP_ENABLE_MASK     0x00010000
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_LUMP_ENABLE_SHIFT    16
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_LUMP_ENABLE_DEFAULT  0x00000000

/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: reserved1 [15:14] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_reserved1_MASK       0x0000c000
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_reserved1_SHIFT      14

/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: FSM_2_SEL [13:08] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_FSM_2_SEL_MASK       0x00003f00
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_FSM_2_SEL_SHIFT      8
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_FSM_2_SEL_DEFAULT    0x00000000

/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: reserved2 [07:06] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_reserved2_MASK       0x000000c0
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_reserved2_SHIFT      6

/* DVP_HR :: FSM_DEBUG_CONTROL_SIGNALS :: FSM_1_SEL [05:00] */
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_FSM_1_SEL_MASK       0x0000003f
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_FSM_1_SEL_SHIFT      0
#define BCHP_DVP_HR_FSM_DEBUG_CONTROL_SIGNALS_FSM_1_SEL_DEFAULT    0x00000000

/***************************************************************************
 *FSM_DEBUG_LUMP_STATES - FSM Debug Feature Related
 ***************************************************************************/
/* DVP_HR :: FSM_DEBUG_LUMP_STATES :: STATE_8 [31:28] */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_8_MASK             0xf0000000
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_8_SHIFT            28
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_8_DEFAULT          0x00000000

/* DVP_HR :: FSM_DEBUG_LUMP_STATES :: STATE_7 [27:24] */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_7_MASK             0x0f000000
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_7_SHIFT            24
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_7_DEFAULT          0x00000000

/* DVP_HR :: FSM_DEBUG_LUMP_STATES :: STATE_6 [23:20] */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_6_MASK             0x00f00000
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_6_SHIFT            20
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_6_DEFAULT          0x00000000

/* DVP_HR :: FSM_DEBUG_LUMP_STATES :: STATE_5 [19:16] */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_5_MASK             0x000f0000
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_5_SHIFT            16
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_5_DEFAULT          0x00000000

/* DVP_HR :: FSM_DEBUG_LUMP_STATES :: STATE_4 [15:12] */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_4_MASK             0x0000f000
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_4_SHIFT            12
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_4_DEFAULT          0x00000000

/* DVP_HR :: FSM_DEBUG_LUMP_STATES :: STATE_3 [11:08] */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_3_MASK             0x00000f00
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_3_SHIFT            8
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_3_DEFAULT          0x00000000

/* DVP_HR :: FSM_DEBUG_LUMP_STATES :: STATE_2 [07:04] */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_2_MASK             0x000000f0
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_2_SHIFT            4
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_2_DEFAULT          0x00000000

/* DVP_HR :: FSM_DEBUG_LUMP_STATES :: STATE_1 [03:00] */
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_1_MASK             0x0000000f
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_1_SHIFT            0
#define BCHP_DVP_HR_FSM_DEBUG_LUMP_STATES_STATE_1_DEFAULT          0x00000000

/***************************************************************************
 *FSM_DEBUG_FSM_STUCK - FSM Debug Feature Related
 ***************************************************************************/
/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: RDB_FSM_ONE_HOT_ERROR [31:31] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_RDB_FSM_ONE_HOT_ERROR_MASK 0x80000000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_RDB_FSM_ONE_HOT_ERROR_SHIFT 31

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: reserved0 [30:27] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_reserved0_MASK             0x78000000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_reserved0_SHIFT            27

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_OTP_ARBITER_STUCK [26:26] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_ARBITER_STUCK_MASK 0x04000000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_ARBITER_STUCK_SHIFT 26
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_ARBITER_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_OTP_KEY_LOAD_STUCK [25:25] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_KEY_LOAD_STUCK_MASK 0x02000000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_KEY_LOAD_STUCK_SHIFT 25
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_KEY_LOAD_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_OTP_CRC_STUCK [24:24] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_CRC_STUCK_MASK     0x01000000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_CRC_STUCK_SHIFT    24
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_CRC_STUCK_DEFAULT  0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_OTP_INIT_STUCK [23:23] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_INIT_STUCK_MASK    0x00800000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_INIT_STUCK_SHIFT   23
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_INIT_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_OTP_SER_STUCK [22:22] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_SER_STUCK_MASK     0x00400000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_SER_STUCK_SHIFT    22
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_OTP_SER_STUCK_DEFAULT  0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_DFE2_DECODE_STUCK [21:21] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_DECODE_STUCK_MASK 0x00200000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_DECODE_STUCK_SHIFT 21
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_DECODE_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_DFE2_SYNC_CH2_STUCK [20:20] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH2_STUCK_MASK 0x00100000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH2_STUCK_SHIFT 20
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH2_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_DFE2_SYNC_CH1_STUCK [19:19] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH1_STUCK_MASK 0x00080000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH1_STUCK_SHIFT 19
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH1_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_DFE2_SYNC_CH0_STUCK [18:18] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH0_STUCK_MASK 0x00040000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH0_STUCK_SHIFT 18
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_CH0_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_DFE2_SYNC_STUCK [17:17] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_STUCK_MASK   0x00020000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_STUCK_SHIFT  17
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DFE2_SYNC_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_HD_DVI_1_PIC_CLEAN_STUCK [16:16] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HD_DVI_1_PIC_CLEAN_STUCK_MASK 0x00010000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HD_DVI_1_PIC_CLEAN_STUCK_SHIFT 16
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HD_DVI_1_PIC_CLEAN_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_HD_DVI_0_PIC_CLEAN_STUCK [15:15] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HD_DVI_0_PIC_CLEAN_STUCK_MASK 0x00008000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HD_DVI_0_PIC_CLEAN_STUCK_SHIFT 15
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HD_DVI_0_PIC_CLEAN_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_PHX_RST_STUCK [14:14] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PHX_RST_STUCK_MASK     0x00004000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PHX_RST_STUCK_SHIFT    14
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PHX_RST_STUCK_DEFAULT  0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_PIX_CLK_STUCK [13:13] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PIX_CLK_STUCK_MASK     0x00002000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PIX_CLK_STUCK_SHIFT    13
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PIX_CLK_STUCK_DEFAULT  0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_PKT_FILTER_STUCK [12:12] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_FILTER_STUCK_MASK  0x00001000
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_FILTER_STUCK_SHIFT 12
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_FILTER_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_PKT_AUDIO_RD_STUCK [11:11] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_AUDIO_RD_STUCK_MASK 0x00000800
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_AUDIO_RD_STUCK_SHIFT 11
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_AUDIO_RD_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_PKT_AUDIO_WR_STUCK [10:10] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_AUDIO_WR_STUCK_MASK 0x00000400
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_AUDIO_WR_STUCK_SHIFT 10
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_PKT_AUDIO_WR_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_DVP_NCO_STUCK [09:09] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DVP_NCO_STUCK_MASK     0x00000200
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DVP_NCO_STUCK_SHIFT    9
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_DVP_NCO_STUCK_DEFAULT  0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_I2C_FREQ_STUCK [08:08] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_FREQ_STUCK_MASK    0x00000100
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_FREQ_STUCK_SHIFT   8
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_FREQ_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_I2C_TX_BYTE_STUCK [07:07] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_TX_BYTE_STUCK_MASK 0x00000080
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_TX_BYTE_STUCK_SHIFT 7
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_TX_BYTE_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_I2C_RX_BYTE_STUCK [06:06] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_RX_BYTE_STUCK_MASK 0x00000040
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_RX_BYTE_STUCK_SHIFT 6
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_RX_BYTE_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_I2C_SLAVE_STUCK [05:05] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_SLAVE_STUCK_MASK   0x00000020
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_SLAVE_STUCK_SHIFT  5
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_I2C_SLAVE_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_SHA_PUSH_STUCK [04:04] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_SHA_PUSH_STUCK_MASK    0x00000010
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_SHA_PUSH_STUCK_SHIFT   4
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_SHA_PUSH_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_SHA_STUCK [03:03] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_SHA_STUCK_MASK         0x00000008
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_SHA_STUCK_SHIFT        3
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_SHA_STUCK_DEFAULT      0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_HDCP_REPEATER_STUCK [02:02] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HDCP_REPEATER_STUCK_MASK 0x00000004
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HDCP_REPEATER_STUCK_SHIFT 2
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HDCP_REPEATER_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_HDCP_ENC_STUCK [01:01] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HDCP_ENC_STUCK_MASK    0x00000002
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HDCP_ENC_STUCK_SHIFT   1
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_HDCP_ENC_STUCK_DEFAULT 0x00000000

/* DVP_HR :: FSM_DEBUG_FSM_STUCK :: FSM_CIPHER_STUCK [00:00] */
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_CIPHER_STUCK_MASK      0x00000001
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_CIPHER_STUCK_SHIFT     0
#define BCHP_DVP_HR_FSM_DEBUG_FSM_STUCK_FSM_CIPHER_STUCK_DEFAULT   0x00000000

/***************************************************************************
 *FSM_DEBUG_INFO_OF_SELECTED_FSM - FSM Debug Feature Related
 ***************************************************************************/
/* DVP_HR :: FSM_DEBUG_INFO_OF_SELECTED_FSM :: READ_BACK_DATA_FROM_FIFO [31:00] */
#define BCHP_DVP_HR_FSM_DEBUG_INFO_OF_SELECTED_FSM_READ_BACK_DATA_FROM_FIFO_MASK 0xffffffff
#define BCHP_DVP_HR_FSM_DEBUG_INFO_OF_SELECTED_FSM_READ_BACK_DATA_FROM_FIFO_SHIFT 0
#define BCHP_DVP_HR_FSM_DEBUG_INFO_OF_SELECTED_FSM_READ_BACK_DATA_FROM_FIFO_DEFAULT 0x00000000

/***************************************************************************
 *PTHRU_CFG - HDMI Pass Through Configuration
 ***************************************************************************/
/* DVP_HR :: PTHRU_CFG :: reserved0 [31:05] */
#define BCHP_DVP_HR_PTHRU_CFG_reserved0_MASK                       0xffffffe0
#define BCHP_DVP_HR_PTHRU_CFG_reserved0_SHIFT                      5

/* DVP_HR :: PTHRU_CFG :: CLEAR_PACKET_ERRORS [04:04] */
#define BCHP_DVP_HR_PTHRU_CFG_CLEAR_PACKET_ERRORS_MASK             0x00000010
#define BCHP_DVP_HR_PTHRU_CFG_CLEAR_PACKET_ERRORS_SHIFT            4

/* DVP_HR :: PTHRU_CFG :: CLEAR_SYMBOL_SLIP [03:03] */
#define BCHP_DVP_HR_PTHRU_CFG_CLEAR_SYMBOL_SLIP_MASK               0x00000008
#define BCHP_DVP_HR_PTHRU_CFG_CLEAR_SYMBOL_SLIP_SHIFT              3

/* DVP_HR :: PTHRU_CFG :: AUTO_DISABLE [02:02] */
#define BCHP_DVP_HR_PTHRU_CFG_AUTO_DISABLE_MASK                    0x00000004
#define BCHP_DVP_HR_PTHRU_CFG_AUTO_DISABLE_SHIFT                   2

/* DVP_HR :: PTHRU_CFG :: MODE [01:00] */
#define BCHP_DVP_HR_PTHRU_CFG_MODE_MASK                            0x00000003
#define BCHP_DVP_HR_PTHRU_CFG_MODE_SHIFT                           0
#define BCHP_DVP_HR_PTHRU_CFG_MODE_DEFAULT                         0x00000000

/***************************************************************************
 *PTHRU_STATUS - HDMI Pass Through Status
 ***************************************************************************/
/* DVP_HR :: PTHRU_STATUS :: reserved0 [31:02] */
#define BCHP_DVP_HR_PTHRU_STATUS_reserved0_MASK                    0xfffffffc
#define BCHP_DVP_HR_PTHRU_STATUS_reserved0_SHIFT                   2

/* DVP_HR :: PTHRU_STATUS :: PACKET_ERRORS [01:01] */
#define BCHP_DVP_HR_PTHRU_STATUS_PACKET_ERRORS_MASK                0x00000002
#define BCHP_DVP_HR_PTHRU_STATUS_PACKET_ERRORS_SHIFT               1

/* DVP_HR :: PTHRU_STATUS :: SYMBOL_SLIP [00:00] */
#define BCHP_DVP_HR_PTHRU_STATUS_SYMBOL_SLIP_MASK                  0x00000001
#define BCHP_DVP_HR_PTHRU_STATUS_SYMBOL_SLIP_SHIFT                 0

/***************************************************************************
 *SPARE_REGISTER_BITS - Spare Bits For ECO's
 ***************************************************************************/
/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_31 [31:31] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_31_MASK          0x80000000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_31_SHIFT         31
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_31_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_30 [30:30] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_30_MASK          0x40000000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_30_SHIFT         30
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_30_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_29 [29:29] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_29_MASK          0x20000000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_29_SHIFT         29
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_29_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_28 [28:28] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_28_MASK          0x10000000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_28_SHIFT         28
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_28_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_27 [27:27] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_27_MASK          0x08000000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_27_SHIFT         27
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_27_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_26 [26:26] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_26_MASK          0x04000000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_26_SHIFT         26
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_26_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_25 [25:25] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_25_MASK          0x02000000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_25_SHIFT         25
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_25_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_24 [24:24] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_24_MASK          0x01000000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_24_SHIFT         24
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_24_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_23 [23:23] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_23_MASK          0x00800000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_23_SHIFT         23
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_23_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_22 [22:22] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_22_MASK          0x00400000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_22_SHIFT         22
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_22_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_21 [21:21] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_21_MASK          0x00200000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_21_SHIFT         21
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_21_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_20 [20:20] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_20_MASK          0x00100000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_20_SHIFT         20
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_20_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_19 [19:19] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_19_MASK          0x00080000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_19_SHIFT         19
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_19_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_18 [18:18] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_18_MASK          0x00040000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_18_SHIFT         18
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_18_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_17 [17:17] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_17_MASK          0x00020000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_17_SHIFT         17
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_17_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_16 [16:16] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_16_MASK          0x00010000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_16_SHIFT         16
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_16_DEFAULT       0x00000001

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_15 [15:15] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_15_MASK          0x00008000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_15_SHIFT         15
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_15_DEFAULT       0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_14 [14:14] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_14_MASK          0x00004000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_14_SHIFT         14
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_14_DEFAULT       0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_13 [13:13] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_13_MASK          0x00002000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_13_SHIFT         13
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_13_DEFAULT       0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_12 [12:12] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_12_MASK          0x00001000
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_12_SHIFT         12
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_12_DEFAULT       0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_11 [11:11] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_11_MASK          0x00000800
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_11_SHIFT         11
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_11_DEFAULT       0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_10 [10:10] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_10_MASK          0x00000400
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_10_SHIFT         10
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_10_DEFAULT       0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_9 [09:09] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_9_MASK           0x00000200
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_9_SHIFT          9
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_9_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_8 [08:08] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_8_MASK           0x00000100
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_8_SHIFT          8
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_8_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_7 [07:07] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_7_MASK           0x00000080
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_7_SHIFT          7
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_7_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_6 [06:06] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_6_MASK           0x00000040
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_6_SHIFT          6
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_6_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_5 [05:05] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_5_MASK           0x00000020
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_5_SHIFT          5
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_5_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_4 [04:04] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_4_MASK           0x00000010
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_4_SHIFT          4
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_4_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_3 [03:03] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_3_MASK           0x00000008
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_3_SHIFT          3
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_3_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_2 [02:02] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_2_MASK           0x00000004
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_2_SHIFT          2
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_2_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_1 [01:01] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_1_MASK           0x00000002
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_1_SHIFT          1
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_1_DEFAULT        0x00000000

/* DVP_HR :: SPARE_REGISTER_BITS :: DVP_SPARE_0 [00:00] */
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_0_MASK           0x00000001
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_0_SHIFT          0
#define BCHP_DVP_HR_SPARE_REGISTER_BITS_DVP_SPARE_0_DEFAULT        0x00000000

#endif /* #ifndef BCHP_DVP_HR_H__ */

/* End of File */
