;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.12, builtAtString: 2017-03-24 17:25:51.022, builtAtMillis: 1490376351022
circuit OnChipMemory : 
  module OnChipMemory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip port : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}[2]}
    
    io is invalid
    io is invalid
    cmem chipMem_0 : UInt<8>[4][4096]
    cmem chipMem_1 : UInt<8>[4][4096]
    reg _T_208 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memory.scala 62:45]
    _T_208 <= io.port[0].req.valid @[memory.scala 62:45]
    io.port[0].resp.valid <= _T_208 @[memory.scala 62:39]
    io.port[0].req.ready <= UInt<1>("h01") @[memory.scala 64:38]
    node _T_210 = bits(io.port[0].req.bits.addr, 1, 0) @[memory.scala 72:62]
    node _T_212 = cat(_T_210, UInt<3>("h00")) @[Cat.scala 30:58]
    reg _T_214 : UInt, clock @[memory.scala 76:37]
    node _T_216 = dshr(io.port[0].req.bits.addr, UInt<2>("h02")) @[memory.scala 78:44]
    wire _T_220 : UInt<8>[4] @[memory.scala 79:39]
    _T_220 is invalid @[memory.scala 79:39]
    wire _T_228 : UInt @[memory.scala 80:39]
    _T_228 is invalid @[memory.scala 80:39]
    node _T_229 = bits(_T_216, 11, 0)
    read mport _T_230 = chipMem_0[_T_229], clock
    _T_220[0] <= _T_230[0] @[memory.scala 89:36]
    _T_220[1] <= _T_230[1] @[memory.scala 89:36]
    _T_220[2] <= _T_230[2] @[memory.scala 89:36]
    _T_220[3] <= _T_230[3] @[memory.scala 89:36]
    node _T_242 = cat(_T_220[1], _T_220[0]) @[memory.scala 91:62]
    node _T_243 = cat(_T_220[3], _T_220[2]) @[memory.scala 91:62]
    node _T_244 = cat(_T_243, _T_242) @[memory.scala 91:62]
    node _T_245 = dshr(_T_244, _T_212) @[memory.scala 91:69]
    node _T_257 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 163:49]
    node _T_258 = bits(_T_245, 15, 15) @[memory.scala 163:76]
    node _T_259 = bits(_T_258, 0, 0) @[Bitwise.scala 72:15]
    node _T_262 = mux(_T_259, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_263 = bits(_T_245, 15, 0) @[memory.scala 163:88]
    node _T_264 = cat(_T_262, _T_263) @[Cat.scala 30:58]
    node _T_265 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 164:49]
    node _T_270 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_271 = bits(_T_245, 15, 0) @[memory.scala 164:88]
    node _T_272 = cat(_T_270, _T_271) @[Cat.scala 30:58]
    node _T_273 = eq(io.port[0].req.bits.typ, UInt<3>("h00")) @[memory.scala 165:49]
    node _T_274 = bits(_T_245, 7, 7) @[memory.scala 165:76]
    node _T_275 = bits(_T_274, 0, 0) @[Bitwise.scala 72:15]
    node _T_278 = mux(_T_275, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_279 = bits(_T_245, 7, 0) @[memory.scala 165:88]
    node _T_280 = cat(_T_278, _T_279) @[Cat.scala 30:58]
    node _T_281 = eq(io.port[0].req.bits.typ, UInt<3>("h04")) @[memory.scala 166:49]
    node _T_286 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_287 = bits(_T_245, 7, 0) @[memory.scala 166:88]
    node _T_288 = cat(_T_286, _T_287) @[Cat.scala 30:58]
    node _T_289 = bits(_T_245, 31, 0) @[memory.scala 167:88]
    node _T_290 = mux(_T_281, _T_288, _T_289) @[memory.scala 166:44]
    node _T_291 = mux(_T_273, _T_280, _T_290) @[memory.scala 165:44]
    node _T_292 = mux(_T_265, _T_272, _T_291) @[memory.scala 164:44]
    node _T_293 = mux(_T_257, _T_264, _T_292) @[memory.scala 163:44]
    _T_228 <= _T_293 @[memory.scala 91:36]
    io.port[0].resp.bits.data <= _T_228 @[memory.scala 95:43]
    node _T_294 = eq(io.port[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 98:43]
    node _T_295 = and(io.port[0].req.valid, _T_294) @[memory.scala 98:33]
    when _T_295 : @[memory.scala 99:17]
      node _T_296 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 124:46]
      node _T_297 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 124:64]
      node _T_298 = or(_T_296, _T_297) @[memory.scala 124:56]
      node _T_299 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 125:46]
      node _T_300 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 125:64]
      node _T_301 = or(_T_299, _T_300) @[memory.scala 125:56]
      node _T_302 = eq(io.port[0].req.bits.typ, UInt<3>("h00")) @[memory.scala 126:46]
      node _T_303 = eq(io.port[0].req.bits.typ, UInt<3>("h04")) @[memory.scala 126:64]
      node _T_304 = or(_T_302, _T_303) @[memory.scala 126:56]
      wire _T_308 : UInt<8>[4] @[memory.scala 128:45]
      _T_308 is invalid @[memory.scala 128:45]
      node _T_315 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:58]
      node _T_316 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:69]
      node _T_317 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:80]
      node _T_318 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:91]
      wire _T_321 : UInt<8>[4] @[memory.scala 129:54]
      _T_321 is invalid @[memory.scala 129:54]
      _T_321[0] <= _T_315 @[memory.scala 129:54]
      _T_321[1] <= _T_316 @[memory.scala 129:54]
      _T_321[2] <= _T_317 @[memory.scala 129:54]
      _T_321[3] <= _T_318 @[memory.scala 129:54]
      node _T_328 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 130:58]
      node _T_329 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 130:69]
      node _T_330 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 130:80]
      node _T_331 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 130:91]
      wire _T_334 : UInt<8>[4] @[memory.scala 130:54]
      _T_334 is invalid @[memory.scala 130:54]
      _T_334[0] <= _T_328 @[memory.scala 130:54]
      _T_334[1] <= _T_329 @[memory.scala 130:54]
      _T_334[2] <= _T_330 @[memory.scala 130:54]
      _T_334[3] <= _T_331 @[memory.scala 130:54]
      node _T_341 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 131:64]
      node _T_342 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 131:75]
      node _T_343 = bits(io.port[0].req.bits.data, 23, 16) @[memory.scala 131:86]
      node _T_344 = bits(io.port[0].req.bits.data, 31, 24) @[memory.scala 131:98]
      wire _T_347 : UInt<8>[4] @[memory.scala 131:60]
      _T_347 is invalid @[memory.scala 131:60]
      _T_347[0] <= _T_341 @[memory.scala 131:60]
      _T_347[1] <= _T_342 @[memory.scala 131:60]
      _T_347[2] <= _T_343 @[memory.scala 131:60]
      _T_347[3] <= _T_344 @[memory.scala 131:60]
      node _T_354 = mux(_T_301, _T_334, _T_347) @[memory.scala 130:44]
      node _T_366 = mux(_T_304, _T_321, _T_354) @[memory.scala 129:44]
      _T_308[0] <= _T_366[0] @[memory.scala 129:33]
      _T_308[1] <= _T_366[1] @[memory.scala 129:33]
      _T_308[2] <= _T_366[2] @[memory.scala 129:33]
      _T_308[3] <= _T_366[3] @[memory.scala 129:33]
      node _T_378 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 152:49]
      node _T_379 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 152:65]
      node _T_380 = or(_T_378, _T_379) @[memory.scala 152:58]
      node _T_382 = eq(io.port[0].req.bits.typ, UInt<3>("h00")) @[memory.scala 153:49]
      node _T_383 = eq(io.port[0].req.bits.typ, UInt<3>("h04")) @[memory.scala 153:65]
      node _T_384 = or(_T_382, _T_383) @[memory.scala 153:58]
      node _T_387 = mux(_T_384, UInt<4>("h01"), UInt<4>("h0f")) @[memory.scala 153:44]
      node _T_388 = mux(_T_380, UInt<4>("h03"), _T_387) @[memory.scala 152:44]
      node _T_389 = dshl(_T_388, _T_210) @[memory.scala 102:59]
      node _T_390 = bits(_T_389, 3, 0) @[memory.scala 102:77]
      node _T_391 = bits(_T_390, 0, 0) @[memory.scala 102:84]
      node _T_392 = bits(_T_390, 1, 1) @[memory.scala 102:84]
      node _T_393 = bits(_T_390, 2, 2) @[memory.scala 102:84]
      node _T_394 = bits(_T_390, 3, 3) @[memory.scala 102:84]
      node _T_395 = bits(_T_216, 11, 0)
      write mport _T_396 = chipMem_0[_T_395], clock
      when _T_391 :
        _T_396[0] <= _T_308[0]
        skip
      when _T_392 :
        _T_396[1] <= _T_308[1]
        skip
      when _T_393 :
        _T_396[2] <= _T_308[2]
        skip
      when _T_394 :
        _T_396[3] <= _T_308[3]
        skip
      skip @[memory.scala 99:17]
    node _T_408 = eq(io.port[0].req.bits.fcn, UInt<1>("h00")) @[memory.scala 108:48]
    node _T_409 = and(io.port[0].req.valid, _T_408) @[memory.scala 108:38]
    node _T_411 = eq(_T_295, UInt<1>("h00")) @[memory.scala 99:17]
    node _T_412 = and(_T_411, _T_409) @[memory.scala 109:17]
    when _T_412 : @[memory.scala 109:17]
      _T_214 <= _T_216 @[memory.scala 110:37]
      skip @[memory.scala 109:17]
    reg _T_415 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memory.scala 62:45]
    _T_415 <= io.port[1].req.valid @[memory.scala 62:45]
    io.port[1].resp.valid <= _T_415 @[memory.scala 62:39]
    io.port[1].req.ready <= UInt<1>("h01") @[memory.scala 64:38]
    node _T_417 = bits(io.port[1].req.bits.addr, 1, 0) @[memory.scala 72:62]
    node _T_419 = cat(_T_417, UInt<3>("h00")) @[Cat.scala 30:58]
    reg _T_421 : UInt, clock @[memory.scala 76:37]
    node _T_423 = dshr(io.port[1].req.bits.addr, UInt<2>("h02")) @[memory.scala 78:44]
    wire _T_427 : UInt<8>[4] @[memory.scala 79:39]
    _T_427 is invalid @[memory.scala 79:39]
    wire _T_435 : UInt @[memory.scala 80:39]
    _T_435 is invalid @[memory.scala 80:39]
    node _T_436 = bits(_T_423, 11, 0)
    read mport _T_437 = chipMem_1[_T_436], clock
    _T_427[0] <= _T_437[0] @[memory.scala 89:36]
    _T_427[1] <= _T_437[1] @[memory.scala 89:36]
    _T_427[2] <= _T_437[2] @[memory.scala 89:36]
    _T_427[3] <= _T_437[3] @[memory.scala 89:36]
    node _T_449 = cat(_T_427[1], _T_427[0]) @[memory.scala 91:62]
    node _T_450 = cat(_T_427[3], _T_427[2]) @[memory.scala 91:62]
    node _T_451 = cat(_T_450, _T_449) @[memory.scala 91:62]
    node _T_452 = dshr(_T_451, _T_419) @[memory.scala 91:69]
    node _T_453 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 163:49]
    node _T_454 = bits(_T_452, 15, 15) @[memory.scala 163:76]
    node _T_455 = bits(_T_454, 0, 0) @[Bitwise.scala 72:15]
    node _T_458 = mux(_T_455, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_459 = bits(_T_452, 15, 0) @[memory.scala 163:88]
    node _T_460 = cat(_T_458, _T_459) @[Cat.scala 30:58]
    node _T_461 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 164:49]
    node _T_466 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_467 = bits(_T_452, 15, 0) @[memory.scala 164:88]
    node _T_468 = cat(_T_466, _T_467) @[Cat.scala 30:58]
    node _T_469 = eq(io.port[1].req.bits.typ, UInt<3>("h00")) @[memory.scala 165:49]
    node _T_470 = bits(_T_452, 7, 7) @[memory.scala 165:76]
    node _T_471 = bits(_T_470, 0, 0) @[Bitwise.scala 72:15]
    node _T_474 = mux(_T_471, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_475 = bits(_T_452, 7, 0) @[memory.scala 165:88]
    node _T_476 = cat(_T_474, _T_475) @[Cat.scala 30:58]
    node _T_477 = eq(io.port[1].req.bits.typ, UInt<3>("h04")) @[memory.scala 166:49]
    node _T_482 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_483 = bits(_T_452, 7, 0) @[memory.scala 166:88]
    node _T_484 = cat(_T_482, _T_483) @[Cat.scala 30:58]
    node _T_485 = bits(_T_452, 31, 0) @[memory.scala 167:88]
    node _T_486 = mux(_T_477, _T_484, _T_485) @[memory.scala 166:44]
    node _T_487 = mux(_T_469, _T_476, _T_486) @[memory.scala 165:44]
    node _T_488 = mux(_T_461, _T_468, _T_487) @[memory.scala 164:44]
    node _T_489 = mux(_T_453, _T_460, _T_488) @[memory.scala 163:44]
    _T_435 <= _T_489 @[memory.scala 91:36]
    io.port[1].resp.bits.data <= _T_435 @[memory.scala 95:43]
    node _T_490 = eq(io.port[1].req.bits.fcn, UInt<1>("h01")) @[memory.scala 98:43]
    node _T_491 = and(io.port[1].req.valid, _T_490) @[memory.scala 98:33]
    when _T_491 : @[memory.scala 99:17]
      node _T_492 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 124:46]
      node _T_493 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 124:64]
      node _T_494 = or(_T_492, _T_493) @[memory.scala 124:56]
      node _T_495 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 125:46]
      node _T_496 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 125:64]
      node _T_497 = or(_T_495, _T_496) @[memory.scala 125:56]
      node _T_498 = eq(io.port[1].req.bits.typ, UInt<3>("h00")) @[memory.scala 126:46]
      node _T_499 = eq(io.port[1].req.bits.typ, UInt<3>("h04")) @[memory.scala 126:64]
      node _T_500 = or(_T_498, _T_499) @[memory.scala 126:56]
      wire _T_504 : UInt<8>[4] @[memory.scala 128:45]
      _T_504 is invalid @[memory.scala 128:45]
      node _T_511 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:58]
      node _T_512 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:69]
      node _T_513 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:80]
      node _T_514 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:91]
      wire _T_517 : UInt<8>[4] @[memory.scala 129:54]
      _T_517 is invalid @[memory.scala 129:54]
      _T_517[0] <= _T_511 @[memory.scala 129:54]
      _T_517[1] <= _T_512 @[memory.scala 129:54]
      _T_517[2] <= _T_513 @[memory.scala 129:54]
      _T_517[3] <= _T_514 @[memory.scala 129:54]
      node _T_524 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 130:58]
      node _T_525 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 130:69]
      node _T_526 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 130:80]
      node _T_527 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 130:91]
      wire _T_530 : UInt<8>[4] @[memory.scala 130:54]
      _T_530 is invalid @[memory.scala 130:54]
      _T_530[0] <= _T_524 @[memory.scala 130:54]
      _T_530[1] <= _T_525 @[memory.scala 130:54]
      _T_530[2] <= _T_526 @[memory.scala 130:54]
      _T_530[3] <= _T_527 @[memory.scala 130:54]
      node _T_537 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 131:64]
      node _T_538 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 131:75]
      node _T_539 = bits(io.port[1].req.bits.data, 23, 16) @[memory.scala 131:86]
      node _T_540 = bits(io.port[1].req.bits.data, 31, 24) @[memory.scala 131:98]
      wire _T_543 : UInt<8>[4] @[memory.scala 131:60]
      _T_543 is invalid @[memory.scala 131:60]
      _T_543[0] <= _T_537 @[memory.scala 131:60]
      _T_543[1] <= _T_538 @[memory.scala 131:60]
      _T_543[2] <= _T_539 @[memory.scala 131:60]
      _T_543[3] <= _T_540 @[memory.scala 131:60]
      node _T_550 = mux(_T_497, _T_530, _T_543) @[memory.scala 130:44]
      node _T_562 = mux(_T_500, _T_517, _T_550) @[memory.scala 129:44]
      _T_504[0] <= _T_562[0] @[memory.scala 129:33]
      _T_504[1] <= _T_562[1] @[memory.scala 129:33]
      _T_504[2] <= _T_562[2] @[memory.scala 129:33]
      _T_504[3] <= _T_562[3] @[memory.scala 129:33]
      node _T_574 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 152:49]
      node _T_575 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 152:65]
      node _T_576 = or(_T_574, _T_575) @[memory.scala 152:58]
      node _T_578 = eq(io.port[1].req.bits.typ, UInt<3>("h00")) @[memory.scala 153:49]
      node _T_579 = eq(io.port[1].req.bits.typ, UInt<3>("h04")) @[memory.scala 153:65]
      node _T_580 = or(_T_578, _T_579) @[memory.scala 153:58]
      node _T_583 = mux(_T_580, UInt<4>("h01"), UInt<4>("h0f")) @[memory.scala 153:44]
      node _T_584 = mux(_T_576, UInt<4>("h03"), _T_583) @[memory.scala 152:44]
      node _T_585 = dshl(_T_584, _T_417) @[memory.scala 102:59]
      node _T_586 = bits(_T_585, 3, 0) @[memory.scala 102:77]
      node _T_587 = bits(_T_586, 0, 0) @[memory.scala 102:84]
      node _T_588 = bits(_T_586, 1, 1) @[memory.scala 102:84]
      node _T_589 = bits(_T_586, 2, 2) @[memory.scala 102:84]
      node _T_590 = bits(_T_586, 3, 3) @[memory.scala 102:84]
      node _T_591 = bits(_T_423, 11, 0)
      write mport _T_592 = chipMem_1[_T_591], clock
      when _T_587 :
        _T_592[0] <= _T_504[0]
        skip
      when _T_588 :
        _T_592[1] <= _T_504[1]
        skip
      when _T_589 :
        _T_592[2] <= _T_504[2]
        skip
      when _T_590 :
        _T_592[3] <= _T_504[3]
        skip
      skip @[memory.scala 99:17]
    node _T_604 = eq(io.port[1].req.bits.fcn, UInt<1>("h00")) @[memory.scala 108:48]
    node _T_605 = and(io.port[1].req.valid, _T_604) @[memory.scala 108:38]
    node _T_607 = eq(_T_491, UInt<1>("h00")) @[memory.scala 99:17]
    node _T_608 = and(_T_607, _T_605) @[memory.scala 109:17]
    when _T_608 : @[memory.scala 109:17]
      _T_421 <= _T_423 @[memory.scala 110:37]
      skip @[memory.scala 109:17]
    
