#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 11:48:01 2018
# Process ID: 5251
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project video_from_digip . -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -fileset constrs_1 -norecurse /home/trevor/mylab/Basys3/Basys3_Master.xdc
create_bd_design "system"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/trevor/repos/elect/vivado-library [current_project]
update_ip_catalog
ipx::open_ipxact_file /home/trevor/repos/elect/vivado-library/if/pmod_v1_0/pmod.xml
ipx::unload_abstraction_definition /home/trevor/repos/elect/vivado-library/if/pmod_v1_0/pmod_rtl.xml
ipx::unload_bus_definition /home/trevor/repos/elect/vivado-library/if/pmod_v1_0/pmod.xml
ipx::open_ipxact_file /home/trevor/repos/elect/vivado-library/if/tmds_v1_0/tmds.xml
ipx::open_ipxact_file /opt/Xilinx/Vivado/2017.4/data/ip/interfaces/vga_v1_0/vga.xml
ipx::unload_abstraction_definition /opt/Xilinx/Vivado/2017.4/data/ip/interfaces/vga_v1_0/vga_rtl.xml
ipx::unload_bus_definition /opt/Xilinx/Vivado/2017.4/data/ip/interfaces/vga_v1_0/vga.xml
ipx::unload_abstraction_definition /home/trevor/repos/elect/vivado-library/if/tmds_v1_0/tmds_rtl.xml
ipx::unload_bus_definition /home/trevor/repos/elect/vivado-library/if/tmds_v1_0/tmds.xml
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
set_property -dict [list CONFIG.kBlueDepth {4} CONFIG.kGreenDepth {4} CONFIG.kRedDepth {4} CONFIG.VID_IN_DATA_WIDTH {12}] [get_bd_cells rgb2vga_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "system" 
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "system" 
set_property location {1 42 -106} [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.500} CONFIG.CLKOUT1_JITTER {181.828} CONFIG.CLKOUT1_PHASE_ERROR {104.359}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rgb2vga_0/PixelClk]
regenerate_bd_layout
startgroup
endgroup
save_bd_design
validate_bd_design
set_property location {0.5 -37 212} [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {12} CONFIG.CONST_VAL {100}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins rgb2vga_0/rgb_pData]
startgroup
set_property -dict [list CONFIG.CONST_VAL {8191}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
create_bd_port -dir O -type data vgaRed
set_property location {501 58} [get_bd_ports vgaRed]
startgroup
connect_bd_net [get_bd_ports vgaRed] [get_bd_pins rgb2vga_0/vga_pRed]
endgroup
regenerate_bd_layout
create_bd_port -dir O vgaGreen
connect_bd_net [get_bd_ports vgaGreen] [get_bd_pins rgb2vga_0/vga_pGreen]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins rgb2vga_0/rgb_pHSync]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins rgb2vga_0/rgb_pVSync]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins rgb2vga_0/rgb_pVDE]
regenerate_bd_layout
validate_bd_design
create_bd_port -dir O -type data vgaBlue
startgroup
connect_bd_net [get_bd_ports vgaBlue] [get_bd_pins rgb2vga_0/vga_pBlue]
endgroup
regenerate_bd_layout
validate_bd_design
set_property location {1 117 316} [get_bd_cells clk_wiz_0]
regenerate_bd_layout
create_bd_port -dir O Hsync
startgroup
connect_bd_net [get_bd_ports Hsync] [get_bd_pins rgb2vga_0/vga_pHSync]
endgroup
create_bd_port -dir I VSync
set_property location {535 300} [get_bd_ports VSync]
delete_bd_objs [get_bd_ports VSync]
create_bd_port -dir O Vsync
startgroup
connect_bd_net [get_bd_ports Vsync] [get_bd_pins rgb2vga_0/vga_pVSync]
endgroup
regenerate_bd_layout
save_bd_design
validate_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/hdl/system_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_rgb2vga_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all system_xlconstant_1_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_rgb2vga_0_0_synth_1 system_clk_wiz_0_0_synth_1 system_xlconstant_0_0_synth_1 system_xlconstant_1_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.srcs/sources_1/bd/system/system.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_from_digip.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
