
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104661                       # Number of seconds simulated
sim_ticks                                104661166170                       # Number of ticks simulated
final_tick                               631655063448                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145676                       # Simulator instruction rate (inst/s)
host_op_rate                                   183821                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6930046                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885564                       # Number of bytes of host memory used
host_seconds                                 15102.52                       # Real time elapsed on the host
sim_insts                                  2200073075                       # Number of instructions simulated
sim_ops                                    2776157931                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9298176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5012224                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14313856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1875200                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1875200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        72642                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        39158                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                111827                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14650                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14650                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     88840745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47890007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               136763773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17916865                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17916865                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17916865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     88840745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47890007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154680638                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250986011                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21946433                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17784283                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015156                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8963058                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285956                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464547                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91101                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185544095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121968616                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21946433                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750503                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26719810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6169721                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5175717                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11613471                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221550895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.047873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194831085     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2482813      1.12%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1958645      0.88%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4593759      2.07%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          999112      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1556294      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184338      0.53%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741782      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13203067      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221550895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087441                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485958                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183444407                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7335928                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26610857                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90017                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4069680                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3779669                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149585252                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77008                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4069680                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183953010                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2361981                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3487024                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26159827                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1519367                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149450466                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        41008                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        278653                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       256082                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210262838                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697360592                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697360592                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39567320                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35466                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18928                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4781440                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14541977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7200502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133455                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600366                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148378384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35459                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139388017                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143370                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24763258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51519604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221550895                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629147                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300493                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161437845     72.87%     72.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25774474     11.63%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12502842      5.64%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8338079      3.76%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7718905      3.48%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592051      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678685      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378475      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129539      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221550895                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400638     59.25%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137895     20.39%     79.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137648     20.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117084746     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113796      1.52%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13027781      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7145160      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139388017                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.555362                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             676181                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004851                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501146478                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173177575                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135810735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140064198                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       352520                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3308040                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       174776                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4069680                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1554732                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98465                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148413843                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10306                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14541977                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7200502                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18925                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         83227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238709                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136848159                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12579147                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2539856                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19723066                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19405690                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7143919                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545242                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135811453                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135810735                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80453930                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222063644                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541109                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362301                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25605787                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016536                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217481215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.564690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369354                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165911429     76.29%     76.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24269647     11.16%     87.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601397      4.87%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017343      2.77%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358909      2.00%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1708398      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325406      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954637      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2334049      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217481215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2334049                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363562336                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300900089                       # The number of ROB writes
system.switch_cpus0.timesIdled                3020478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29435116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.509860                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.509860                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398429                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398429                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616417880                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189171420                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138130008                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250986011                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21969357                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17824974                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2020539                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8917000                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8319737                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2384090                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95558                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190338996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122531656                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21969357                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10703827                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26974728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6167159                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5385441                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11760154                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2019192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226819685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.663527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.022314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199844957     88.11%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1877149      0.83%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3423552      1.51%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3157250      1.39%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2007279      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1650368      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          943316      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          962391      0.42%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12953423      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226819685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087532                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488201                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188406372                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7335637                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26911449                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45928                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4120295                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3800177                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150400283                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4120295                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188888667                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1324969                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4909218                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26445374                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1131151                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150274343                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        182216                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       490133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213139915                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    700033333                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    700033333                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175450830                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37689085                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34551                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17276                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4193259                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14186934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7340170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84239                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1629904                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149267785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140941904                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118624                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22545443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47436778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    226819685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166029314     73.20%     73.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25736206     11.35%     84.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13851924      6.11%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7012807      3.09%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8351757      3.68%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2707490      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2536955      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       448635      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       144597      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226819685                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         425329     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146733     20.58%     80.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140923     19.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118515745     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2021558      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17275      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13069949      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7317377      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140941904                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.561553                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             712985                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005059                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509535102                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171847997                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137891674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141654889                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275184                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2749234                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94484                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4120295                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         936553                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115880                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149302337                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14186934                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7340170                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17276                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1077067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1126949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204016                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138910704                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12611455                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2031200                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19928672                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19607485                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7317217                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.553460                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137891719                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137891674                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79593948                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221695346                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549400                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359024                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102181871                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125816078                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23486631                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2046228                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    222699390                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364639                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169713108     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24393347     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12648949      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4068667      1.83%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5585194      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1873781      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1081828      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957945      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2376571      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    222699390                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102181871                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125816078                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18683386                       # Number of memory references committed
system.switch_cpus1.commit.loads             11437700                       # Number of loads committed
system.switch_cpus1.commit.membars              17276                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18160199                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113350709                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2595012                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2376571                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           369625528                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302725745                       # The number of ROB writes
system.switch_cpus1.timesIdled                2942658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24166326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102181871                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125816078                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102181871                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.456268                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.456268                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407122                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407122                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624808440                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192975843                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138802702                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34552                       # number of misc regfile writes
system.l2.replacements                         126727                       # number of replacements
system.l2.tagsinuse                               256                       # Cycle average of tags in use
system.l2.total_refs                             2038                       # Total number of references to valid blocks.
system.l2.sampled_refs                         126983                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.016049                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            34.586930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.025415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    134.581358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.029895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     86.488336                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.170637                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.117430                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.135105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.525708                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.337845                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000667                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000459                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          739                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          496                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1235                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15701                       # number of Writeback hits
system.l2.Writeback_hits::total                 15701                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          739                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          496                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1235                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          739                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          496                       # number of overall hits
system.l2.overall_hits::total                    1235                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        72642                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        39158                       # number of ReadReq misses
system.l2.ReadReq_misses::total                111827                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        72642                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        39158                       # number of demand (read+write) misses
system.l2.demand_misses::total                 111827                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        72642                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        39158                       # number of overall misses
system.l2.overall_misses::total                111827                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2015690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  12059758086                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2074860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6441577339                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18505425975                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2015690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  12059758086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2074860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6441577339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18505425975                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2015690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  12059758086                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2074860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6441577339                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18505425975                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              113062                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15701                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15701                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73381                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               113062                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73381                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              113062                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.989929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.987492                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.989077                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.989929                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.987492                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989077                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.989929                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.987492                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989077                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166016.327827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164502.204888                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165482.629195                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166016.327827                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164502.204888                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165482.629195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166016.327827                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164502.204888                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165482.629195                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14650                       # number of writebacks
system.l2.writebacks::total                     14650                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        72642                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        39158                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           111827                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        72642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        39158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            111827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        72642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        39158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           111827                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7826975555                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4159855855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11989350743                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7826975555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4159855855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11989350743                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7826975555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4159855855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11989350743                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.989929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.987492                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.989077                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.989929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.987492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.989929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.987492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989077                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107747.247529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106232.592446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107213.380874                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107747.247529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106232.592446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107213.380874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107747.247529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106232.592446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107213.380874                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996658                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011621080                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060328.065173                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996658                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11613456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11613456                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11613456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11613456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11613456                       # number of overall hits
system.cpu0.icache.overall_hits::total       11613456                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2514919                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2514919                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11613471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11613471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11613471                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11613471                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11613471                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11613471                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73381                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179484195                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73637                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2437.418621                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.997683                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.002317                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902335                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097665                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9420933                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9420933                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18669                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16413591                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16413591                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16413591                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16413591                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181065                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181065                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181065                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181065                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181065                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33651359168                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33651359168                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33651359168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33651359168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33651359168                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33651359168                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9601998                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9601998                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16594656                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16594656                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16594656                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16594656                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018857                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018857                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010911                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010911                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010911                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010911                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 185852.368862                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 185852.368862                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185852.368862                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185852.368862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185852.368862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185852.368862                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7270                       # number of writebacks
system.cpu0.dcache.writebacks::total             7270                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107684                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107684                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107684                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107684                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73381                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73381                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73381                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73381                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73381                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73381                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12728975946                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12728975946                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12728975946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12728975946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12728975946                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12728975946                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007642                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173464.192993                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 173464.192993                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 173464.192993                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 173464.192993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 173464.192993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 173464.192993                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997044                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009658988                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180688.958963                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997044                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11760138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11760138                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11760138                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11760138                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11760138                       # number of overall hits
system.cpu1.icache.overall_hits::total       11760138                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2562607                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2562607                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2562607                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2562607                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2562607                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2562607                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11760154                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11760154                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11760154                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11760154                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11760154                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11760154                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160162.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160162.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160162.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2191260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2191260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2191260                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156518.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39654                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168125977                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39910                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4212.627838                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.246399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.753601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907212                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092788                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9476033                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9476033                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7212864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7212864                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17276                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17276                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17276                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16688897                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16688897                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16688897                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16688897                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119661                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119661                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119661                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119661                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119661                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22428440001                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22428440001                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22428440001                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22428440001                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22428440001                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22428440001                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9595694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9595694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7212864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7212864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17276                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17276                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16808558                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16808558                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16808558                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16808558                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012470                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007119                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007119                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007119                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007119                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 187433.165367                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 187433.165367                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 187433.165367                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 187433.165367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 187433.165367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 187433.165367                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8431                       # number of writebacks
system.cpu1.dcache.writebacks::total             8431                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80007                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80007                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80007                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80007                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80007                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80007                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39654                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39654                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39654                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39654                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39654                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39654                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6811520001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6811520001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6811520001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6811520001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6811520001                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6811520001                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171773.843774                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171773.843774                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171773.843774                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171773.843774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171773.843774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171773.843774                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
