VPR FPGA Placement and Routing.
Version: 9.0.0-dev+v8.0.0-13883-g4cf678a52
Revision: v8.0.0-13883-g4cf678a52
Compiled: 2025-09-07T11:47:51
Compiler: GNU 13.3.0 on Linux-6.8.0-60-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

Warning 1: To use RLPlace for WLdriven placements, the reward function should be basic or nonPenalizing_basic.
you can specify the reward function using --place_reward_fun.
Setting the placement reward function to "basic"
VPR was run with the following command-line:
/home/jeronimocosta/Documentos/GIT/vtr_dev/vtr-verilog-to-routing/build/vpr/vpr /home/jeronimocosta/Documentos/GIT/vtr_dev/vtr-verilog-to-routing/vtr_flow/arch/lut6_8.xml /home/jeronimocosta/Documentos/GIT/vtr_dev/vtr-verilog-to-routing/vpr/DATE/VPR_EPFL/multiplier_k6.blif --pack --place --route --place_algorithm bounding_box

Using up to 1 parallel worker(s)

Architecture file: /home/jeronimocosta/Documentos/GIT/vtr_dev/vtr-verilog-to-routing/vtr_flow/arch/lut6_8.xml
Circuit name: multiplier_k6

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 18.6 MiB, delta_rss +2.2 MiB)

Timing analysis: ON
Circuit netlist file: multiplier_k6.net
Circuit placement file: multiplier_k6.place
Circuit routing file: multiplier_k6.route
Circuit SDC file: multiplier_k6.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Analytical Placer: DISABLED
Router: ENABLED
Analysis: SKIP IF PRIOR FAIL

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.timing_gain_weight: 0.750000
PackerOpts.connection_gain_weight: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: BOUNDING_BOX_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_chan_width: 100
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.choke_points: on
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.initial_acc_cost_chan_congestion_threshold: 0.500000
RouterOpts.initial_acc_cost_chan_congestion_weight: 0.500000
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.enable_parallel_connection_router: false
RouterOpts.post_target_prune_fac: 1.200000
RouterOpts.post_target_prune_offset: 0
RouterOpts.multi_queue_num_threads: 1
RouterOpts.multi_queue_num_queues: 2
RouterOpts.multi_queue_direct_draining: false
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.gen_post_implementation_merged_netlist: false
AnalysisOpts.gen_post_implementation_sdc: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_module_parameters: on

# Building complex block graph
Warning 2: io[0].clock[0] unconnected pin in architecture.
Warning 3: clb[0].clk[0] unconnected pin in architecture.
# Building complex block graph took 0.00 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit file: /home/jeronimocosta/Documentos/GIT/vtr_dev/vtr-verilog-to-routing/vpr/DATE/VPR_EPFL/multiplier_k6.blif
# Load circuit
# Load circuit took 0.08 seconds (max_rss 26.6 MiB, delta_rss +8.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 137
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 5043
Swept block(s)      : 4906
Constant Pins Marked: 0
# Clean circuit took 0.04 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 0
  Nets  : 0
    Avg Fanout:    -nan
  Netlist Clocks: 0
Warning 4: Netlist contains no blocks
# Build Timing Graph
  Timing Graph Nodes: 0
  Timing Graph Edges: 0
  Timing Graph Levels: 2
# Build Timing Graph took 0.00 seconds (max_rss 26.8 MiB, delta_rss +0.1 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'multiplier_k6.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 26.8 MiB, delta_rss +0.0 MiB)
# Packing
## Prepacker
## Prepacker took 0.00 seconds (max_rss 27.1 MiB, delta_rss +0.0 MiB)
## Initializing Pre-Cluster Timing
Using inter-cluster delay: 1.33777e-09
## Initializing Pre-Cluster Timing took 0.00 seconds (max_rss 27.5 MiB, delta_rss +0.4 MiB)
Begin packing '/home/jeronimocosta/Documentos/GIT/vtr_dev/vtr-verilog-to-routing/vpr/DATE/VPR_EPFL/multiplier_k6.blif'.

After removing unused inputs...
	total blocks: 0, total nets: 0, total inputs: 0, total outputs: 0
Packing with pin utilization targets: io:1,1 clb:0.8,0.6
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
FPGA sized to 3 x 3 (auto)
Device Utilization: 0.00 (target 1.00)

Start the iterative improvement process
the iterative improvement process is done
Warning 5: Packing produced no clustered blocksFinal Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb          0                                      0                            0   
Absorbed logical nets 0 out of 0 nets, 0 nets not absorbed.

Netlist conversion complete.

Incr Slack updates 1 in 1.254e-06 sec
Full Max Req/Worst Slack updates 1 in 1.511e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.558e-06 sec
# Packing took 0.00 seconds (max_rss 27.8 MiB, delta_rss +0.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'multiplier_k6.net'.
Warning 6: Packed netlist contains no clustered blocks
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.043813 seconds).
Warning 7: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
Completed clustering consistency check successfully.
Cluster level netlist and block usage statistics
Netlist num_nets: 0
Netlist num_blocks: 0
Netlist EMPTY blocks: 0.
Netlist io blocks: 0.
Netlist clb blocks: 0.
Netlist inputs pins: 0
Netlist output pins: 0

Pb types usage...

# Load packing took 0.16 seconds (max_rss 66.1 MiB, delta_rss +38.3 MiB)
# Create Device
## Build Device Grid
FPGA sized to 3 x 3: 9 grid tiles (auto)
## Build Device Grid took 0.00 seconds (max_rss 66.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
## Build routing resource graph took 0.00 seconds (max_rss 66.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 608
  RR Graph Edges: 1634
# Create Device took 0.00 seconds (max_rss 66.1 MiB, delta_rss +0.0 MiB)

Resource usage...
	Netlist
		0	blocks of type: io
	Architecture
		32	blocks of type: io
	Netlist
		0	blocks of type: clb
	Architecture
		1	blocks of type: clb

Device Utilization: 0.00 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb


# Compressed grid construction
# Compressed grid construction took 0.00 seconds (max_rss 66.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 66.1 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

Completed placement consistency check successfully.
Initial placement cost: -nan bb_cost: 0 td_cost: nan
Initial placement BB estimate of wirelength: 0
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 0.0e+00    -nan       0.00 nan            nan        nan      nan   0.000  0.0000    2.0     0.00         1  1.000
   2    0.0 0.0e+00    -nan       0.00 nan            nan        nan      nan   0.000  0.0000    2.0     0.00         2  0.950
/home/jeronimocosta/Documentos/GIT/vtr_dev/vtr-verilog-to-routing/vpr/src/base/place_and_route.cpp:94 binary_search_place_and_route: Assertion '!net_delay.empty()' failed.
## Placement Quench took 0.00 seconds (max_rss 66.1 MiB)

Completed placement consistency check successfully.

Swaps called: 2

Aborted Move Reasons:
  No moves aborted

BB estimate of min-dist (placement) wire length: 0
Placement cost: -nan, bb_cost: 0, td_cost: nan, 

Placement resource usage:

Placement number of temperatures: 2
Placement total # of swap attempts: 2
	Swaps accepted: 0 ( 0.0 %)
	Swaps rejected: 0 ( 0.0 %)
	Swaps aborted: 2 (100.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 

Placement Quench timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
update_td_costs: connections 2.8026e-45 nets 0 sum_nets -0.000851523 total 3.32949e-41
# Placement took 0.00 seconds (max_rss 66.1 MiB, delta_rss +0.0 MiB)

# Routing
