\hypertarget{cpu__ctrl__xmc1__conf_8h}{}\doxysection{Dave/\+Generated/\+C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1/cpu\+\_\+ctrl\+\_\+xmc1\+\_\+conf.h File Reference}
\label{cpu__ctrl__xmc1__conf_8h}\index{Dave/Generated/CPU\_CTRL\_XMC1/cpu\_ctrl\_xmc1\_conf.h@{Dave/Generated/CPU\_CTRL\_XMC1/cpu\_ctrl\_xmc1\_conf.h}}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{cpu__ctrl__xmc1__conf_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{cpu__ctrl__xmc1__conf_8h_abeee68e4e05ea4ddd40d2c07586be77f}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+\+M\+A\+J\+O\+R\+\_\+\+V\+E\+R\+S\+I\+ON}}~(4U)
\item 
\#define \mbox{\hyperlink{cpu__ctrl__xmc1__conf_8h_a21a42cbe994ad9aba29ce533f7f687aa}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+\+M\+I\+N\+O\+R\+\_\+\+V\+E\+R\+S\+I\+ON}}~(0U)
\item 
\#define \mbox{\hyperlink{cpu__ctrl__xmc1__conf_8h_a4e6943c4bf916aded89fb7806a63a97d}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+\+P\+A\+T\+C\+H\+\_\+\+V\+E\+R\+S\+I\+ON}}~(8U)
\item 
\#define \mbox{\hyperlink{cpu__ctrl__xmc1__conf_8h_aa51562faef8aac39b84fbbed94eacb30}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+H\+A\+N\+D\+LE}}~(\mbox{\hyperlink{group___c_p_u___c_t_r_l___x_m_c1_gae91c2ab75ad9bb672800889a87aedf13}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+t}} $\ast$)(void $\ast$)(\&\mbox{\hyperlink{cpu__ctrl__xmc1__extern_8h_a3a0840dc147e33de6373ba5a0b49346d}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+0}})
\item 
\#define \mbox{\hyperlink{cpu__ctrl__xmc1__conf_8h_a05b8de3a1eeed6b320b261ded27a5486}{H\+A\+R\+D\+F\+A\+U\+L\+T\+\_\+\+E\+N\+A\+B\+L\+ED}}~0
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{cpu__ctrl__xmc1__conf_8h_aa51562faef8aac39b84fbbed94eacb30}\label{cpu__ctrl__xmc1__conf_8h_aa51562faef8aac39b84fbbed94eacb30}} 
\index{cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}!CPU\_CTRL\_HANDLE@{CPU\_CTRL\_HANDLE}}
\index{CPU\_CTRL\_HANDLE@{CPU\_CTRL\_HANDLE}!cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}}
\doxysubsubsection{\texorpdfstring{CPU\_CTRL\_HANDLE}{CPU\_CTRL\_HANDLE}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+H\+A\+N\+D\+LE~(\mbox{\hyperlink{group___c_p_u___c_t_r_l___x_m_c1_gae91c2ab75ad9bb672800889a87aedf13}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+t}} $\ast$)(void $\ast$)(\&\mbox{\hyperlink{cpu__ctrl__xmc1__extern_8h_a3a0840dc147e33de6373ba5a0b49346d}{C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+0}})}



Definition at line 65 of file cpu\+\_\+ctrl\+\_\+xmc1\+\_\+conf.\+h.

\mbox{\Hypertarget{cpu__ctrl__xmc1__conf_8h_abeee68e4e05ea4ddd40d2c07586be77f}\label{cpu__ctrl__xmc1__conf_8h_abeee68e4e05ea4ddd40d2c07586be77f}} 
\index{cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}!CPU\_CTRL\_XMC1\_MAJOR\_VERSION@{CPU\_CTRL\_XMC1\_MAJOR\_VERSION}}
\index{CPU\_CTRL\_XMC1\_MAJOR\_VERSION@{CPU\_CTRL\_XMC1\_MAJOR\_VERSION}!cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}}
\doxysubsubsection{\texorpdfstring{CPU\_CTRL\_XMC1\_MAJOR\_VERSION}{CPU\_CTRL\_XMC1\_MAJOR\_VERSION}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+\+M\+A\+J\+O\+R\+\_\+\+V\+E\+R\+S\+I\+ON~(4U)}



Definition at line 61 of file cpu\+\_\+ctrl\+\_\+xmc1\+\_\+conf.\+h.

\mbox{\Hypertarget{cpu__ctrl__xmc1__conf_8h_a21a42cbe994ad9aba29ce533f7f687aa}\label{cpu__ctrl__xmc1__conf_8h_a21a42cbe994ad9aba29ce533f7f687aa}} 
\index{cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}!CPU\_CTRL\_XMC1\_MINOR\_VERSION@{CPU\_CTRL\_XMC1\_MINOR\_VERSION}}
\index{CPU\_CTRL\_XMC1\_MINOR\_VERSION@{CPU\_CTRL\_XMC1\_MINOR\_VERSION}!cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}}
\doxysubsubsection{\texorpdfstring{CPU\_CTRL\_XMC1\_MINOR\_VERSION}{CPU\_CTRL\_XMC1\_MINOR\_VERSION}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+\+M\+I\+N\+O\+R\+\_\+\+V\+E\+R\+S\+I\+ON~(0U)}



Definition at line 62 of file cpu\+\_\+ctrl\+\_\+xmc1\+\_\+conf.\+h.

\mbox{\Hypertarget{cpu__ctrl__xmc1__conf_8h_a4e6943c4bf916aded89fb7806a63a97d}\label{cpu__ctrl__xmc1__conf_8h_a4e6943c4bf916aded89fb7806a63a97d}} 
\index{cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}!CPU\_CTRL\_XMC1\_PATCH\_VERSION@{CPU\_CTRL\_XMC1\_PATCH\_VERSION}}
\index{CPU\_CTRL\_XMC1\_PATCH\_VERSION@{CPU\_CTRL\_XMC1\_PATCH\_VERSION}!cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}}
\doxysubsubsection{\texorpdfstring{CPU\_CTRL\_XMC1\_PATCH\_VERSION}{CPU\_CTRL\_XMC1\_PATCH\_VERSION}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+C\+T\+R\+L\+\_\+\+X\+M\+C1\+\_\+\+P\+A\+T\+C\+H\+\_\+\+V\+E\+R\+S\+I\+ON~(8U)}



Definition at line 63 of file cpu\+\_\+ctrl\+\_\+xmc1\+\_\+conf.\+h.

\mbox{\Hypertarget{cpu__ctrl__xmc1__conf_8h_a05b8de3a1eeed6b320b261ded27a5486}\label{cpu__ctrl__xmc1__conf_8h_a05b8de3a1eeed6b320b261ded27a5486}} 
\index{cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}!HARDFAULT\_ENABLED@{HARDFAULT\_ENABLED}}
\index{HARDFAULT\_ENABLED@{HARDFAULT\_ENABLED}!cpu\_ctrl\_xmc1\_conf.h@{cpu\_ctrl\_xmc1\_conf.h}}
\doxysubsubsection{\texorpdfstring{HARDFAULT\_ENABLED}{HARDFAULT\_ENABLED}}
{\footnotesize\ttfamily \#define H\+A\+R\+D\+F\+A\+U\+L\+T\+\_\+\+E\+N\+A\+B\+L\+ED~0}



Definition at line 67 of file cpu\+\_\+ctrl\+\_\+xmc1\+\_\+conf.\+h.

