#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; SPIM_IntClock
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x01
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x01

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB09_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB09_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB09_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB09_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB09_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB09_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST

; MISO
MISO__0__MASK EQU 0x04
MISO__0__PC EQU CYREG_PRT1_PC2
MISO__0__PORT EQU 1
MISO__0__SHIFT EQU 2
MISO__AG EQU CYREG_PRT1_AG
MISO__AMUX EQU CYREG_PRT1_AMUX
MISO__BIE EQU CYREG_PRT1_BIE
MISO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO__BYP EQU CYREG_PRT1_BYP
MISO__CTL EQU CYREG_PRT1_CTL
MISO__DM0 EQU CYREG_PRT1_DM0
MISO__DM1 EQU CYREG_PRT1_DM1
MISO__DM2 EQU CYREG_PRT1_DM2
MISO__DR EQU CYREG_PRT1_DR
MISO__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO__MASK EQU 0x04
MISO__PORT EQU 1
MISO__PRT EQU CYREG_PRT1_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO__PS EQU CYREG_PRT1_PS
MISO__SHIFT EQU 2
MISO__SLW EQU CYREG_PRT1_SLW

; MOSI
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT1_PC4
MOSI__0__PORT EQU 1
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT1_AG
MOSI__AMUX EQU CYREG_PRT1_AMUX
MOSI__BIE EQU CYREG_PRT1_BIE
MOSI__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI__BYP EQU CYREG_PRT1_BYP
MOSI__CTL EQU CYREG_PRT1_CTL
MOSI__DM0 EQU CYREG_PRT1_DM0
MOSI__DM1 EQU CYREG_PRT1_DM1
MOSI__DM2 EQU CYREG_PRT1_DM2
MOSI__DR EQU CYREG_PRT1_DR
MOSI__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 1
MOSI__PRT EQU CYREG_PRT1_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI__PS EQU CYREG_PRT1_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT1_SLW

; RST
RST__0__MASK EQU 0x04
RST__0__PC EQU CYREG_PRT0_PC2
RST__0__PORT EQU 0
RST__0__SHIFT EQU 2
RST__AG EQU CYREG_PRT0_AG
RST__AMUX EQU CYREG_PRT0_AMUX
RST__BIE EQU CYREG_PRT0_BIE
RST__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RST__BYP EQU CYREG_PRT0_BYP
RST__CTL EQU CYREG_PRT0_CTL
RST__DM0 EQU CYREG_PRT0_DM0
RST__DM1 EQU CYREG_PRT0_DM1
RST__DM2 EQU CYREG_PRT0_DM2
RST__DR EQU CYREG_PRT0_DR
RST__INP_DIS EQU CYREG_PRT0_INP_DIS
RST__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT0_LCD_EN
RST__MASK EQU 0x04
RST__PORT EQU 0
RST__PRT EQU CYREG_PRT0_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RST__PS EQU CYREG_PRT0_PS
RST__SHIFT EQU 2
RST__SLW EQU CYREG_PRT0_SLW

; SCK
SCK__0__MASK EQU 0x20
SCK__0__PC EQU CYREG_PRT1_PC5
SCK__0__PORT EQU 1
SCK__0__SHIFT EQU 5
SCK__AG EQU CYREG_PRT1_AG
SCK__AMUX EQU CYREG_PRT1_AMUX
SCK__BIE EQU CYREG_PRT1_BIE
SCK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCK__BYP EQU CYREG_PRT1_BYP
SCK__CTL EQU CYREG_PRT1_CTL
SCK__DM0 EQU CYREG_PRT1_DM0
SCK__DM1 EQU CYREG_PRT1_DM1
SCK__DM2 EQU CYREG_PRT1_DM2
SCK__DR EQU CYREG_PRT1_DR
SCK__INP_DIS EQU CYREG_PRT1_INP_DIS
SCK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCK__LCD_EN EQU CYREG_PRT1_LCD_EN
SCK__MASK EQU 0x20
SCK__PORT EQU 1
SCK__PRT EQU CYREG_PRT1_PRT
SCK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCK__PS EQU CYREG_PRT1_PS
SCK__SHIFT EQU 5
SCK__SLW EQU CYREG_PRT1_SLW

; SS
SS__0__MASK EQU 0x40
SS__0__PC EQU CYREG_PRT1_PC6
SS__0__PORT EQU 1
SS__0__SHIFT EQU 6
SS__AG EQU CYREG_PRT1_AG
SS__AMUX EQU CYREG_PRT1_AMUX
SS__BIE EQU CYREG_PRT1_BIE
SS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS__BYP EQU CYREG_PRT1_BYP
SS__CTL EQU CYREG_PRT1_CTL
SS__DM0 EQU CYREG_PRT1_DM0
SS__DM1 EQU CYREG_PRT1_DM1
SS__DM2 EQU CYREG_PRT1_DM2
SS__DR EQU CYREG_PRT1_DR
SS__INP_DIS EQU CYREG_PRT1_INP_DIS
SS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT1_LCD_EN
SS__MASK EQU 0x40
SS__PORT EQU 1
SS__PRT EQU CYREG_PRT1_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS__PS EQU CYREG_PRT1_PS
SS__SHIFT EQU 6
SS__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CyBtldr_Custom_Interface EQU 0
CYDEV_BOOTLOADER_CHECKSUM EQU 0
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 10
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC5 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU 1
CYDEV_CONFIGURATION_MODE EQU 2
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
