`timescale 1ns / 100ps

module combinacional2_tb();

reg data_in;
wire [2:0] data_out;

Gates DUT(
.data(data_in),
.data(data_out)
);

initial 
begin
	a_in = 0;
	b_in = 0;
	#10
	a_in = 0;
	b_in = 1;
	#10
	a_in = 1;
	b_in = 1;
	#10
	a_in = 1;
	b_in = 0;
	#10
	$stop;
	$finish;
end

endmodule 