<profile>

<section name = "Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3'" level="0">
<item name = "Date">Fri Jun  7 17:45:51 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">morflt</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.623 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3569, 3569, 35.690 us, 35.690 us, 3569, 3569, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3">3567, 3567, 5, 1, 1, 3564, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 273, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 209, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1">ama_addmuladd_8s_4ns_6ns_6ns_12_4_1, (i0 + i1) * i2 + i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln44_1_fu_361_p2">+, 0, 0, 19, 12, 7</column>
<column name="add_ln44_2_fu_182_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln44_fu_326_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln46_1_fu_388_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln46_2_fu_289_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln46_fu_229_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln48_fu_283_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln51_fu_413_p2">+, 0, 0, 19, 12, 1</column>
<column name="grp_fu_434_p00">+, 0, 0, 19, 12, 12</column>
<column name="and_ln44_fu_223_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln44_fu_176_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln46_fu_197_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln48_fu_217_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="or_ln46_fu_235_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln44_1_fu_203_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln44_2_fu_374_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln44_3_fu_332_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln44_4_fu_381_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln44_fu_367_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln46_1_fu_241_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln46_2_fu_249_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln46_3_fu_401_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln46_4_fu_295_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln46_fu_394_p3">select, 0, 0, 12, 1, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln44_fu_211_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten15_load">9, 2, 12, 24</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 4, 8</column>
<column name="i_fu_82">9, 2, 4, 8</column>
<column name="idx_2_fu_78">9, 2, 12, 24</column>
<column name="idx_fu_86">9, 2, 12, 24</column>
<column name="indvar_flatten15_fu_102">9, 2, 12, 24</column>
<column name="indvar_flatten_fu_90">9, 2, 8, 16</column>
<column name="indvars_iv456_fu_98">9, 2, 12, 24</column>
<column name="j_fu_74">9, 2, 4, 8</column>
<column name="k_fu_94">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln44_reg_513">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_82">4, 0, 4, 0</column>
<column name="icmp_ln46_reg_505">1, 0, 1, 0</column>
<column name="idx_2_fu_78">12, 0, 12, 0</column>
<column name="idx_fu_86">12, 0, 12, 0</column>
<column name="indvar_flatten15_fu_102">12, 0, 12, 0</column>
<column name="indvar_flatten_fu_90">8, 0, 8, 0</column>
<column name="indvars_iv456_fu_98">12, 0, 12, 0</column>
<column name="j_fu_74">4, 0, 4, 0</column>
<column name="k_fu_94">6, 0, 6, 0</column>
<column name="and_ln44_reg_513">64, 32, 1, 0</column>
<column name="icmp_ln46_reg_505">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, return value</column>
<column name="x_in_Addr_A">out, 32, bram, x_in, array</column>
<column name="x_in_EN_A">out, 1, bram, x_in, array</column>
<column name="x_in_WEN_A">out, 1, bram, x_in, array</column>
<column name="x_in_Din_A">out, 8, bram, x_in, array</column>
<column name="x_in_Dout_A">in, 8, bram, x_in, array</column>
<column name="tmpx_V_address0">out, 12, ap_memory, tmpx_V, array</column>
<column name="tmpx_V_ce0">out, 1, ap_memory, tmpx_V, array</column>
<column name="tmpx_V_we0">out, 1, ap_memory, tmpx_V, array</column>
<column name="tmpx_V_d0">out, 8, ap_memory, tmpx_V, array</column>
</table>
</item>
</section>
</profile>
