created: 20230615034855033
modified: 20230615035137351
tags: chisel
title: Chisel Loop Generation
type: text/vnd.tiddlywiki

```scala
// abstract code for shift register
val modules = new ArrayBuffer[Module]()
for (...)
	modules += elem // this connect n-1 to n
val vec = VecInit(modules)
io.y := vec(n).x
```