Start time: 20:40:09 on Mar 30,2017
qverilog -f example_10-06_run.f 
-- Compiling interface simple_ahb
-- Compiling module master
-- Compiling module slave
-- Compiling module chip_top

Top level modules:
	chip_top
# vsim -lib work chip_top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: example_10-06_testbench.sv(64): (vopt-2958) Implicit wire 'hresetN' does not have any driver.
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.chip_top(fast)
# Loading work.simple_ahb(fast)
# Loading work.master(fast)
# Loading work.slave(fast)
# run -all
# 
# chip_top: No outputs -- only checking that code compiles.
# 
#  quit -f
# End time: 20:40:10 on Mar 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
