{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 21:57:36 2014 " "Info: Processing started: Sun May 25 21:57:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register FSM:u0\|S\[2\] FSM:u0\|S\[1\] 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"FSM:u0\|S\[2\]\" and destination register \"FSM:u0\|S\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.231 ns + Longest register register " "Info: + Longest register to register delay is 1.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:u0\|S\[2\] 1 REG LCFF_X64_Y19_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N5; Fanout = 5; REG Node = 'FSM:u0\|S\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:u0|S[2] } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.438 ns) 1.147 ns FSM:u0\|Mux1~98 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.709 ns) + CELL(0.438 ns) = 1.147 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'FSM:u0\|Mux1~98'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { FSM:u0|S[2] FSM:u0|Mux1~98 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.231 ns FSM:u0\|S\[1\] 3 REG LCFF_X64_Y19_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.231 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 5; REG Node = 'FSM:u0\|S\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FSM:u0|Mux1~98 FSM:u0|S[1] } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 42.40 % ) " "Info: Total cell delay = 0.522 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.709 ns ( 57.60 % ) " "Info: Total interconnect delay = 0.709 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { FSM:u0|S[2] FSM:u0|Mux1~98 FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.231 ns" { FSM:u0|S[2] {} FSM:u0|Mux1~98 {} FSM:u0|S[1] {} } { 0.000ns 0.709ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.714 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.537 ns) 2.714 ns FSM:u0\|S\[1\] 2 REG LCFF_X64_Y19_N1 5 " "Info: 2: + IC(1.315 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 5; REG Node = 'FSM:u0\|S\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { KEY[0] FSM:u0|S[1] } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.55 % ) " "Info: Total cell delay = 1.399 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.315 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.714 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.537 ns) 2.714 ns FSM:u0\|S\[2\] 2 REG LCFF_X64_Y19_N5 5 " "Info: 2: + IC(1.315 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X64_Y19_N5; Fanout = 5; REG Node = 'FSM:u0\|S\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { KEY[0] FSM:u0|S[2] } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.55 % ) " "Info: Total cell delay = 1.399 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.315 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { FSM:u0|S[2] FSM:u0|Mux1~98 FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.231 ns" { FSM:u0|S[2] {} FSM:u0|Mux1~98 {} FSM:u0|S[1] {} } { 0.000ns 0.709ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { FSM:u0|S[1] {} } {  } {  } "" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "FSM:u0\|result KEY\[1\] KEY\[0\] 3.381 ns register " "Info: tsu for register \"FSM:u0\|result\" (data pin = \"KEY\[1\]\", clock pin = \"KEY\[0\]\") is 3.381 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.131 ns + Longest pin register " "Info: + Longest pin to register delay is 6.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 PIN PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 2; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.792 ns) + CELL(0.413 ns) 6.047 ns FSM:u0\|result~20 2 COMB LCCOMB_X64_Y19_N20 1 " "Info: 2: + IC(4.792 ns) + CELL(0.413 ns) = 6.047 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 1; COMB Node = 'FSM:u0\|result~20'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.205 ns" { KEY[1] FSM:u0|result~20 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.131 ns FSM:u0\|result 3 REG LCFF_X64_Y19_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.131 ns; Loc. = LCFF_X64_Y19_N21; Fanout = 2; REG Node = 'FSM:u0\|result'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FSM:u0|result~20 FSM:u0|result } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.339 ns ( 21.84 % ) " "Info: Total cell delay = 1.339 ns ( 21.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.792 ns ( 78.16 % ) " "Info: Total interconnect delay = 4.792 ns ( 78.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { KEY[1] FSM:u0|result~20 FSM:u0|result } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { KEY[1] {} KEY[1]~combout {} FSM:u0|result~20 {} FSM:u0|result {} } { 0.000ns 0.000ns 4.792ns 0.000ns } { 0.000ns 0.842ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.714 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.537 ns) 2.714 ns FSM:u0\|result 2 REG LCFF_X64_Y19_N21 2 " "Info: 2: + IC(1.315 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X64_Y19_N21; Fanout = 2; REG Node = 'FSM:u0\|result'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { KEY[0] FSM:u0|result } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.55 % ) " "Info: Total cell delay = 1.399 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.315 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|result } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|result {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.131 ns" { KEY[1] FSM:u0|result~20 FSM:u0|result } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.131 ns" { KEY[1] {} KEY[1]~combout {} FSM:u0|result~20 {} FSM:u0|result {} } { 0.000ns 0.000ns 4.792ns 0.000ns } { 0.000ns 0.842ns 0.413ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|result } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|result {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] LED\[7\] FSM:u0\|S\[2\] 7.943 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"LED\[7\]\" through register \"FSM:u0\|S\[2\]\" is 7.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.714 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.537 ns) 2.714 ns FSM:u0\|S\[2\] 2 REG LCFF_X64_Y19_N5 5 " "Info: 2: + IC(1.315 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X64_Y19_N5; Fanout = 5; REG Node = 'FSM:u0\|S\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { KEY[0] FSM:u0|S[2] } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.55 % ) " "Info: Total cell delay = 1.399 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.315 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.979 ns + Longest register pin " "Info: + Longest register to pin delay is 4.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:u0\|S\[2\] 1 REG LCFF_X64_Y19_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y19_N5; Fanout = 5; REG Node = 'FSM:u0\|S\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:u0|S[2] } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(2.798 ns) 4.979 ns LED\[7\] 2 PIN PIN_AC21 0 " "Info: 2: + IC(2.181 ns) + CELL(2.798 ns) = 4.979 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LED\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.979 ns" { FSM:u0|S[2] LED[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 56.20 % ) " "Info: Total cell delay = 2.798 ns ( 56.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.181 ns ( 43.80 % ) " "Info: Total interconnect delay = 2.181 ns ( 43.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.979 ns" { FSM:u0|S[2] LED[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.979 ns" { FSM:u0|S[2] {} LED[7] {} } { 0.000ns 2.181ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[2] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.979 ns" { FSM:u0|S[2] LED[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.979 ns" { FSM:u0|S[2] {} LED[7] {} } { 0.000ns 2.181ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "FSM:u0\|S\[1\] SW\[0\] KEY\[0\] 1.130 ns register " "Info: th for register \"FSM:u0\|S\[1\]\" (data pin = \"SW\[0\]\", clock pin = \"KEY\[0\]\") is 1.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.714 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 2.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.537 ns) 2.714 ns FSM:u0\|S\[1\] 2 REG LCFF_X64_Y19_N1 5 " "Info: 2: + IC(1.315 ns) + CELL(0.537 ns) = 2.714 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 5; REG Node = 'FSM:u0\|S\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { KEY[0] FSM:u0|S[1] } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 51.55 % ) " "Info: Total cell delay = 1.399 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 48.45 % ) " "Info: Total interconnect delay = 1.315 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.850 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.415 ns) 1.766 ns FSM:u0\|Mux1~98 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.352 ns) + CELL(0.415 ns) = 1.766 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'FSM:u0\|Mux1~98'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { SW[0] FSM:u0|Mux1~98 } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.850 ns FSM:u0\|S\[1\] 3 REG LCFF_X64_Y19_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.850 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 5; REG Node = 'FSM:u0\|S\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FSM:u0|Mux1~98 FSM:u0|S[1] } "NODE_NAME" } } { "FSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex7/FSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 80.97 % ) " "Info: Total cell delay = 1.498 ns ( 80.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.352 ns ( 19.03 % ) " "Info: Total interconnect delay = 0.352 ns ( 19.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { SW[0] FSM:u0|Mux1~98 FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.850 ns" { SW[0] {} SW[0]~combout {} FSM:u0|Mux1~98 {} FSM:u0|S[1] {} } { 0.000ns 0.000ns 0.352ns 0.000ns } { 0.000ns 0.999ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { KEY[0] FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.714 ns" { KEY[0] {} KEY[0]~combout {} FSM:u0|S[1] {} } { 0.000ns 0.000ns 1.315ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { SW[0] FSM:u0|Mux1~98 FSM:u0|S[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.850 ns" { SW[0] {} SW[0]~combout {} FSM:u0|Mux1~98 {} FSM:u0|S[1] {} } { 0.000ns 0.000ns 0.352ns 0.000ns } { 0.000ns 0.999ns 0.415ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 21:57:37 2014 " "Info: Processing ended: Sun May 25 21:57:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
