Source Block: hdl/library/axi_dmac/dest_axi_mm.v@106:116@HdlIdDef
  input                               m_axi_bvalid,
  input  [ 1:0]                       m_axi_bresp,
  output                              m_axi_bready
);

wire address_enabled;

address_generator #(
  .ID_WIDTH(ID_WIDTH),
  .BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH),
  .BYTES_PER_BEAT_WIDTH(BYTES_PER_BEAT_WIDTH),

Diff Content:
- 111 wire address_enabled;

Clone Blocks:
