Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Apr 12 19:59:57 2024
| Host              : temsip07.eng.niigata-u.ac.jp running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/shu_abe/document/l2norm_modelcomposer/l2norm_FPGA_project/fmax/cordicopttiming_report.txt
| Design            : cordic_opt_fixpt16
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     41.248        0.000                      0                  226        0.039        0.000                      0                  226       24.468        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                41.248        0.000                      0                  226        0.039        0.000                      0                  226       24.468        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       41.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.248ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        10.127ns  (logic 3.366ns (33.238%)  route 6.761ns (66.762%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 51.386 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.672ns (routing 0.001ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.632 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.335     8.967    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/I1
    SLICE_X125Y443       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     9.117 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/O
                         net (fo=5, routed)           0.115     9.232    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/s_axis_cartesian_tdata[14]
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/I0
    SLICE_X125Y443       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     9.355 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/O
                         net (fo=2, routed)           0.091     9.446    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I1
    SLICE_X125Y442       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     9.569 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.010     9.579    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X125Y442       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.203     9.782 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=5, routed)           0.146     9.928    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/rem_inc[5]
    SLICE_X125Y440                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[0]_i_1/I1
    SLICE_X125Y440       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    10.076 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[0]_i_1/O
                         net (fo=1, routed)           0.051    10.127    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/rem_int[0]
    SLICE_X125Y440       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.672    51.386    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X125Y440       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.000    51.386    
                         clock uncertainty           -0.035    51.350    
    SLICE_X125Y440       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    51.375    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         51.375    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 41.248    

Slack (MET) :             41.261ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 3.385ns (33.469%)  route 6.729ns (66.531%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 51.386 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.672ns (routing 0.001ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.632 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.335     8.967    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/I1
    SLICE_X125Y443       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     9.117 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/O
                         net (fo=5, routed)           0.115     9.232    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/s_axis_cartesian_tdata[14]
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/I0
    SLICE_X125Y443       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     9.355 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/O
                         net (fo=2, routed)           0.091     9.446    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I1
    SLICE_X125Y442       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     9.569 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.010     9.579    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X125Y442       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.203     9.782 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=5, routed)           0.146     9.928    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/rem_inc[5]
    SLICE_X125Y440                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[1]_i_1/I1
    SLICE_X125Y440       LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167    10.095 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[1]_i_1/O
                         net (fo=1, routed)           0.019    10.114    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/rem_int[1]
    SLICE_X125Y440       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.672    51.386    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X125Y440       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.000    51.386    
                         clock uncertainty           -0.035    51.350    
    SLICE_X125Y440       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    51.375    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         51.375    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                 41.261    

Slack (MET) :             41.314ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        10.051ns  (logic 3.308ns (32.912%)  route 6.743ns (67.088%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 51.376 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.662ns (routing 0.001ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.632 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.335     8.967    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/I1
    SLICE_X125Y443       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     9.117 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/O
                         net (fo=5, routed)           0.115     9.232    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/s_axis_cartesian_tdata[14]
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/I0
    SLICE_X125Y443       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     9.355 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/O
                         net (fo=2, routed)           0.091     9.446    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I1
    SLICE_X125Y442       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     9.569 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.010     9.579    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X125Y442       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.203     9.782 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=5, routed)           0.130     9.912    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/rem_inc[5]
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[3]_i_1/I3
    SLICE_X125Y443       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090    10.002 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[3]_i_1/O
                         net (fo=1, routed)           0.049    10.051    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/rem_int[3]
    SLICE_X125Y443       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.662    51.376    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X125Y443       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/C
                         clock pessimism              0.000    51.376    
                         clock uncertainty           -0.035    51.340    
    SLICE_X125Y443       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    51.365    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.365    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 41.314    

Slack (MET) :             41.369ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.996ns  (logic 3.253ns (32.542%)  route 6.743ns (67.458%))
  Logic Levels:           27  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 51.376 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.662ns (routing 0.001ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.632 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.335     8.967    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/I1
    SLICE_X125Y443       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     9.117 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/O
                         net (fo=5, routed)           0.115     9.232    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/s_axis_cartesian_tdata[14]
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/I0
    SLICE_X125Y443       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     9.355 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/O
                         net (fo=2, routed)           0.091     9.446    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I1
    SLICE_X125Y442       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     9.569 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.010     9.579    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X125Y442       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.203     9.782 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=5, routed)           0.129     9.911    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/rem_inc[5]
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/I3
    SLICE_X125Y443       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     9.946 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/O
                         net (fo=1, routed)           0.050     9.996    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/rem_int[2]
    SLICE_X125Y443       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.662    51.376    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X125Y443       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism              0.000    51.376    
                         clock uncertainty           -0.035    51.340    
    SLICE_X125Y443       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    51.365    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         51.365    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 41.369    

Slack (MET) :             41.562ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 3.218ns (32.814%)  route 6.589ns (67.186%))
  Logic Levels:           26  (CARRY8=11 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 51.379 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.665ns (routing 0.001ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.632 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.335     8.967    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/I1
    SLICE_X125Y443       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     9.117 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_2/O
                         net (fo=5, routed)           0.115     9.232    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/s_axis_cartesian_tdata[14]
    SLICE_X125Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/I0
    SLICE_X125Y443       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     9.355 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/inst_i_2/O
                         net (fo=2, routed)           0.091     9.446    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/I1
    SLICE_X125Y442       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     9.569 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.010     9.579    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X125Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/S[2]
    SLICE_X125Y442       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.203     9.782 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[5]
                         net (fo=5, routed)           0.025     9.807    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/S[0]
    SLICE_X125Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.665    51.379    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X125Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.000    51.379    
                         clock uncertainty           -0.035    51.343    
    SLICE_X125Y442       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    51.368    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                 41.562    

Slack (MET) :             41.896ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 2.855ns (30.140%)  route 6.617ns (69.860%))
  Logic Levels:           24  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 51.379 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.665ns (routing 0.001ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.596 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[0]
                         net (fo=16, routed)          0.316     8.912    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[16]
    SLICE_X125Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_1/I3
    SLICE_X125Y444       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     9.035 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_1/O
                         net (fo=7, routed)           0.112     9.146    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/s_axis_cartesian_tdata[15]
    SLICE_X125Y443                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/func_sqrt_first_inv_sqrt/I2
    SLICE_X125Y443       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     9.295 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/func_sqrt_first_inv_sqrt/O
                         net (fo=2, routed)           0.177     9.472    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X125Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.665    51.379    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X125Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.000    51.379    
                         clock uncertainty           -0.035    51.343    
    SLICE_X125Y442       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    51.368    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                 41.896    

Slack (MET) :             42.129ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.706ns (29.285%)  route 6.534ns (70.715%))
  Logic Levels:           23  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 51.380 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.596 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[0]
                         net (fo=16, routed)          0.316     8.912    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[16]
    SLICE_X125Y444                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_1/I3
    SLICE_X125Y444       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     9.035 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_1/O
                         net (fo=7, routed)           0.205     9.240    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[1]
    SLICE_X125Y441       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.666    51.380    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X125Y441       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism              0.000    51.380    
                         clock uncertainty           -0.035    51.344    
    SLICE_X125Y441       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    51.369    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         51.369    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 42.129    

Slack (MET) :             42.134ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 2.759ns (29.870%)  route 6.478ns (70.130%))
  Logic Levels:           23  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 51.381 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.001ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.622 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[3]
                         net (fo=16, routed)          0.414     9.036    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[19]
    SLICE_X125Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_6/I4
    SLICE_X125Y444       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     9.186 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_6/O
                         net (fo=1, routed)           0.051     9.237    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/s_axis_cartesian_tdata[1]
    SLICE_X125Y444       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.667    51.381    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X125Y444       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.000    51.381    
                         clock uncertainty           -0.035    51.345    
    SLICE_X125Y444       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    51.370    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         51.370    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                 42.134    

Slack (MET) :             42.140ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 2.758ns (29.879%)  route 6.473ns (70.121%))
  Logic Levels:           23  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 51.381 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.001ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.622 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[3]
                         net (fo=16, routed)          0.412     9.034    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[19]
    SLICE_X125Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_7/I4
    SLICE_X125Y444       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     9.183 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_7/O
                         net (fo=1, routed)           0.048     9.231    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/s_axis_cartesian_tdata[0]
    SLICE_X125Y444       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.667    51.381    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X125Y444       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.000    51.381    
                         clock uncertainty           -0.035    51.345    
    SLICE_X125Y444       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    51.370    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         51.370    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 42.140    

Slack (MET) :             42.169ns  (required time - arrival time)
  Source:                 gate_in1[3]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 2.672ns (29.045%)  route 6.527ns (70.955%))
  Logic Levels:           23  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Input Delay:            0.000ns
  Clock Path Skew:        1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 51.379 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.665ns (routing 0.001ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AN13                                              0.000     0.000 r  gate_in1[3] (IN)
                         net (fo=0)                   0.000     0.000    gate_in1_IBUF[3]_inst/I
    AN13                                                              r  gate_in1_IBUF[3]_inst/INBUF_INST/PAD
    AN13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.579     0.579 r  gate_in1_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.579    gate_in1_IBUF[3]_inst/OUT
    AN13                                                              r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/I
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.579 r  gate_in1_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=66, routed)          2.152     2.731    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/A[0]
    SLICE_X126Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/I0
    SLICE_X126Y449       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     2.821 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/g0_b5__9/O
                         net (fo=2, routed)           0.332     3.153    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/I1
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X125Y450       LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.291 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[8].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.533     3.824    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/I4
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y450       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     3.875 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_lut_pairs[9].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     3.884    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/o6lut_i[9]
    SLICE_X125Y450                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[1]
    SLICE_X125Y450       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.070 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[3].carry_out[3]
    SLICE_X125Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X125Y451       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     4.212 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[2].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.575     4.787    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/I1
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/I1
    SLICE_X127Y451       LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.143     4.930 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[21].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.481     5.411    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I4
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X127Y451       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.461 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.008     5.469    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o6lut_i[22]
    SLICE_X127Y451                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[6]
    SLICE_X127Y451       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.584 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.610    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X127Y452                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X127Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.686 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.509     6.195    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/I3
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X125Y448       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     6.299 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[25].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.426     6.726    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/I4
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X125Y448       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     6.776 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[26].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.010     6.786    cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[26]
    SLICE_X125Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[2]
    SLICE_X125Y448       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.949 r  cordic_opt_fixpt16_struct/subsystem16bit/mult1/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.402     7.351    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[28]
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/I1
    SLICE_X122Y448       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     7.451 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1/O
                         net (fo=1, routed)           0.014     7.465    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_i_1_n_0
    SLICE_X122Y448                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[4]
    SLICE_X122Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     7.621 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.647    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X122Y449                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.703 f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.230     7.933    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X123Y446                                                    f  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X123Y446       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     8.032 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.192     8.224    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X123Y443       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.274 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.283    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X123Y443                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.473 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.499    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X123Y444                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X123Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.514 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.540    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X123Y445                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X123Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.596 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[0]
                         net (fo=16, routed)          0.466     9.061    cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[16]
    SLICE_X123Y442                                                    r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_10/I3
    SLICE_X123Y442       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     9.150 r  cordic_opt_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_opt_fixpt16_cordic_v6_0_i0_instance_i_10/O
                         net (fo=1, routed)           0.049     9.199    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/s_axis_cartesian_tdata[1]
    SLICE_X123Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.665    51.379    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X123Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/C
                         clock pessimism              0.000    51.379    
                         clock uncertainty           -0.035    51.343    
    SLICE_X123Y442       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    51.368    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                 42.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.657ns (routing 0.001ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.001ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.657     1.371    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X117Y430       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y430       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.431 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[6]/Q
                         net (fo=1, routed)           0.069     1.500    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/p_1_in[7]
    SLICE_X117Y432       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.753     1.759    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X117Y432       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[7]/C
                         clock pessimism             -0.361     1.398    
    SLICE_X117Y432       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.460    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.431     0.880    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X123Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y442       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.919 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/Q
                         net (fo=1, routed)           0.065     0.984    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg_n_0_[0][1]
    SLICE_X123Y441       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.489     1.164    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X123Y441       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]/C
                         clock pessimism             -0.266     0.898    
    SLICE_X123Y441       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.945    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.060ns (27.011%)  route 0.162ns (72.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.666ns (routing 0.001ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.797ns (routing 0.001ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.666     1.380    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X125Y441       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y441       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.440 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/Q
                         net (fo=3, routed)           0.162     1.602    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[3]
    SLICE_X123Y438       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.797     1.803    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X123Y438       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism             -0.310     1.493    
    SLICE_X123Y438       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.553    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.883%)  route 0.130ns (69.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.668ns (routing 0.001ns, distribution 0.667ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.001ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.668     1.382    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X118Y437       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y437       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.440 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[9]/Q
                         net (fo=3, routed)           0.130     1.570    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/B[10]
    SLICE_X117Y433       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.758     1.764    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X117Y433       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[11]/C
                         clock pessimism             -0.311     1.454    
    SLICE_X117Y433       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.516    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.434     0.883    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X123Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y442       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.922 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/Q
                         net (fo=1, routed)           0.089     1.011    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg_n_0_[0][0]
    SLICE_X123Y440       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.498     1.174    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X123Y440       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
                         clock pessimism             -0.266     0.907    
    SLICE_X123Y440       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.953    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.203%)  route 0.104ns (72.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.001ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.421     0.871    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X119Y439       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y439       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.910 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=3, routed)           0.104     1.014    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[1]
    SLICE_X118Y437       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.498     1.173    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X118Y437       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism             -0.266     0.907    
    SLICE_X118Y437       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.953    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.431     0.880    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X123Y442       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y442       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.919 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/Q
                         net (fo=1, routed)           0.088     1.007    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg_n_0_[0][0]
    SLICE_X123Y441       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.489     1.164    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X123Y441       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
                         clock pessimism             -0.266     0.898    
    SLICE_X123Y441       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.944    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.040ns (31.008%)  route 0.089ns (68.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.477ns (routing 0.000ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.543ns (routing 0.001ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.477     0.927    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X116Y435       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y435       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.967 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[3]/Q
                         net (fo=1, routed)           0.089     1.056    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/p_1_in[4]
    SLICE_X116Y434       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.543     1.218    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X116Y434       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]/C
                         clock pessimism             -0.272     0.946    
    SLICE_X116Y434       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.992    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.040ns (31.328%)  route 0.088ns (68.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.421     0.870    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X117Y438       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y438       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.910 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[10]/Q
                         net (fo=3, routed)           0.088     0.998    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[11]
    SLICE_X117Y438       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.483     1.158    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X117Y438       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[12]/C
                         clock pessimism             -0.273     0.886    
    SLICE_X117Y438       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.933    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.800%)  route 0.118ns (75.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.428     0.877    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X118Y438       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y438       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.916 r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=3, routed)           0.118     1.035    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[5]
    SLICE_X117Y438       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=195, routed)         0.483     1.158    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X117Y438       FDRE                                         r  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                         clock pessimism             -0.236     0.922    
    SLICE_X117Y438       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.969    cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y168   clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
Min Period        n/a     FDRE/C      n/a            0.550         50.000      49.450     SLICE_X123Y442  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            0.550         50.000      49.450     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]/C
Min Period        n/a     FDRE/C      n/a            0.550         50.000      49.450     SLICE_X122Y434  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.550         50.000      49.450     SLICE_X122Y437  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.550         50.000      49.450     SLICE_X121Y433  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.550         50.000      49.450     SLICE_X121Y433  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.275         25.000      24.725     SLICE_X123Y442  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         25.000      24.725     SLICE_X123Y442  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         25.000      24.725     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         25.000      24.725     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl1/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.275         25.000      24.725     SLICE_X123Y442  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         25.000      24.725     SLICE_X123Y442  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         25.000      24.725     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         25.000      24.725     SLICE_X122Y435  cordic_opt_fixpt16_struct/subsystem16bit/cordic16/cordic_opt_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]/C



