Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 12 11:56:32 2023
| Host         : DESKTOP-L3VUCB2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file audio_testbench_control_sets_placed.rpt
| Design       : audio_testbench
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   192 |
|    Minimum number of control sets                        |   192 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   413 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   192 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     1 |
| >= 16              |    97 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1579 |          508 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |              96 |           26 |
| Yes          | No                    | No                     |            2542 |          798 |
| Yes          | No                    | Yes                    |             101 |           35 |
| Yes          | Yes                   | No                     |              76 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                                                       Enable Signal                                                                       |                                   Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|  clk_100_IBUF_BUFG         | equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               | equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/base_cnt               |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter0/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | equalizer_right/filter0/U0/i_synth/g_single_rate.i_single_rate/base_cnt              |                1 |              1 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/temp_vdd_i_1_n_0                                                                                                   |                                                                                      |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               | equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/base_cnt               |                1 |              1 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t_i_1_n_0                                                                                      |                                                                                      |                1 |              1 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_0                                                                                        |                                                                                      |                1 |              1 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/temp_vbat_i_1_n_0                                                                                                  |                                                                                      |                1 |              1 |
|  clk_BUFG                  | oled_and_stuff/encoder/C0/Aout_i_1_n_0                                                                                                                    |                                                                                      |                1 |              1 |
|  clk_BUFG                  | oled_and_stuff/encoder/C0/Bout_i_1_n_0                                                                                                                    |                                                                                      |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter5/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | equalizer_right/filter5/U0/i_synth/g_single_rate.i_single_rate/base_cnt              |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               | equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/base_cnt               |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               | equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/base_cnt               |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/base_cnt              |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/base_cnt              |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter7/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               | equalizer_left/filter7/U0/i_synth/g_single_rate.i_single_rate/base_cnt               |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               | equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/base_cnt               |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               | equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/base_cnt               |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/base_cnt              |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/base_cnt              |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               | equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/base_cnt               |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/base_cnt              |                1 |              1 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter3/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | equalizer_right/filter3/U0/i_synth/g_single_rate.i_single_rate/base_cnt              |                1 |              1 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0                                                                                       |                                                                                      |                2 |              4 |
| ~clk_BUFG                  | oled_and_stuff/oled_control/Example/temp_sdata[5]_i_1_n_0                                                                                                 | oled_and_stuff/oled_control/Example/temp_sdata[7]_i_1_n_0                            |                2 |              4 |
| ~clk_BUFG                  | oled_and_stuff/oled_control/Example/temp_sdata[5]_i_1_n_0                                                                                                 |                                                                                      |                2 |              4 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left0                                                                                         |                                                                                      |                2 |              4 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/E[0]                                                                                                               | rst_IBUF                                                                             |                1 |              4 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/spi_comp/temp_sdata                                                                                                | oled_and_stuff/oled_control/Initialize/spi_comp/FSM_onehot_current_state_reg_n_0_[0] |                2 |              5 |
|  clk_BUFG                  |                                                                                                                                                           | oled_and_stuff/oled_control/Initialize/spi_comp/counter                              |                1 |              5 |
| ~clk_BUFG                  | oled_and_stuff/oled_control/Example/temp_index[3]_i_1_n_0                                                                                                 | oled_and_stuff/oled_control/Example/temp_char[4]_i_1_n_0                             |                2 |              5 |
|  clk_BUFG                  |                                                                                                                                                           | oled_and_stuff/oled_control/Example/spi_comp/counter                                 |                1 |              5 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/EncOut[4]_i_1_n_0                                                                                                               | JA_IBUF[6]                                                                           |                2 |              5 |
| ~clk_BUFG                  | oled_and_stuff/oled_control/Example/spi_comp/E[0]                                                                                                         |                                                                                      |                2 |              5 |
|  clk_100_buffered          |                                                                                                                                                           |                                                                                      |                2 |              5 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Example/spi_comp/temp_sdata                                                                                                   | oled_and_stuff/oled_control/Example/spi_comp/FSM_onehot_current_state_reg_n_0_[0]    |                1 |              5 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/g0_b0__3_n_0                                                                                                       |                                                                                      |                2 |              5 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/delay_comp/E[0]                                                                                                    | rst_IBUF                                                                             |                2 |              5 |
| ~clk_BUFG                  | oled_and_stuff/oled_control/Example/g0_b0_n_0                                                                                                             |                                                                                      |                2 |              5 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[4][4]_3[0]                                                                                                           |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[5][4]_4[0]                                                                                                           |                                                                                      |                1 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[6][2]_rep_1[0]                                                                                                       |                                                                                      |                1 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[6][3]_rep__1_1[0]                                                                                                    |                                                                                      |                3 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[6][4]_3[0]                                                                                                           |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[6][4]_4[0]                                                                                                           |                                                                                      |                4 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[7][2]_rep_1[0]                                                                                                       |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[7][4]_3[0]                                                                                                           |                                                                                      |                3 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[7][3]_rep__1_1[0]                                                                                                    |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[5][4]_3[0]                                                                                                           |                                                                                      |                1 |              6 |
| ~clk_100_IBUF_BUFG         |                                                                                                                                                           |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[2][2]_rep_1[0]                                                                                                       |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/E[0]                                                                                                                            |                                                                                      |                1 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[0][2]_rep_1[0]                                                                                                       |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[0][3]_rep__1_1[0]                                                                                                    |                                                                                      |                1 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[1][2]_rep_1[0]                                                                                                       |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[0][4]_3[0]                                                                                                           |                                                                                      |                3 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[0][4]_4[0]                                                                                                           |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[1][3]_rep__1_1[0]                                                                                                    |                                                                                      |                3 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[1][4]_2[0]                                                                                                           |                                                                                      |                4 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[2][3]_rep__1_1[0]                                                                                                    |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[1][4]_1[0]                                                                                                           |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[3][2]_rep_1[0]                                                                                                       |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[3][3]_rep__1_1[0]                                                                                                    |                                                                                      |                3 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[2][4]_3[0]                                                                                                           |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[2][4]_4[0]                                                                                                           |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[4][2]_rep_1[0]                                                                                                       |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[4][3]_rep__1_1[0]                                                                                                    |                                                                                      |                4 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[3][4]_3[0]                                                                                                           |                                                                                      |                2 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[3][4]_4[0]                                                                                                           |                                                                                      |                1 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[5][2]_rep_1[0]                                                                                                       |                                                                                      |                4 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[4][4]_4[0]                                                                                                           |                                                                                      |                3 |              6 |
| ~clk_BUFG                  | oled_and_stuff/encoder/C1/memory_reg[5][3]_rep__1_1[0]                                                                                                    |                                                                                      |                2 |              6 |
|  clk_BUFG                  |                                                                                                                                                           | oled_and_stuff/encoder/C0/eqOp                                                       |                2 |              7 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/spi_comp/shift_register                                                                                            |                                                                                      |                1 |              7 |
| ~clk_BUFG                  | oled_and_stuff/oled_control/Example/temp_index[3]_i_1_n_0                                                                                                 |                                                                                      |                2 |              7 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Example/spi_comp/shift_register                                                                                               |                                                                                      |                1 |              7 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0                                                                                    |                                                                                      |                4 |              8 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0                                                                               | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]_i_1_n_0           |                3 |              8 |
| ~clk_BUFG                  |                                                                                                                                                           |                                                                                      |                4 |              8 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/g0_b0__4_n_0                                                                                                       |                                                                                      |                1 |              8 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0                                                                                    |                                                                                      |                4 |              9 |
|  clk_BUFG                  |                                                                                                                                                           |                                                                                      |                7 |              9 |
|  clk_BUFG                  |                                                                                                                                                           | JA_IBUF[6]                                                                           |                3 |              9 |
| ~clk_BUFG                  | oled_and_stuff/oled_control/Example/g0_b0__0_n_0                                                                                                          |                                                                                      |                3 |              9 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Initialize/delay_comp/ms_counter[0]_i_2__0_n_0                                                                                | oled_and_stuff/oled_control/Initialize/delay_comp/ms_counter                         |                3 |             12 |
|  clk_BUFG                  | oled_and_stuff/oled_control/Example/delay_comp/ms_counter[0]_i_2_n_0                                                                                      | oled_and_stuff/oled_control/Example/delay_comp/ms_counter                            |                3 |             12 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/memory[3][4]_i_1_n_0                                                                                                            | JA_IBUF[6]                                                                           |                3 |             12 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/memory[5][4]_i_1_n_0                                                                                                            | JA_IBUF[6]                                                                           |                5 |             12 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/memory[7][4]_i_1_n_0                                                                                                            | JA_IBUF[6]                                                                           |                4 |             12 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/memory[6][4]_i_1_n_0                                                                                                            | JA_IBUF[6]                                                                           |                4 |             12 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/memory[4][4]_i_1_n_0                                                                                                            | JA_IBUF[6]                                                                           |                4 |             12 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/memory[2][4]_i_1_n_0                                                                                                            | JA_IBUF[6]                                                                           |                5 |             12 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/memory[0][4]_i_1_n_0                                                                                                            | JA_IBUF[6]                                                                           |                4 |             12 |
|  clk_BUFG                  | oled_and_stuff/encoder/C1/memory[1][4]_i_1_n_0                                                                                                            | JA_IBUF[6]                                                                           |                4 |             12 |
|  clk_BUFG                  |                                                                                                                                                           | rst_IBUF                                                                             |                4 |             13 |
|  i_audio/i_clocking/CLK_48 |                                                                                                                                                           |                                                                                      |               10 |             14 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0                                                                                      |                                                                                      |                6 |             16 |
|  clk_BUFG                  |                                                                                                                                                           | oled_and_stuff/oled_control/Example/delay_comp/clk_counter[0]_i_1_n_0                |                5 |             17 |
|  clk_BUFG                  |                                                                                                                                                           | oled_and_stuff/oled_control/Initialize/delay_comp/clk_counter[0]_i_1__0_n_0          |                5 |             17 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0                                                                                      |                                                                                      |                9 |             20 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               |                                                                                      |                6 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter3/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                                      |                8 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               |                                                                                      |                6 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter5/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                                      |                6 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter7/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               |                                                                                      |                6 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter0/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                                      |                6 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                               |                                                                                      |                7 |             22 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                             |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                     |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                |                                                                                      |                9 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                             |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0  |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                                      |                9 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter7/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                             |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0  |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                             |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0  |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter0/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0 |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter3/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                                      |                3 |             24 |
| ~clk_100_IBUF_BUFG         | equalizer_right/sum[26]_i_1__0_n_0                                                                                                                        |                                                                                      |                7 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter3/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0 |                                                                                      |                4 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                     |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                     |                                                                                      |                3 |             24 |
| ~clk_100_IBUF_BUFG         | equalizer_right/audio_out[23]_i_1__0_n_0                                                                                                                  |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                                      |                7 |             24 |
| ~clk_100_IBUF_BUFG         | equalizer_left/sum[26]_i_1_n_0                                                                                                                            |                                                                                      |                7 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                             |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                     |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                                      |                7 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0 |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                |                                                                                      |                7 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                                      |                3 |             24 |
| ~clk_100_IBUF_BUFG         | equalizer_left/audio_out[23]_i_1_n_0                                                                                                                      |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                     |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0 |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0  |                                                                                      |                4 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                     |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0 |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                                      |                8 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                |                                                                                      |                7 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter5/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                             |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                                      |               10 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter5/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0 |                                                                                      |                4 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0  |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0  |                                                                                      |                7 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                             |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                |                                                                                      |                7 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0  |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                             |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0 |                                                                                      |                7 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter7/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                     |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                                      |                9 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                |                                                                                      |                9 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0  |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                     |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                                      |                3 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]_0 |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         | equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                                      |                5 |             24 |
|  clk_100_IBUF_BUFG         |                                                                                                                                                           | clear                                                                                |                8 |             32 |
|  clk_100_buffered          | equalizer_left/E[0]                                                                                                                                       |                                                                                      |               15 |             48 |
|  clk_100_buffered          | i_audio/new_sample_100                                                                                                                                    |                                                                                      |               14 |             48 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_n_0                                                                                   |                                                                                      |               12 |             48 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0                                                                               |                                                                                      |               19 |             50 |
|  i_audio/i_clocking/CLK_48 | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[126]_i_1_n_0                                                                                |                                                                                      |               17 |             52 |
| ~clk_100_IBUF_BUFG         | equalizer_right/filter0/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                         |                                                                                      |              113 |            192 |
| ~clk_100_IBUF_BUFG         | equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                          |                                                                                      |              118 |            192 |
|  clk_100_IBUF_BUFG         |                                                                                                                                                           |                                                                                      |              483 |           1699 |
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+----------------+


