/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~((in_data[82] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_12z = celloutsig_1_7z | celloutsig_1_11z;
  assign celloutsig_0_20z = celloutsig_0_9z[6] | celloutsig_0_8z;
  assign celloutsig_1_4z = celloutsig_1_1z[1] | celloutsig_1_0z;
  assign celloutsig_0_10z = { _00_[15:11], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z } + { in_data[12:6], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z };
  reg [6:0] _07_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _07_ <= 7'h00;
    else _07_ <= in_data[74:68];
  assign { _01_[6], _00_[15:11], _01_[0] } = _07_;
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z } & { in_data[130], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_6z = { _00_[15:14], celloutsig_0_5z, celloutsig_0_3z } & { _00_[13:12], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_4z } == _00_[12:11];
  assign celloutsig_1_5z = { in_data[115:111], celloutsig_1_0z } === { in_data[142:141], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[148:147], celloutsig_1_2z, celloutsig_1_8z } === { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_1z[2:0], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_9z } === { celloutsig_1_10z[2:1], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_3z = { in_data[128], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } === in_data[125:115];
  assign celloutsig_1_7z = { in_data[171:156], celloutsig_1_5z } >= in_data[181:165];
  assign celloutsig_0_12z = { celloutsig_0_9z[9:3], _01_[6], _00_[15:11], _01_[0], celloutsig_0_7z } >= { celloutsig_0_6z[2:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_18z = { in_data[74:69], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_15z } >= { celloutsig_0_15z, _01_[6], _00_[15:11], _01_[0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_1_11z = celloutsig_1_6z[9:1] <= { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z } <= { _01_[6], _00_[15:11], _01_[0] };
  assign celloutsig_1_2z = { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[109:102] && in_data[172:165];
  assign celloutsig_0_11z = { celloutsig_0_10z[13], _01_[6], _00_[15:11], _01_[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z } || { celloutsig_0_6z[3:1], celloutsig_0_9z };
  assign celloutsig_0_15z = celloutsig_0_10z[6:2] || { in_data[73:72], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[69:54] < in_data[72:57];
  assign celloutsig_1_10z = celloutsig_1_6z[14:12] % { 1'h1, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = in_data[69:66] != { celloutsig_0_6z[2:0], celloutsig_0_7z };
  assign celloutsig_1_6z = - { in_data[117:112], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[147:145], celloutsig_1_3z, celloutsig_1_1z } !== { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_3z = { in_data[86:85], celloutsig_0_0z } !== { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_9z[7:5], celloutsig_0_1z, celloutsig_0_8z } !== celloutsig_0_10z[4:0];
  assign celloutsig_0_14z = { celloutsig_0_10z[12:9], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_12z } | { in_data[42:36], celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_16z } | { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_4z = | { in_data[88:85], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = in_data[48:38] << { in_data[43:42], celloutsig_0_7z, _01_[6], _00_[15:11], _01_[0], celloutsig_0_3z };
  assign celloutsig_1_19z = celloutsig_1_13z[4:1] >>> { in_data[166:165], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_26z = { celloutsig_0_9z[3:1], celloutsig_0_8z } >>> { celloutsig_0_14z[6:5], celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[125:122] ^ in_data[164:161];
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_0z) | celloutsig_0_5z);
  assign _00_[10:0] = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign _01_[5:1] = _00_[15:11];
  assign { out_data[128], out_data[99:96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
