{
  "creator": "Yosys 0.44 (git sha1 80ba43d26, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)",
  "modules": {
    "add_int12_int20_to_int20": {
      "attributes": {
        "src": "rtl/add_int12_int20_to_int20.v:4.1-16.10"
      },
      "ports": {
        "in12": {
          "direction": "input",
          "signed": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "in20": {
          "direction": "input",
          "signed": 1,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "out20": {
          "direction": "output",
          "signed": 1,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ]
        }
      },
      "cells": {
        "$add$rtl/add_int12_int20_to_int20.v:15$2": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010100",
            "Y_WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "rtl/add_int12_int20_to_int20.v:15.20-15.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 13, 13, 13, 13, 13, 13, 13, 13 ],
            "Y": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ]
          }
        }
      },
      "netnames": {
        "in12": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/add_int12_int20_to_int20.v:5.31-5.35"
          }
        },
        "in12_ext": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 13, 13, 13, 13, 13, 13, 13, 13 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/add_int12_int20_to_int20.v:9.24-9.32"
          }
        },
        "in20": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/add_int12_int20_to_int20.v:6.31-6.35"
          }
        },
        "out20": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/add_int12_int20_to_int20.v:7.31-7.36"
          }
        }
      }
    },
    "mul_int4_int8_to_int12": {
      "attributes": {
        "src": "rtl/mul_int4_int8_to_int12.v:4.1-11.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "signed": 1,
          "bits": [ 2, 3, 4, 5 ]
        },
        "b": {
          "direction": "input",
          "signed": 1,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "y": {
          "direction": "output",
          "signed": 1,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
        }
      },
      "cells": {
        "$mul$rtl/mul_int4_int8_to_int12.v:10$1": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "rtl/mul_int4_int8_to_int12.v:10.16-10.21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
            "Y": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/mul_int4_int8_to_int12.v:5.31-5.32"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/mul_int4_int8_to_int12.v:6.31-6.32"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/mul_int4_int8_to_int12.v:7.31-7.32"
          }
        }
      }
    },
    "neuron_top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "rtl/neuron_top.v:1.1-53.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clr": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "load": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "x_int4": {
          "direction": "input",
          "signed": 1,
          "bits": [ 6, 7, 8, 9 ]
        },
        "w_int8": {
          "direction": "input",
          "signed": 1,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "prod12": {
          "direction": "output",
          "signed": 1,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        "acc20": {
          "direction": "output",
          "signed": 1,
          "bits": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        }
      },
      "cells": {
        "u_acc": {
          "hide_name": 0,
          "type": "reg_int20_clr_load",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rtl/neuron_top.v:42.24-49.6"
          },
          "port_directions": {
            "clk": "input",
            "clr": "input",
            "d": "input",
            "load": "input",
            "q": "output",
            "rst_n": "input"
          },
          "connections": {
            "clk": [ 2 ],
            "clr": [ 4 ],
            "d": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "load": [ 5 ],
            "q": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
            "rst_n": [ 3 ]
          }
        },
        "u_add": {
          "hide_name": 0,
          "type": "add_int12_int20_to_int20",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rtl/neuron_top.v:33.30-37.6"
          },
          "port_directions": {
            "in12": "input",
            "in20": "input",
            "out20": "output"
          },
          "connections": {
            "in12": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
            "in20": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
            "out20": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
          }
        },
        "u_mul": {
          "hide_name": 0,
          "type": "mul_int4_int8_to_int12",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "rtl/neuron_top.v:24.28-28.6"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "y": "output"
          },
          "connections": {
            "a": [ 6, 7, 8, 9 ],
            "b": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
            "y": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ]
          }
        }
      },
      "netnames": {
        "acc20": {
          "hide_name": 0,
          "bits": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/neuron_top.v:12.31-12.36"
          }
        },
        "acc_fb": {
          "hide_name": 0,
          "bits": [ 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/neuron_top.v:18.24-18.30"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "rtl/neuron_top.v:2.31-2.34"
          }
        },
        "clr": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "rtl/neuron_top.v:5.31-5.34"
          }
        },
        "load": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "rtl/neuron_top.v:6.31-6.35"
          }
        },
        "prod12": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/neuron_top.v:11.31-11.37"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "rtl/neuron_top.v:3.31-3.36"
          }
        },
        "sum20": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/neuron_top.v:19.24-19.29"
          }
        },
        "w_int8": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/neuron_top.v:9.31-9.37"
          }
        },
        "x_int4": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/neuron_top.v:8.31-8.37"
          }
        }
      }
    },
    "reg_int20_clr_load": {
      "attributes": {
        "src": "rtl/reg_int20_clr_load.v:7.1-23.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clr": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "load": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "d": {
          "direction": "input",
          "signed": 1,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
        },
        "q": {
          "direction": "output",
          "signed": 1,
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        }
      },
      "cells": {
        "$auto$ff.cc:266:slice$11": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:15.5-22.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "EN": [ 66 ],
            "Q": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$13": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5 ],
            "Y": [ 66 ]
          }
        },
        "$procmux$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:20.18-20.22|rtl/reg_int20_clr_load.v:20.14-21.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
            "S": [ 5 ],
            "Y": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ]
          }
        },
        "$procmux$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/reg_int20_clr_load.v:18.18-18.21|rtl/reg_int20_clr_load.v:18.14-21.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4 ],
            "Y": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        }
      },
      "netnames": {
        "$0\\q[19:0]": {
          "hide_name": 1,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:15.5-22.8"
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$12": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$procmux$5_Y": {
          "hide_name": 1,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:8.31-8.34"
          }
        },
        "clr": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:10.31-10.34"
          }
        },
        "d": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:12.31-12.32"
          }
        },
        "load": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:11.31-11.35"
          }
        },
        "q": {
          "hide_name": 0,
          "bits": [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "signed": 1,
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:13.31-13.32"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "rtl/reg_int20_clr_load.v:9.31-9.36"
          }
        }
      }
    }
  }
}
