Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 30 15:27:48 2023
| Host         : insa-20142 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file ethernet_controller_methodology_drc_routed.rpt -pb ethernet_controller_methodology_drc_routed.pb -rpx ethernet_controller_methodology_drc_routed.rpx
| Design       : ethernet_controller
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 48         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RDATAI[0] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on RDATAI[1] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on RDATAI[2] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on RDATAI[3] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on RDATAI[4] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on RDATAI[5] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on RDATAI[6] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on RDATAI[7] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on RENABP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on RESETN relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on TABORTP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on TAVAILP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on TDATAI[0] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on TDATAI[1] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on TDATAI[2] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on TDATAI[3] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on TDATAI[4] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on TDATAI[5] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on TDATAI[6] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on TDATAI[7] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on TFINISHP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on RBYTEP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on RCLEANP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on RCVNGP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on RDATAO[0] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on RDATAO[1] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on RDATAO[2] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on RDATAO[3] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on RDATAO[4] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on RDATAO[5] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on RDATAO[6] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on RDATAO[7] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on RDONEP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on RSMATIP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on RSTARTP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on TDATAO[0] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on TDATAO[1] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on TDATAO[2] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on TDATAO[3] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on TDATAO[4] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on TDATAO[5] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on TDATAO[6] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on TDATAO[7] relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on TDONEP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on TREADDP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on TRNSMTP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on TSOCOLP relative to clock(s) CLK10I
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on TSTARTP relative to clock(s) CLK10I
Related violations: <none>


