<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Juan\Documents\Documentos_para_residencia\MIPS ENSAMBLADOR\MIPS ENSAMBLADOR\MIPS_7_SEG\impl\gwsynthesis\MIPS_7_SEG.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Juan\Documents\Documentos_para_residencia\MIPS ENSAMBLADOR\MIPS ENSAMBLADOR\MIPS_7_SEG\src\MIPS_7_SEG.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-UV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 26 18:27:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>539</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>539</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>22</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>20</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>disp_inst/pulso</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>disp_inst/pulso_s2/Q </td>
</tr>
<tr>
<td>3</td>
<td>disp_inst/conta[10]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>disp_inst/conta_10_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">43.409(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>disp_inst/pulso</td>
<td>50.000(MHz)</td>
<td>167.685(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>disp_inst/conta[10]</td>
<td>50.000(MHz)</td>
<td>360.081(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-50.002</td>
<td>22</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_inst/pulso</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_inst/pulso</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_inst/conta[10]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>disp_inst/conta[10]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.036</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/pcreg/q_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.022</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/pcreg/q_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.826</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/pcreg/q_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.826</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/pcreg/q_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.822</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_0_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.778</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.630</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/pcreg/q_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.230</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.491</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.448</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.442</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_2_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.430</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_1_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.407</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_2_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.406</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_0_1_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.381</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_1_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.337</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.076</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_0_0_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.033</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.074</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_2_0_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.031</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.054</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_3_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.011</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_3_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.968</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.991</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_2_1_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.686</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_3_0_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.684</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_1_1_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.684</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_1_0_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.678</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_3_1_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.635</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.342</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/pcreg/q_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.942</td>
</tr>
<tr>
<td>23</td>
<td>3.124</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_6_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.833</td>
</tr>
<tr>
<td>24</td>
<td>3.215</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.741</td>
</tr>
<tr>
<td>25</td>
<td>3.319</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.638</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.967</td>
<td>disp_inst/n101_s3/I0</td>
<td>disp_inst/pulso_s2/D</td>
<td>disp_inst/pulso:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.965</td>
<td>disp_inst/n63_s2/I1</td>
<td>disp_inst/conta_10_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>0.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.436</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_19_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.436</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_23_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.268</td>
<td>disp_inst/n62_s2/I0</td>
<td>disp_inst/conta_11_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.073</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.901</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_12_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.880</td>
<td>disp_inst/n59_s3/I0</td>
<td>disp_inst/conta_14_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.461</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.847</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_6_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.838</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_9_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.503</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.733</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_13_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.710</td>
<td>disp_inst/n58_s3/I0</td>
<td>disp_inst/conta_15_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.683</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_24_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.683</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_22_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.583</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_0_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.758</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.515</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_5_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.826</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.508</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_16_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.508</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_18_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.446</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_21_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.256</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_17_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.198</td>
<td>disp_inst/n223_s2/I0</td>
<td>disp_inst/conta_20_s0/D</td>
<td>disp_inst/conta[10]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.143</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>disp_inst/conta_2_s0/Q</td>
<td>disp_inst/conta_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>disp_inst/conta_8_s0/Q</td>
<td>disp_inst/conta_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/pcreg/q_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.715</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/pcreg/q_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>25</td>
<td>0.893</td>
<td>disp_inst/conta_4_s0/Q</td>
<td>disp_inst/conta_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>disp_inst/conta_22_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>disp_inst/conta_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>disp_inst/pulso_s2</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>disp_inst/conta_24_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>disp_inst/conta_15_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>disp_inst/conta_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>disp_inst/conta_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>18.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>18.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>18.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>19.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>20.246</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s4/I0</td>
</tr>
<tr>
<td>21.068</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s4/F</td>
</tr>
<tr>
<td>21.878</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s1/I0</td>
</tr>
<tr>
<td>22.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s1/F</td>
</tr>
<tr>
<td>23.742</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s0/I1</td>
</tr>
<tr>
<td>24.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s0/F</td>
</tr>
<tr>
<td>26.078</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>mips/dp/pcmux/pcnext_2_s/I3</td>
</tr>
<tr>
<td>27.110</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_2_s/F</td>
</tr>
<tr>
<td>27.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.252, 40.873%; route: 12.926, 57.102%; tC2Q: 0.458, 2.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>18.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>18.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>18.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>19.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>20.246</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s4/I0</td>
</tr>
<tr>
<td>21.068</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s4/F</td>
</tr>
<tr>
<td>21.878</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s1/I0</td>
</tr>
<tr>
<td>22.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s1/F</td>
</tr>
<tr>
<td>23.742</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s0/I1</td>
</tr>
<tr>
<td>24.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s0/F</td>
</tr>
<tr>
<td>26.274</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcmux/pcnext_4_s/I1</td>
</tr>
<tr>
<td>27.096</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_4_s/F</td>
</tr>
<tr>
<td>27.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.042, 39.970%; route: 13.122, 58.004%; tC2Q: 0.458, 2.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>18.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>18.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>18.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>19.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>20.246</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s4/I0</td>
</tr>
<tr>
<td>21.068</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s4/F</td>
</tr>
<tr>
<td>21.878</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s1/I0</td>
</tr>
<tr>
<td>22.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s1/F</td>
</tr>
<tr>
<td>23.742</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s0/I1</td>
</tr>
<tr>
<td>24.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s0/F</td>
</tr>
<tr>
<td>26.274</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>mips/dp/pcmux/pcnext_6_s/I2</td>
</tr>
<tr>
<td>26.900</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_6_s/F</td>
</tr>
<tr>
<td>26.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.846, 39.445%; route: 13.122, 58.511%; tC2Q: 0.458, 2.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>18.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>18.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>18.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>19.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>20.246</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s4/I0</td>
</tr>
<tr>
<td>21.068</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s4/F</td>
</tr>
<tr>
<td>21.878</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s1/I0</td>
</tr>
<tr>
<td>22.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s1/F</td>
</tr>
<tr>
<td>23.742</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s0/I1</td>
</tr>
<tr>
<td>24.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s0/F</td>
</tr>
<tr>
<td>26.274</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s/I0</td>
</tr>
<tr>
<td>26.900</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s/F</td>
</tr>
<tr>
<td>26.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.846, 39.445%; route: 13.122, 58.511%; tC2Q: 0.458, 2.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dmem/RAM_s457/I3</td>
</tr>
<tr>
<td>24.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s457/F</td>
</tr>
<tr>
<td>25.087</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>dmem/RAM_s449/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s449/F</td>
</tr>
<tr>
<td>27.252</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13</td>
<td>dmem/RAM_RAM_0_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13</td>
<td>dmem/RAM_RAM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.170, 35.868%; route: 14.150, 62.120%; tC2Q: 0.458, 2.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>18.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>18.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>18.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>19.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>20.246</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s4/I0</td>
</tr>
<tr>
<td>21.068</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s4/F</td>
</tr>
<tr>
<td>21.878</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s1/I0</td>
</tr>
<tr>
<td>22.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s1/F</td>
</tr>
<tr>
<td>23.742</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s0/I1</td>
</tr>
<tr>
<td>24.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s0/F</td>
</tr>
<tr>
<td>26.078</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_5_s/I2</td>
</tr>
<tr>
<td>26.704</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_5_s/F</td>
</tr>
<tr>
<td>26.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mips/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.846, 39.793%; route: 12.926, 58.145%; tC2Q: 0.458, 2.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dmem/RAM_s457/I3</td>
</tr>
<tr>
<td>24.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s457/F</td>
</tr>
<tr>
<td>25.087</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>dmem/RAM_s449/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s449/F</td>
</tr>
<tr>
<td>26.922</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>dmem/RAM_RAM_0_0_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>dmem/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.170, 36.396%; route: 13.820, 61.562%; tC2Q: 0.458, 2.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dmem/RAM_s457/I3</td>
</tr>
<tr>
<td>24.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s457/F</td>
</tr>
<tr>
<td>25.087</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>dmem/RAM_s451/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s451/F</td>
</tr>
<tr>
<td>26.872</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_2_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15</td>
<td>dmem/RAM_RAM_2_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15</td>
<td>dmem/RAM_RAM_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.170, 36.477%; route: 13.770, 61.477%; tC2Q: 0.458, 2.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dmem/RAM_s456/I3</td>
</tr>
<tr>
<td>24.684</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s456/F</td>
</tr>
<tr>
<td>24.695</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>dmem/RAM_s450/I3</td>
</tr>
<tr>
<td>25.320</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s450/F</td>
</tr>
<tr>
<td>26.860</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_1_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>dmem/RAM_RAM_1_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>dmem/RAM_RAM_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 36.585%; route: 13.738, 61.368%; tC2Q: 0.458, 2.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_2_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dmem/RAM_s457/I3</td>
</tr>
<tr>
<td>24.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s457/F</td>
</tr>
<tr>
<td>25.087</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>dmem/RAM_s451/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s451/F</td>
</tr>
<tr>
<td>26.837</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_2_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14</td>
<td>dmem/RAM_RAM_2_0_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14</td>
<td>dmem/RAM_RAM_2_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.170, 36.534%; route: 13.735, 61.417%; tC2Q: 0.458, 2.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dmem/RAM_s457/I3</td>
</tr>
<tr>
<td>24.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s457/F</td>
</tr>
<tr>
<td>25.087</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>dmem/RAM_s449/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s449/F</td>
</tr>
<tr>
<td>26.837</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_0_1_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>dmem/RAM_RAM_0_1_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>dmem/RAM_RAM_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.170, 36.534%; route: 13.735, 61.416%; tC2Q: 0.458, 2.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dmem/RAM_s456/I3</td>
</tr>
<tr>
<td>24.684</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s456/F</td>
</tr>
<tr>
<td>24.695</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>dmem/RAM_s450/I3</td>
</tr>
<tr>
<td>25.320</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s450/F</td>
</tr>
<tr>
<td>26.811</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td>dmem/RAM_RAM_1_0_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13</td>
<td>dmem/RAM_RAM_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 36.666%; route: 13.689, 61.282%; tC2Q: 0.458, 2.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dmem/RAM_s457/I3</td>
</tr>
<tr>
<td>24.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s457/F</td>
</tr>
<tr>
<td>25.087</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>dmem/RAM_s449/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s449/F</td>
</tr>
<tr>
<td>26.506</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_0_0_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td>dmem/RAM_RAM_0_0_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16</td>
<td>dmem/RAM_RAM_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.170, 37.082%; route: 13.404, 60.838%; tC2Q: 0.458, 2.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dmem/RAM_s457/I3</td>
</tr>
<tr>
<td>24.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s457/F</td>
</tr>
<tr>
<td>25.087</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>dmem/RAM_s451/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s451/F</td>
</tr>
<tr>
<td>26.504</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_2_0_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>dmem/RAM_RAM_2_0_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>dmem/RAM_RAM_2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.170, 37.085%; route: 13.402, 60.834%; tC2Q: 0.458, 2.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dmem/RAM_s456/I3</td>
</tr>
<tr>
<td>24.684</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s456/F</td>
</tr>
<tr>
<td>24.695</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>dmem/RAM_s452/I3</td>
</tr>
<tr>
<td>25.320</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s452/F</td>
</tr>
<tr>
<td>26.484</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_3_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>dmem/RAM_RAM_3_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>dmem/RAM_RAM_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 37.210%; route: 13.362, 60.707%; tC2Q: 0.458, 2.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_3_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dmem/RAM_s456/I3</td>
</tr>
<tr>
<td>24.684</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s456/F</td>
</tr>
<tr>
<td>24.695</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>dmem/RAM_s452/I3</td>
</tr>
<tr>
<td>25.320</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s452/F</td>
</tr>
<tr>
<td>26.441</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_3_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15</td>
<td>dmem/RAM_RAM_3_0_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15</td>
<td>dmem/RAM_RAM_3_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 37.283%; route: 13.319, 60.631%; tC2Q: 0.458, 2.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dmem/RAM_s457/I3</td>
</tr>
<tr>
<td>24.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s457/F</td>
</tr>
<tr>
<td>25.087</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>dmem/RAM_s451/I3</td>
</tr>
<tr>
<td>25.712</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s451/F</td>
</tr>
<tr>
<td>26.422</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_2_1_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td>dmem/RAM_RAM_2_1_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18</td>
<td>dmem/RAM_RAM_2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.170, 37.225%; route: 13.320, 60.687%; tC2Q: 0.458, 2.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dmem/RAM_s456/I3</td>
</tr>
<tr>
<td>24.684</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s456/F</td>
</tr>
<tr>
<td>24.695</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>dmem/RAM_s452/I3</td>
</tr>
<tr>
<td>25.320</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s452/F</td>
</tr>
<tr>
<td>26.117</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_3_0_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>dmem/RAM_RAM_3_0_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>dmem/RAM_RAM_3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 37.842%; route: 12.994, 60.040%; tC2Q: 0.458, 2.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dmem/RAM_s456/I3</td>
</tr>
<tr>
<td>24.684</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s456/F</td>
</tr>
<tr>
<td>24.695</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>dmem/RAM_s450/I3</td>
</tr>
<tr>
<td>25.320</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s450/F</td>
</tr>
<tr>
<td>26.115</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_1_1_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>dmem/RAM_RAM_1_1_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>dmem/RAM_RAM_1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 37.846%; route: 12.992, 60.036%; tC2Q: 0.458, 2.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dmem/RAM_s456/I3</td>
</tr>
<tr>
<td>24.684</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s456/F</td>
</tr>
<tr>
<td>24.695</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>dmem/RAM_s450/I3</td>
</tr>
<tr>
<td>25.320</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s450/F</td>
</tr>
<tr>
<td>26.115</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_1_0_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>dmem/RAM_RAM_1_0_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>dmem/RAM_RAM_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 37.846%; route: 12.992, 60.036%; tC2Q: 0.458, 2.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>18.406</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/SUM</td>
</tr>
<tr>
<td>19.881</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s9/I0</td>
</tr>
<tr>
<td>20.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s9/F</td>
</tr>
<tr>
<td>21.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>mips/dp/pcmux/pcnext_7_s2/I3</td>
</tr>
<tr>
<td>22.393</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s2/F</td>
</tr>
<tr>
<td>23.862</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dmem/RAM_s456/I3</td>
</tr>
<tr>
<td>24.684</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s456/F</td>
</tr>
<tr>
<td>24.695</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>dmem/RAM_s452/I3</td>
</tr>
<tr>
<td>25.320</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s452/F</td>
</tr>
<tr>
<td>26.109</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_3_1_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>dmem/RAM_RAM_3_1_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>dmem/RAM_RAM_3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.190, 37.856%; route: 12.986, 60.025%; tC2Q: 0.458, 2.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>18.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>18.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>18.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>19.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>20.246</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s4/I0</td>
</tr>
<tr>
<td>21.068</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s4/F</td>
</tr>
<tr>
<td>21.878</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>mips/dp/pcmux/pcnext_7_s1/I0</td>
</tr>
<tr>
<td>22.910</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s1/F</td>
</tr>
<tr>
<td>23.742</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mips/dp/pcmux/pcnext_7_s0/I1</td>
</tr>
<tr>
<td>24.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_7_s0/F</td>
</tr>
<tr>
<td>24.790</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mips/dp/pcmux/pcnext_3_s0/I3</td>
</tr>
<tr>
<td>25.416</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_3_s0/F</td>
</tr>
<tr>
<td>25.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mips/dp/pcreg/q_3_s0/CLK</td>
</tr>
<tr>
<td>24.074</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mips/dp/pcreg/q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.846, 42.241%; route: 11.638, 55.571%; tC2Q: 0.458, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.862</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/SUM</td>
</tr>
<tr>
<td>21.307</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_6_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33</td>
<td>mips/dp/rf/rf_rf_1_6_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33</td>
<td>mips/dp/rf/rf_rf_1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.106, 30.335%; route: 11.268, 66.942%; tC2Q: 0.458, 2.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>18.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>18.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>18.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>19.090</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>21.215</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25</td>
<td>mips/dp/rf/rf_rf_1_7_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.334, 31.862%; route: 10.949, 65.400%; tC2Q: 0.458, 2.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>6.429</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mips/dp/wrmux/writereg_1_s2/I0</td>
</tr>
<tr>
<td>7.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_1_s2/F</td>
</tr>
<tr>
<td>9.200</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>imem/instr_0_s1824/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">imem/instr_0_s1824/F</td>
</tr>
<tr>
<td>12.178</td>
<td>2.157</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C33</td>
<td>mips/dp/rf/rf_rf_1_2_s/RAD[1]</td>
</tr>
<tr>
<td>12.438</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_1_2_s/DO[1]</td>
</tr>
<tr>
<td>14.370</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>mips/dp/rf/srca_9_s/I1</td>
</tr>
<tr>
<td>14.996</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_9_s/F</td>
</tr>
<tr>
<td>16.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[1][B]</td>
<td>mips/dp/alu/S_9_s/I0</td>
</tr>
<tr>
<td>17.330</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>17.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][A]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>17.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>17.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[2][B]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>17.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>17.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>17.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>17.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.558</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>17.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>17.615</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>17.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.729</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.786</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.843</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.957</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>18.014</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>18.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>18.071</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>18.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>18.128</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>18.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>18.185</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>18.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][B]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>18.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][A]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>18.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>18.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>18.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>18.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.976</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/SUM</td>
</tr>
<tr>
<td>21.111</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32</td>
<td>mips/dp/rf/rf_rf_1_7_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32</td>
<td>mips/dp/rf/rf_rf_1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.220, 31.376%; route: 10.959, 65.869%; tC2Q: 0.458, 2.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n101_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/pulso_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/pulso:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/pulso</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R14C11[0][A]</td>
<td>disp_inst/pulso_s2/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">disp_inst/n101_s3/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n101_s3/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">disp_inst/pulso_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>disp_inst/pulso_s2/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/pulso_s2</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>disp_inst/pulso_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.004</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n63_s2/I1</td>
</tr>
<tr>
<td>0.376</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n63_s2/F</td>
</tr>
<tr>
<td>0.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_10_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.057%; route: 0.000, 0.000%; tC2Q: 0.004, 0.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>1.533</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>disp_inst/n54_s2/I2</td>
</tr>
<tr>
<td>1.905</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n54_s2/F</td>
</tr>
<tr>
<td>1.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>disp_inst/conta_19_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_19_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>disp_inst/conta_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.313, 68.932%; route: 0.283, 14.846%; tC2Q: 0.309, 16.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>1.533</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>disp_inst/n50_s2/I2</td>
</tr>
<tr>
<td>1.905</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">disp_inst/n50_s2/F</td>
</tr>
<tr>
<td>1.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>disp_inst/conta_23_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_23_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>disp_inst/conta_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.313, 68.932%; route: 0.283, 14.846%; tC2Q: 0.309, 16.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n62_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">disp_inst/n62_s2/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">disp_inst/n62_s2/F</td>
</tr>
<tr>
<td>2.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>disp_inst/conta_11_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_11_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>disp_inst/conta_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 35.023%; route: 0.000, 0.000%; tC2Q: 1.347, 64.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>2.068</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>disp_inst/n61_s2/I2</td>
</tr>
<tr>
<td>2.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td style=" background: #97FFFF;">disp_inst/n61_s2/F</td>
</tr>
<tr>
<td>2.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>disp_inst/conta_12_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_12_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>disp_inst/conta_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.313, 53.816%; route: 0.818, 33.519%; tC2Q: 0.309, 12.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n59_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td style=" font-weight:bold;">disp_inst/n59_s3/I0</td>
</tr>
<tr>
<td>1.903</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">disp_inst/n59_s3/F</td>
</tr>
<tr>
<td>1.905</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>disp_inst/n59_s2/I1</td>
</tr>
<tr>
<td>2.461</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">disp_inst/n59_s2/F</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>disp_inst/conta_14_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_14_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>disp_inst/conta_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 45.194%; route: 0.002, 0.064%; tC2Q: 1.347, 54.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.507</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>1.770</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>disp_inst/n67_s2/I2</td>
</tr>
<tr>
<td>2.494</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n67_s2/F</td>
</tr>
<tr>
<td>2.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>disp_inst/conta_6_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_6_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>disp_inst/conta_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 66.234%; route: 0.533, 21.377%; tC2Q: 0.309, 12.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.507</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>1.777</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>disp_inst/n64_s2/I2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n64_s2/F</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>disp_inst/conta_9_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_9_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>disp_inst/conta_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.654, 66.076%; route: 0.540, 21.580%; tC2Q: 0.309, 12.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>2.052</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>disp_inst/n60_s2/I0</td>
</tr>
<tr>
<td>2.608</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">disp_inst/n60_s2/F</td>
</tr>
<tr>
<td>2.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>disp_inst/conta_13_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_13_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>disp_inst/conta_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.497, 57.408%; route: 0.802, 30.743%; tC2Q: 0.309, 11.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n58_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td style=" font-weight:bold;">disp_inst/n58_s3/I0</td>
</tr>
<tr>
<td>1.903</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">disp_inst/n58_s3/F</td>
</tr>
<tr>
<td>1.905</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>disp_inst/n58_s2/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">disp_inst/n58_s2/F</td>
</tr>
<tr>
<td>2.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>disp_inst/conta_15_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_15_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>disp_inst/conta_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 48.735%; route: 0.002, 0.060%; tC2Q: 1.347, 51.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>disp_inst/n51_s3/I0</td>
</tr>
<tr>
<td>2.043</td>
<td>0.602</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C12[2][B]</td>
<td style=" background: #97FFFF;">disp_inst/n51_s3/F</td>
</tr>
<tr>
<td>2.286</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>disp_inst/n49_s2/I2</td>
</tr>
<tr>
<td>2.658</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">disp_inst/n49_s2/F</td>
</tr>
<tr>
<td>2.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>disp_inst/conta_24_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_24_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>disp_inst/conta_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 57.554%; route: 0.819, 30.822%; tC2Q: 0.309, 11.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>disp_inst/n51_s3/I0</td>
</tr>
<tr>
<td>2.043</td>
<td>0.602</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C12[2][B]</td>
<td style=" background: #97FFFF;">disp_inst/n51_s3/F</td>
</tr>
<tr>
<td>2.286</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>disp_inst/n51_s2/I1</td>
</tr>
<tr>
<td>2.658</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">disp_inst/n51_s2/F</td>
</tr>
<tr>
<td>2.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>disp_inst/conta_22_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_22_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>disp_inst/conta_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 57.554%; route: 0.819, 30.822%; tC2Q: 0.309, 11.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>disp_inst/n73_s2/I1</td>
</tr>
<tr>
<td>2.758</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n73_s2/F</td>
</tr>
<tr>
<td>2.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>disp_inst/conta_0_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_0_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>disp_inst/conta_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.667, 60.448%; route: 0.782, 28.347%; tC2Q: 0.309, 11.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>2.102</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>disp_inst/n68_s4/I0</td>
</tr>
<tr>
<td>2.826</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">disp_inst/n68_s4/F</td>
</tr>
<tr>
<td>2.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>disp_inst/conta_5_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_5_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>disp_inst/conta_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 58.917%; route: 0.852, 30.148%; tC2Q: 0.309, 10.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>2.109</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>disp_inst/n57_s2/I0</td>
</tr>
<tr>
<td>2.833</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" background: #97FFFF;">disp_inst/n57_s2/F</td>
</tr>
<tr>
<td>2.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" font-weight:bold;">disp_inst/conta_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>disp_inst/conta_16_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_16_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>disp_inst/conta_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 58.761%; route: 0.859, 30.333%; tC2Q: 0.309, 10.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>disp_inst/n223_s1/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s1/F</td>
</tr>
<tr>
<td>2.109</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>disp_inst/n55_s2/I0</td>
</tr>
<tr>
<td>2.833</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" background: #97FFFF;">disp_inst/n55_s2/F</td>
</tr>
<tr>
<td>2.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>disp_inst/conta_18_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_18_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>disp_inst/conta_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 58.761%; route: 0.859, 30.333%; tC2Q: 0.309, 10.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>disp_inst/n55_s3/I2</td>
</tr>
<tr>
<td>2.165</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">disp_inst/n55_s3/F</td>
</tr>
<tr>
<td>2.171</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>disp_inst/n52_s2/I0</td>
</tr>
<tr>
<td>2.895</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n52_s2/F</td>
</tr>
<tr>
<td>2.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>disp_inst/conta_21_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_21_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>disp_inst/conta_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.004, 69.225%; route: 0.582, 20.101%; tC2Q: 0.309, 10.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.704</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>disp_inst/n57_s4/I0</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">disp_inst/n57_s4/F</td>
</tr>
<tr>
<td>2.529</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>disp_inst/n56_s2/I1</td>
</tr>
<tr>
<td>3.085</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n56_s2/F</td>
</tr>
<tr>
<td>3.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>disp_inst/conta_17_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_17_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>disp_inst/conta_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.668, 54.061%; route: 1.108, 35.924%; tC2Q: 0.309, 10.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/n223_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>disp_inst/conta[10]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta[10]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td>disp_inst/conta_10_s0/Q</td>
</tr>
<tr>
<td>0.309</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/n223_s2/I0</td>
</tr>
<tr>
<td>0.865</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n223_s2/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>disp_inst/n55_s3/I2</td>
</tr>
<tr>
<td>2.172</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">disp_inst/n55_s3/F</td>
</tr>
<tr>
<td>2.417</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>disp_inst/n53_s2/I2</td>
</tr>
<tr>
<td>3.143</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n53_s2/F</td>
</tr>
<tr>
<td>3.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>disp_inst/conta_20_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>disp_inst/conta_20_s0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>disp_inst/conta_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 64.045%; route: 0.821, 26.124%; tC2Q: 0.309, 9.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/conta_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>disp_inst/conta_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>disp_inst/n71_s2/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">disp_inst/n71_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>disp_inst/conta_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>disp_inst/conta_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/conta_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>disp_inst/conta_8_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_8_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>disp_inst/n65_s2/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">disp_inst/n65_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>disp_inst/conta_8_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>disp_inst/conta_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>3.651</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcmux/pcnext_4_s/I0</td>
</tr>
<tr>
<td>4.023</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_4_s/F</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.654</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>mips/dp/pcmux/pcnext_2_s/I1</td>
</tr>
<tr>
<td>4.026</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_2_s/F</td>
</tr>
<tr>
<td>4.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_inst/conta_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>disp_inst/conta_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>disp_inst/conta_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_4_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>disp_inst/n69_s2/I0</td>
</tr>
<tr>
<td>4.204</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">disp_inst/n69_s2/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">disp_inst/conta_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>disp_inst/conta_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>disp_inst/conta_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_inst/conta_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>disp_inst/conta_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_inst/conta_22_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_inst/conta_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>disp_inst/conta_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_inst/conta_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_inst/pulso_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>disp_inst/pulso_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_inst/pulso_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_inst/conta_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>disp_inst/conta_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_inst/conta_24_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_inst/conta_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>disp_inst/conta_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_inst/conta_15_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_inst/conta_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>disp_inst/conta_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_inst/conta_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_inst/conta_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>disp_inst/conta_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>disp_inst/conta_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>80</td>
<td>clk_d</td>
<td>-3.036</td>
<td>0.262</td>
</tr>
<tr>
<td>50</td>
<td>writereg[2]</td>
<td>-3.013</td>
<td>2.356</td>
</tr>
<tr>
<td>49</td>
<td>writereg[1]</td>
<td>-2.326</td>
<td>2.340</td>
</tr>
<tr>
<td>48</td>
<td>writereg_0[0]</td>
<td>-2.812</td>
<td>2.180</td>
</tr>
<tr>
<td>48</td>
<td>writereg_0[3]</td>
<td>-1.507</td>
<td>2.649</td>
</tr>
<tr>
<td>40</td>
<td>writereg[4]</td>
<td>-2.326</td>
<td>2.007</td>
</tr>
<tr>
<td>34</td>
<td>alucontrol[2]</td>
<td>-0.317</td>
<td>2.450</td>
</tr>
<tr>
<td>32</td>
<td>instr[0]</td>
<td>-0.484</td>
<td>1.382</td>
</tr>
<tr>
<td>32</td>
<td>srca_0_6</td>
<td>-1.741</td>
<td>1.556</td>
</tr>
<tr>
<td>31</td>
<td>pc[3]</td>
<td>-2.812</td>
<td>2.289</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C13</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C12</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C27</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C28</td>
<td>73.61%</td>
</tr>
<tr>
<td>R12C11</td>
<td>69.44%</td>
</tr>
<tr>
<td>R12C13</td>
<td>69.44%</td>
</tr>
<tr>
<td>R11C28</td>
<td>65.28%</td>
</tr>
<tr>
<td>R13C13</td>
<td>63.89%</td>
</tr>
<tr>
<td>R11C26</td>
<td>63.89%</td>
</tr>
<tr>
<td>R11C25</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
