{"P. S. Tseng": [0, ["Architecture and Compiler Tradeoffs for a Long Instruction Word Microprocessor", ["Robert Cohn", "Thomas R. Gross", "Monica S. Lam", "P. S. Tseng"], "https://doi.org/10.1145/70082.68183", "asplos", 1989]], "Sriram Vajapeyam": [0, ["Tradeoffs in Instruction Format Design for Horizontal Architectures", ["Gurindar S. Sohi", "Sriram Vajapeyam"], "https://doi.org/10.1145/70082.68184", "asplos", 1989]], "Joseph P. Bratt": [0, ["Overlapped Loop Support in the Cydra 5", ["James C. Dehnert", "Peter Y.-T. Hsu", "Joseph P. Bratt"], "https://doi.org/10.1145/70082.68185", "asplos", 1989]], "G. D. P. Dueck": [0, ["Architectural Support for Synchronous Task Communication", ["Forbes J. Burkowski", "Gordon V. Cormack", "G. D. P. Dueck"], "https://doi.org/10.1145/70082.68186", "asplos", 1989]], "Rajiv Gupta": [0, ["The Fuzzy Barrier: A Mechanism for High Speed Synchronization of Processors", ["Rajiv Gupta"], "https://doi.org/10.1145/70082.68187", "asplos", 1989]], "Philip J. Woest": [0, ["Efficent Synchronization Primitives for Large-Scale Cache-Coherent Multiprocessors", ["James R. Goodman", "Mary K. Vernon", "Philip J. Woest"], "https://doi.org/10.1145/70082.68188", "asplos", 1989]], "Thomas J. LeBlanc": [0, ["A Software Instruction Counter", ["John M. Mellor-Crummey", "Thomas J. LeBlanc"], "https://doi.org/10.1145/70082.68189", "asplos", 1989]], "Greg Schaffer": [0, ["Efficient Debugging Primitives for Multiprocessors", ["Ziya Aral", "Ilya Gertner", "Greg Schaffer"], "https://doi.org/10.1145/70082.68190", "asplos", 1989]], "Mark E. Staknis": [0, ["Sheaved Memory: Architectural Support for State Saving and Restoration in Paged Systems", ["Mark E. Staknis"], "https://doi.org/10.1145/70082.68191", "asplos", 1989]], "Mark A. Holliday": [0, ["Reference History, Page Size, and Migration Daemons in Local/Remote Architectures", ["Mark A. Holliday"], "https://doi.org/10.1145/70082.68192", "asplos", 1989]], "Robert V. Baron": [0, ["Translation Lookaside Buffer Consistency: A Software Approach", ["David L. Black", "Richard F. Rashid", "David B. Golub", "Charles R. Hill", "Robert V. Baron"], "https://doi.org/10.1145/70082.68193", "asplos", 1989]], "David A. Patterson": [0, ["Failure Correction Techniques for Large Disk Arrays", ["Garth A. Gibson", "Lisa Hellerstein", "Richard M. Karp", "Randy H. Katz", "David A. Patterson"], "https://doi.org/10.1145/70082.68194", "asplos", 1989]], "David W. Wall": [0, ["A Unified Vector/Scalar Floating-Point Architecture", ["Norman P. Jouppi", "Jonathan Bertoni", "David W. Wall"], "https://doi.org/10.1145/70082.68195", "asplos", 1989], ["Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines", ["Norman P. Jouppi", "David W. Wall"], "https://doi.org/10.1145/70082.68207", "asplos", 1989]], "Hans Mulder": [0, ["Data Buffering: Run-Time Versus Compile-Time Support", ["Hans Mulder"], "https://doi.org/10.1145/70082.68196", "asplos", 1989]], "Richard E. Zimmerman": [0, ["An Analysis of 8086 Instruction Set Usage in MS DOS Programs", ["Thomas L. Adams", "Richard E. Zimmerman"], "https://doi.org/10.1145/70082.68197", "asplos", 1989]], "Joachim Roos": [0, ["A Real-Time Support Processor for Ada Tasking", ["Joachim Roos"], "https://doi.org/10.1145/70082.68198", "asplos", 1989]], "Uwe F. Pleban": [0, ["The Run-Time Environment for Screme, A Scheme Implementation on the 88000", ["Steven R. Vegdahl", "Uwe F. Pleban"], "https://doi.org/10.1145/70082.68199", "asplos", 1989]], "Scott McFarling": [0, ["Program Optimization for Instruction Caches", ["Scott McFarling"], "https://doi.org/10.1145/70082.68200", "asplos", 1989]], "Paul A. Karger": [0, ["Using Registers to Optimize Cross-Domain Call Performance", ["Paul A. Karger"], "https://doi.org/10.1145/70082.68201", "asplos", 1989]], "Peter Steenkiste": [0, ["The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers", ["Emmanuel A. Arnould", "Francois J. Bitz", "Eric C. Cooper", "H. T. Kung", "Robert D. Sansom", "Peter Steenkiste"], "https://doi.org/10.1145/70082.68202", "asplos", 1989]], "T. J. Reynolds": [0, ["A Message Driven Or-Parallel Machine", ["Sergio A. Delgado-Rannauro", "T. J. Reynolds"], "https://doi.org/10.1145/70082.68203", "asplos", 1989]], "Anant Agarwal": [0, ["Evaluating the Performance of Software Cache Coherence", ["Susan S. Owicki", "Anant Agarwal"], "https://doi.org/10.1145/70082.68204", "asplos", 1989]], "Anoop Gupta": [0, ["Analysis of Cache Invalidation Patterns in Multiprocessors", ["Wolf-Dietrich Weber", "Anoop Gupta"], "https://doi.org/10.1145/70082.68205", "asplos", 1989]], "Randy H. Katz": [0, ["The Effect of Sharing on the Cache and Bus Performance of Parallel Programs", ["Susan J. Eggers", "Randy H. Katz"], "https://doi.org/10.1145/70082.68206", "asplos", 1989]], "William J. Dally": [0, ["Micro-Optimization of Floating Point Operations", ["William J. Dally"], "https://doi.org/10.1145/70082.68208", "asplos", 1989]], "Mark Horowitz": [0, ["Limits on Multiple Instruction Issue", ["Michael D. Smith", "Mike Johnson", "Mark Horowitz"], "https://doi.org/10.1145/70082.68209", "asplos", 1989]]}