#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 10 16:08:31 2024
# Process ID: 11864
# Current directory: D:/Vivado_Labs/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25752 D:\Vivado_Labs\VGA\VGA.xpr
# Log file: D:/Vivado_Labs/VGA/vivado.log
# Journal file: D:/Vivado_Labs/VGA\vivado.jou
# Running On: Lee, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/VGA/VGA.xpr
update_compile_order -fileset sources_1
add_files -norecurse {D:/Vivado_Labs/VGA/font_8x16.mem D:/Vivado_Labs/VGA/vga_debugger.mem}
export_ip_user_files -of_objects  [get_files D:/font_8x16.mem] -no_script -reset -force -quiet
remove_files  D:/font_8x16.mem
export_ip_user_files -of_objects  [get_files D:/vga_debugger.mem] -no_script -reset -force -quiet
remove_files  D:/vga_debugger.mem
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
synth_design -top VGA -part xc7a100tcsg324-1 -lint 
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
ipx::package_project -root_dir {D:/Vivado_Labs/IPs/VGA with regs} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core {d:/Vivado_Labs/IPs/VGA with regs/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {D:/Vivado_Labs/IPs/VGA\ with\ regs} {d:/Vivado_Labs/IPs/VGA with regs/component.xml}
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {{d:/Vivado_Labs/IPs/VGA with regs}} [current_project]
update_ip_catalog
export_ip_user_files -of_objects  [get_files {{d:/Vivado_Labs/IPs/VGA with regs/component.xml}}] -no_script -reset -force -quiet
remove_files  {{d:/Vivado_Labs/IPs/VGA with regs/component.xml}}
ipx::package_project -root_dir {D:/Vivado_Labs/IPs/VGA with regs} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core {d:/Vivado_Labs/IPs/VGA with regs/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {D:/Vivado_Labs/IPs/VGA\ with\ regs} {d:/Vivado_Labs/IPs/VGA with regs/component.xml}
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {d:/Vivado_Labs/IPs/VGA with regs}
