[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/luoyanl2/ece527_taskpar/fpga_kernels
misc=BinaryName=ced_kernels.link

[connectivity]
nk=gau:1:gau_1
nk=sobel:1:sobel_1
nk=nms:1:nms_1
nk=hyst:1:hyst_1

[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

