
;; Function HAL_FLASH_Program (HAL_FLASH_Program, funcdef_no=329, decl_uid=8857, cgraph_uid=333, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 35 n_edges 50 count 45 (  1.3)


HAL_FLASH_Program

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,2u} r2={5d,3u} r3={5d,1u} r7={1d,34u} r12={8d} r13={1d,38u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={23d,19u} r101={4d} r102={1d,34u} r103={1d,33u} r104={4d} r105={4d} r106={4d} r116={1d,1u} r118={1d,1u} r119={3d,8u} r120={2d,5u} r121={1d,1u} r122={1d,1u} r130={1d,1u} r131={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r142={1d,1u} r144={1d,1u,1e} r145={1d,1u} r146={1d,1u} r148={2d,8u} r149={1d,1u} r151={1d,2u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,5u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r169={1d,1u} r171={1d,1u} r175={1d,1u} r176={7d,3u} r177={1d,3u} r178={1d,6u} r181={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,5u} r187={1d,1u} r189={1d,1u} r194={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r206={1d,1u} r207={1d,2u} r209={1d,4u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,5u} r224={1d,1u} r226={1d,1u} r231={1d,2u} r233={1d,1u} r234={1d,2u} r235={1d,1u} r238={1d,1u} r241={1d,8u} r242={1d,2u} r245={2d,2u} r246={1d,8u} 
;;    total ref usage 747{445d,300u,2e} in 326{322 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,15] 3[16,20] 7[21,21] 12[22,29] 13[30,30] 14[31,35] 15[36,39] 16[40,44] 17[45,49] 18[50,54] 19[55,59] 20[60,64] 21[65,69] 22[70,74] 23[75,79] 24[80,84] 25[85,89] 26[90,94] 27[95,99] 28[100,104] 29[105,109] 30[110,114] 31[115,119] 48[120,123] 49[124,127] 50[128,131] 51[132,135] 52[136,139] 53[140,143] 54[144,147] 55[148,151] 56[152,155] 57[156,159] 58[160,163] 59[164,167] 60[168,171] 61[172,175] 62[176,179] 63[180,183] 64[184,187] 65[188,191] 66[192,195] 67[196,199] 68[200,203] 69[204,207] 70[208,211] 71[212,215] 72[216,219] 73[220,223] 74[224,227] 75[228,231] 76[232,235] 77[236,239] 78[240,243] 79[244,247] 80[248,251] 81[252,255] 82[256,259] 83[260,263] 84[264,267] 85[268,271] 86[272,275] 87[276,279] 88[280,283] 89[284,287] 90[288,291] 91[292,295] 92[296,299] 93[300,303] 94[304,307] 95[308,311] 96[312,315] 97[316,319] 98[320,323] 99[324,327] 100[328,350] 101[351,354] 102[355,355] 103[356,356] 104[357,360] 105[361,364] 106[365,368] 116[369,369] 118[370,370] 119[371,373] 120[374,375] 121[376,376] 122[377,377] 130[378,378] 131[379,379] 138[380,380] 139[381,381] 140[382,382] 142[383,383] 144[384,384] 145[385,385] 146[386,386] 148[387,388] 149[389,389] 151[390,390] 152[391,391] 154[392,392] 156[393,393] 157[394,394] 158[395,395] 159[396,396] 161[397,397] 169[398,398] 171[399,399] 175[400,400] 176[401,407] 177[408,408] 178[409,409] 181[410,410] 183[411,411] 185[412,412] 186[413,413] 187[414,414] 189[415,415] 194[416,416] 196[417,417] 198[418,418] 199[419,419] 206[420,420] 207[421,421] 209[422,422] 210[423,423] 211[424,424] 213[425,425] 214[426,426] 215[427,427] 217[428,428] 218[429,429] 220[430,430] 222[431,431] 223[432,432] 224[433,433] 226[434,434] 231[435,435] 233[436,436] 234[437,437] 235[438,438] 238[439,439] 241[440,440] 242[441,441] 245[442,443] 246[444,444] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(7){ }d30(13){ }d35(14){ }d44(16){ }d49(17){ }d54(18){ }d59(19){ }d64(20){ }d69(21){ }d74(22){ }d79(23){ }d84(24){ }d89(25){ }d94(26){ }d99(27){ }d104(28){ }d109(29){ }d114(30){ }d119(31){ }d355(102){ }d356(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[5],1[10],2[15],3[20],7[21],13[30],14[35],16[44],17[49],18[54],19[59],20[64],21[69],22[74],23[79],24[84],25[89],26[94],27[99],28[104],29[109],30[114],31[119],102[355],103[356]
;; rd  kill	(110) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14,15],3[16,17,18,19,20],7[21],13[30],14[31,32,33,34,35],16[40,41,42,43,44],17[45,46,47,48,49],18[50,51,52,53,54],19[55,56,57,58,59],20[60,61,62,63,64],21[65,66,67,68,69],22[70,71,72,73,74],23[75,76,77,78,79],24[80,81,82,83,84],25[85,86,87,88,89],26[90,91,92,93,94],27[95,96,97,98,99],28[100,101,102,103,104],29[105,106,107,108,109],30[110,111,112,113,114],31[115,116,117,118,119],102[355],103[356]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[5],1[10],2[15],3[20],7[21],13[30],102[355],103[356]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 33 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d21(bb 0 insn -1) }u1(13){ d30(bb 0 insn -1) }u2(102){ d355(bb 0 insn -1) }u3(103){ d356(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 177 178 181 241 242 246
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 177 178 181 241 242 246
;; live  kill	
;; rd  in  	(8) 0[5],1[10],2[15],3[20],7[21],13[30],102[355],103[356]
;; rd  gen 	(7) 100[350],177[408],178[409],181[410],241[440],242[441],246[444]
;; rd  kill	(29) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],177[408],178[409],181[410],241[440],242[441],246[444]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177 178 241 242 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177 178 241 242 246
;; rd  out 	(9) 7[21],13[30],102[355],103[356],177[408],178[409],241[440],242[441],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d21(bb 0 insn -1) }u15(13){ d30(bb 0 insn -1) }u16(102){ d355(bb 0 insn -1) }u17(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177 178 241 242 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 139 183 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177 178 241 242 246
;; live  gen 	 0 [r0] 139 183 186
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[21],13[30],102[355],103[356],177[408],178[409],241[440],242[441],246[444]
;; rd  gen 	(4) 0[4],139[381],183[411],186[413]
;; rd  kill	(14) 0[0,1,2,3,4,5],14[31,32,33,34,35],139[381],183[411],186[413]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],139[381],177[408],178[409],186[413],241[440],242[441],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 5 )->[4]->( 31 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ d21(bb 0 insn -1) }u24(13){ d30(bb 0 insn -1) }u25(102){ d355(bb 0 insn -1) }u26(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 140 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; live  gen 	 0 [r0] 100 [cc] 140 185
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(14) 7[21],13[30],100[346],102[355],103[356],139[381],142[383],177[408],178[409],186[413],187[414],241[440],242[441],246[444]
;; rd  gen 	(4) 0[3],100[347],140[382],185[412]
;; rd  kill	(36) 0[0,1,2,3,4,5],14[31,32,33,34,35],100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],140[382],185[412]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],139[381],177[408],178[409],186[413],241[440],242[441],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 3 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ d21(bb 0 insn -1) }u34(13){ d30(bb 0 insn -1) }u35(102){ d355(bb 0 insn -1) }u36(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 142 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; live  gen 	 100 [cc] 142 187
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],139[381],177[408],178[409],186[413],241[440],242[441],246[444]
;; rd  gen 	(3) 100[346],142[383],187[414]
;; rd  kill	(25) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],142[383],187[414]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 177 178 186 241 242 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],139[381],177[408],178[409],186[413],241[440],242[441],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d21(bb 0 insn -1) }u42(13){ d30(bb 0 insn -1) }u43(102){ d355(bb 0 insn -1) }u44(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177 178 186 241 242 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 119 144 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177 178 186 241 242 246
;; live  gen 	 100 [cc] 119 144 189
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],139[381],177[408],178[409],186[413],241[440],242[441],246[444]
;; rd  gen 	(4) 100[345],119[373],144[384],189[415]
;; rd  kill	(28) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],119[371,372,373],144[384],189[415]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 186 241 242 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 186 241 242 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],186[413],241[440],242[441],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 6 )->[7]->( 32 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(7){ d21(bb 0 insn -1) }u53(13){ d30(bb 0 insn -1) }u54(102){ d355(bb 0 insn -1) }u55(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 186 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 186 246
;; lr  def 	 145 146 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 186 246
;; live  gen 	 145 146 176
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],186[413],241[440],242[441],246[444]
;; rd  gen 	(3) 145[385],146[386],176[407]
;; rd  kill	(9) 145[385],146[386],176[401,402,403,404,405,406,407]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 246
;; rd  out 	(6) 7[21],13[30],102[355],103[356],176[407],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u63(7){ d21(bb 0 insn -1) }u64(13){ d30(bb 0 insn -1) }u65(102){ d355(bb 0 insn -1) }u66(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 186 241 242 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 100 [cc] 149 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 186 241 242 246
;; live  gen 	 100 [cc] 149 194
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],186[413],241[440],242[441],246[444]
;; rd  gen 	(3) 100[344],149[389],194[416]
;; rd  kill	(25) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],149[389],194[416]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 186 241 242 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 186 241 242 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],186[413],241[440],242[441],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(7){ d21(bb 0 insn -1) }u72(13){ d30(bb 0 insn -1) }u73(102){ d355(bb 0 insn -1) }u74(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 186 241 242 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 186
;; lr  def 	 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 186 241 242 246
;; live  gen 	 196
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],186[413],241[440],242[441],246[444]
;; rd  gen 	(1) 196[417]
;; rd  kill	(1) 196[417]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 242 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 242 246
;; rd  out 	(10) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],241[440],242[441],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 9 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u77(7){ d21(bb 0 insn -1) }u78(13){ d30(bb 0 insn -1) }u79(102){ d355(bb 0 insn -1) }u80(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 242 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177 246
;; lr  def 	 100 [cc] 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 242 246
;; live  gen 	 100 [cc] 198
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],186[413],241[440],242[441],246[444]
;; rd  gen 	(2) 100[343],198[418]
;; rd  kill	(24) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],198[418]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 242 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 242 246
;; rd  out 	(10) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],241[440],242[441],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 10 )->[11]->( 20 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u85(7){ d21(bb 0 insn -1) }u86(13){ d30(bb 0 insn -1) }u87(102){ d355(bb 0 insn -1) }u88(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 241 242 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 241 242
;; lr  def 	 119 121 122 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 241 242 246
;; live  gen 	 119 121 122 199
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],241[440],242[441],246[444]
;; rd  gen 	(4) 119[372],121[376],122[377],199[419]
;; rd  kill	(6) 119[371,372,373],121[376],122[377],199[419]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 246
;; rd  out 	(6) 7[21],13[30],102[355],103[356],119[372],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 10 )->[12]->( 13 20 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u98(7){ d21(bb 0 insn -1) }u99(13){ d30(bb 0 insn -1) }u100(102){ d355(bb 0 insn -1) }u101(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 177
;; lr  def 	 100 [cc] 206
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 246
;; live  gen 	 100 [cc] 206
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],241[440],242[441],246[444]
;; rd  gen 	(2) 100[342],206[420]
;; rd  kill	(24) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],206[420]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 246
;; rd  out 	(9) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],241[440],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 12 )->[13]->( 17 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(7){ d21(bb 0 insn -1) }u106(13){ d30(bb 0 insn -1) }u107(102){ d355(bb 0 insn -1) }u108(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 241
;; lr  def 	 100 [cc] 130 131 148 207 209 210 211 213 214
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 241 246
;; live  gen 	 100 [cc] 130 131 148 207 209 210 211 213 214
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[355],103[356],119[373],177[408],178[409],241[440],246[444]
;; rd  gen 	(10) 100[340],130[378],131[379],148[387],207[421],209[422],210[423],211[424],213[425],214[426]
;; rd  kill	(33) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],130[378],131[379],148[387,388],207[421],209[422],210[423],211[424],213[425],214[426]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148 177 178 209 241 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148 177 178 209 241 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[373],148[387],177[408],178[409],209[422],241[440],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 13 )->[14]->( 17 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u124(7){ d21(bb 0 insn -1) }u125(13){ d30(bb 0 insn -1) }u126(102){ d355(bb 0 insn -1) }u127(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148 177 178 209 241 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 241
;; lr  def 	 100 [cc] 215 217 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148 177 178 209 241 246
;; live  gen 	 100 [cc] 215 217 218
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[373],148[387],177[408],178[409],209[422],241[440],246[444]
;; rd  gen 	(4) 100[338],215[427],217[428],218[429]
;; rd  kill	(26) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],215[427],217[428],218[429]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148 177 178 209 241 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148 177 178 209 241 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[373],148[387],177[408],178[409],209[422],241[440],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u135(7){ d21(bb 0 insn -1) }u136(13){ d30(bb 0 insn -1) }u137(102){ d355(bb 0 insn -1) }u138(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 209 241 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 241
;; lr  def 	 120 175 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 178 209 241 246
;; live  gen 	 120 175 245
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[373],148[387],177[408],178[409],209[422],241[440],246[444]
;; rd  gen 	(3) 120[374],175[400],245[442]
;; rd  kill	(5) 120[374,375],175[400],245[442,443]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 175 177 209 245 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 175 177 209 245 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[373],120[374],175[400],177[408],209[422],245[442],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 15 16 )->[16]->( 16 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u143(7){ d21(bb 0 insn -1) }u144(13){ d30(bb 0 insn -1) }u145(102){ d355(bb 0 insn -1) }u146(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 175 177 209 245 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 175 245
;; lr  def 	 100 [cc] 120 171 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 175 177 209 245 246
;; live  gen 	 100 [cc] 120 171 220
;; live  kill	
;; rd  in  	(15) 7[21],13[30],100[337],102[355],103[356],119[373],120[374,375],171[399],175[400],177[408],209[422],220[430],245[442],246[444]
;; rd  gen 	(4) 100[337],120[375],171[399],220[430]
;; rd  kill	(27) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],120[374,375],171[399],220[430]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 175 177 209 245 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 175 177 209 245 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[373],120[375],175[400],177[408],209[422],245[442],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 14 13 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u156(7){ d21(bb 0 insn -1) }u157(13){ d30(bb 0 insn -1) }u158(102){ d355(bb 0 insn -1) }u159(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148 177 178 209 241 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 241
;; lr  def 	 138 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 148 177 178 209 241 246
;; live  gen 	 138 245
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[373],148[387],177[408],178[409],209[422],241[440],246[444]
;; rd  gen 	(2) 138[380],245[443]
;; rd  kill	(3) 138[380],245[442,443]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 138 148 177 209 245 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 138 148 177 209 245 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[373],138[380],148[387],177[408],209[422],245[443],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 17 18 )->[18]->( 18 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u163(7){ d21(bb 0 insn -1) }u164(13){ d30(bb 0 insn -1) }u165(102){ d355(bb 0 insn -1) }u166(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 138 148 177 209 245 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138 148 245
;; lr  def 	 100 [cc] 148 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 138 148 177 209 245 246
;; live  gen 	 100 [cc] 148 169
;; live  kill	
;; rd  in  	(14) 7[21],13[30],100[336],102[355],103[356],119[373],138[380],148[387,388],169[398],177[408],209[422],245[443],246[444]
;; rd  gen 	(3) 100[336],148[388],169[398]
;; rd  kill	(26) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],148[387,388],169[398]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 138 148 177 209 245 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 138 148 177 209 245 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[373],138[380],148[388],177[408],209[422],245[443],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 18 16 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u179(7){ d21(bb 0 insn -1) }u180(13){ d30(bb 0 insn -1) }u181(102){ d355(bb 0 insn -1) }u182(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 209 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 209
;; lr  def 	 100 [cc] 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 177 209 246
;; live  gen 	 100 [cc] 119
;; live  kill	
;; rd  in  	(14) 7[21],13[30],102[355],103[356],119[373],120[375],138[380],148[388],175[400],177[408],209[422],245[442,443],246[444]
;; rd  gen 	(2) 100[328],119[371]
;; rd  kill	(26) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],119[371,372,373]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 246
;; rd  out 	(6) 7[21],13[30],102[355],103[356],119[371],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 11 12 19 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u188(7){ d21(bb 0 insn -1) }u189(13){ d30(bb 0 insn -1) }u190(102){ d355(bb 0 insn -1) }u191(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 151 223
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 246
;; live  gen 	 0 [r0] 151 223
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[371,372,373],177[408],178[409],241[440],246[444]
;; rd  gen 	(3) 0[2],151[390],223[432]
;; rd  kill	(13) 0[0,1,2,3,4,5],14[31,32,33,34,35],151[390],223[432]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; rd  out 	(10) 7[21],13[30],102[355],103[356],119[371,372,373],151[390],223[432],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 22 )->[21]->( 27 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u196(7){ d21(bb 0 insn -1) }u197(13){ d30(bb 0 insn -1) }u198(102){ d355(bb 0 insn -1) }u199(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 152 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; live  gen 	 0 [r0] 100 [cc] 152 222
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 7[21],13[30],100[332],102[355],103[356],119[371,372,373],151[390],154[392],223[432],224[433],246[444]
;; rd  gen 	(4) 0[1],100[333],152[391],222[431]
;; rd  kill	(36) 0[0,1,2,3,4,5],14[31,32,33,34,35],100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],152[391],222[431]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; rd  out 	(10) 7[21],13[30],102[355],103[356],119[371,372,373],151[390],223[432],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 20 21 )->[22]->( 21 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u206(7){ d21(bb 0 insn -1) }u207(13){ d30(bb 0 insn -1) }u208(102){ d355(bb 0 insn -1) }u209(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223
;; lr  def 	 100 [cc] 154 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; live  gen 	 100 [cc] 154 224
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[355],103[356],119[371,372,373],151[390],223[432],246[444]
;; rd  gen 	(3) 100[332],154[392],224[433]
;; rd  kill	(25) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],154[392],224[433]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 151 223 246
;; rd  out 	(10) 7[21],13[30],102[355],103[356],119[371,372,373],151[390],223[432],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 22 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u214(7){ d21(bb 0 insn -1) }u215(13){ d30(bb 0 insn -1) }u216(102){ d355(bb 0 insn -1) }u217(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 223 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223
;; lr  def 	 100 [cc] 156 157 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 223 246
;; live  gen 	 100 [cc] 156 157 226
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[355],103[356],119[371,372,373],151[390],223[432],246[444]
;; rd  gen 	(4) 100[331],156[393],157[394],226[434]
;; rd  kill	(26) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],156[393],157[394],226[434]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 246
;; rd  out 	(10) 7[21],13[30],102[355],103[356],119[371,372,373],157[394],223[432],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 23 )->[24]->( 29 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u225(7){ d21(bb 0 insn -1) }u226(13){ d30(bb 0 insn -1) }u227(102){ d355(bb 0 insn -1) }u228(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 223 246
;; lr  def 	 158 159 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 246
;; live  gen 	 158 159 176
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[355],103[356],119[371,372,373],157[394],223[432],246[444]
;; rd  gen 	(3) 158[395],159[396],176[406]
;; rd  kill	(9) 158[395],159[396],176[401,402,403,404,405,406,407]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; rd  out 	(9) 7[21],13[30],102[355],103[356],119[371,372,373],176[406],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 23 )->[25]->( 26 28 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u236(7){ d21(bb 0 insn -1) }u237(13){ d30(bb 0 insn -1) }u238(102){ d355(bb 0 insn -1) }u239(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 223
;; lr  def 	 100 [cc] 161 231
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 246
;; live  gen 	 100 [cc] 161 231
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[355],103[356],119[371,372,373],157[394],223[432],246[444]
;; rd  gen 	(3) 100[330],161[397],231[435]
;; rd  kill	(25) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350],161[397],231[435]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 231 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 231 246
;; rd  out 	(11) 7[21],13[30],102[355],103[356],119[371,372,373],157[394],223[432],231[435],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 25 )->[26]->( 29 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u244(7){ d21(bb 0 insn -1) }u245(13){ d30(bb 0 insn -1) }u246(102){ d355(bb 0 insn -1) }u247(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 223
;; lr  def 	 176 233
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 157 223 246
;; live  gen 	 176 233
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[371,372,373],157[394],223[432],231[435],246[444]
;; rd  gen 	(2) 176[402],233[436]
;; rd  kill	(8) 176[401,402,403,404,405,406,407],233[436]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; rd  out 	(9) 7[21],13[30],102[355],103[356],119[371,372,373],176[402],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 21 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u251(7){ d21(bb 0 insn -1) }u252(13){ d30(bb 0 insn -1) }u253(102){ d355(bb 0 insn -1) }u254(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 246
;; live  gen 	 176
;; live  kill	
;; rd  in  	(10) 7[21],13[30],102[355],103[356],119[371,372,373],151[390],223[432],246[444]
;; rd  gen 	(1) 176[405]
;; rd  kill	(7) 176[401,402,403,404,405,406,407]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; rd  out 	(9) 7[21],13[30],102[355],103[356],119[371,372,373],176[405],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 25 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u255(7){ d21(bb 0 insn -1) }u256(13){ d30(bb 0 insn -1) }u257(102){ d355(bb 0 insn -1) }u258(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 231 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 231
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 231 246
;; live  gen 	 176
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],119[371,372,373],157[394],223[432],231[435],246[444]
;; rd  gen 	(1) 176[401]
;; rd  kill	(7) 176[401,402,403,404,405,406,407]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; rd  out 	(9) 7[21],13[30],102[355],103[356],119[371,372,373],176[401],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 26 24 28 27 )->[29]->( 30 32 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u260(7){ d21(bb 0 insn -1) }u261(13){ d30(bb 0 insn -1) }u262(102){ d355(bb 0 insn -1) }u263(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[355],103[356],119[371,372,373],176[401,402,405,406],246[444]
;; rd  gen 	(1) 100[329]
;; rd  kill	(23) 100[328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; rd  out 	(12) 7[21],13[30],102[355],103[356],119[371,372,373],176[401,402,405,406],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 29 )->[30]->( 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u267(7){ d21(bb 0 insn -1) }u268(13){ d30(bb 0 insn -1) }u269(102){ d355(bb 0 insn -1) }u270(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 116 118 234 235
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 176 246
;; live  gen 	 116 118 234 235
;; live  kill	
;; rd  in  	(12) 7[21],13[30],102[355],103[356],119[371,372,373],176[401,402,405,406],246[444]
;; rd  gen 	(4) 116[369],118[370],234[437],235[438]
;; rd  kill	(4) 116[369],118[370],234[437],235[438]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 246
;; rd  out 	(9) 7[21],13[30],102[355],103[356],176[401,402,405,406],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 4 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u277(7){ d21(bb 0 insn -1) }u278(13){ d30(bb 0 insn -1) }u279(102){ d355(bb 0 insn -1) }u280(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246
;; live  gen 	 176
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],139[381],177[408],178[409],186[413],241[440],242[441],246[444]
;; rd  gen 	(1) 176[404]
;; rd  kill	(7) 176[401,402,403,404,405,406,407]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 246
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 246
;; rd  out 	(6) 7[21],13[30],102[355],103[356],176[404],246[444]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 7 31 29 30 )->[32]->( 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u281(7){ d21(bb 0 insn -1) }u282(13){ d30(bb 0 insn -1) }u283(102){ d355(bb 0 insn -1) }u284(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 246
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 246
;; lr  def 	 238
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176 246
;; live  gen 	 238
;; live  kill	
;; rd  in  	(14) 7[21],13[30],102[355],103[356],119[371,372,373],176[401,402,404,405,406,407],246[444]
;; rd  gen 	(1) 238[439]
;; rd  kill	(1) 238[439]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; rd  out 	(10) 7[21],13[30],102[355],103[356],176[401,402,404,405,406,407]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 2 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u288(7){ d21(bb 0 insn -1) }u289(13){ d30(bb 0 insn -1) }u290(102){ d355(bb 0 insn -1) }u291(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 176
;; live  kill	
;; rd  in  	(9) 7[21],13[30],102[355],103[356],177[408],178[409],241[440],242[441],246[444]
;; rd  gen 	(1) 176[403]
;; rd  kill	(7) 176[401,402,403,404,405,406,407]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; rd  out 	(5) 7[21],13[30],102[355],103[356],176[403]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 33 32 )->[34]->( 1 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u292(7){ d21(bb 0 insn -1) }u293(13){ d30(bb 0 insn -1) }u294(102){ d355(bb 0 insn -1) }u295(103){ d356(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 176
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(11) 7[21],13[30],102[355],103[356],176[401,402,403,404,405,406,407]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[21],13[30],102[355],103[356]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }
;;   reg 103 { d356(bb 0 insn -1) }

( 34 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u298(0){ d0(bb 34 insn 426) }u299(7){ d21(bb 0 insn -1) }u300(13){ d30(bb 0 insn -1) }u301(102){ d355(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[21],13[30],102[355],103[356]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 34 insn 426) }
;;   reg 7 { d21(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d355(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 39 to worklist
  Adding insn 33 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 73 to worklist
  Adding insn 67 to worklist
  Adding insn 86 to worklist
  Adding insn 80 to worklist
  Adding insn 77 to worklist
  Adding insn 110 to worklist
  Adding insn 107 to worklist
  Adding insn 118 to worklist
  Adding insn 142 to worklist
  Adding insn 139 to worklist
  Adding insn 167 to worklist
  Adding insn 161 to worklist
  Adding insn 157 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 181 to worklist
  Adding insn 228 to worklist
  Adding insn 220 to worklist
  Adding insn 212 to worklist
  Adding insn 206 to worklist
  Adding insn 203 to worklist
  Adding insn 235 to worklist
  Adding insn 258 to worklist
  Adding insn 247 to worklist
  Adding insn 284 to worklist
  Adding insn 273 to worklist
  Adding insn 291 to worklist
  Adding insn 311 to worklist
  Adding insn 326 to worklist
  Adding insn 320 to worklist
  Adding insn 335 to worklist
  Adding insn 331 to worklist
  Adding insn 345 to worklist
  Adding insn 339 to worklist
  Adding insn 358 to worklist
  Adding insn 352 to worklist
  Adding insn 349 to worklist
  Adding insn 374 to worklist
  Adding insn 371 to worklist
  Adding insn 382 to worklist
  Adding insn 394 to worklist
  Adding insn 402 to worklist
  Adding insn 398 to worklist
  Adding insn 417 to worklist
  Adding insn 427 to worklist
Finished finding needed instructions:
  Adding insn 426 to worklist
Processing use of (reg 176 [ <retval> ]) in insn 426:
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 14 to worklist
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 12 to worklist
Processing use of (reg 231) in insn 12:
  Adding insn 372 to worklist
Processing use of (reg 161 [ _80 ]) in insn 372:
Processing use of (reg 157 [ error ]) in insn 11:
  Adding insn 341 to worklist
Processing use of (reg 156 [ _74 ]) in insn 341:
Processing use of (reg 226) in insn 341:
  Adding insn 340 to worklist
Processing use of (reg 0 r0) in insn 427:
Processing use of (subreg (reg 238) 0) in insn 417:
  Adding insn 415 to worklist
Processing use of (reg 246) in insn 417:
  Adding insn 24 to worklist
Processing use of (reg 234) in insn 398:
  Adding insn 397 to worklist
Processing use of (reg 118 [ _6 ]) in insn 402:
  Adding insn 400 to worklist
Processing use of (reg 234) in insn 402:
Processing use of (reg 116 [ _4 ]) in insn 400:
Processing use of (reg 235) in insn 400:
  Adding insn 399 to worklist
Processing use of (reg 119 [ error ]) in insn 399:
  Adding insn 69 to worklist
  Adding insn 7 to worklist
  Adding insn 504 to worklist
Processing use of (reg 100 cc) in insn 504:
  Adding insn 503 to worklist
Processing use of (reg 119 [ error ]) in insn 504:
Processing use of (reg 177 [ TypeProgram ]) in insn 503:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 144 [ _60 ]) in insn 69:
Processing use of (reg 189) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 100 cc) in insn 394:
  Adding insn 393 to worklist
Processing use of (reg 119 [ error ]) in insn 393:
Processing use of (reg 223) in insn 382:
  Adding insn 330 to worklist
Processing use of (reg 233) in insn 382:
  Adding insn 381 to worklist
Processing use of (reg 223) in insn 371:
Processing use of (reg 100 cc) in insn 374:
  Adding insn 373 to worklist
Processing use of (reg 231) in insn 373:
Processing use of (reg 246) in insn 349:
Processing use of (reg 159 [ _77 ]) in insn 352:
  Adding insn 350 to worklist
Processing use of (reg 246) in insn 352:
Processing use of (reg 157 [ error ]) in insn 350:
Processing use of (reg 158 [ _76 ]) in insn 350:
Processing use of (reg 157 [ error ]) in insn 358:
Processing use of (reg 223) in insn 358:
Processing use of (reg 223) in insn 339:
Processing use of (reg 100 cc) in insn 345:
  Adding insn 344 to worklist
Processing use of (reg 157 [ error ]) in insn 344:
Processing use of (reg 223) in insn 331:
Processing use of (reg 100 cc) in insn 335:
  Adding insn 334 to worklist
Processing use of (reg 224) in insn 334:
  Adding insn 333 to worklist
Processing use of (reg 154 [ _72 ]) in insn 333:
Processing use of (reg 13 sp) in insn 320:
Processing use of (reg 100 cc) in insn 326:
  Adding insn 325 to worklist
Processing use of (reg 222) in insn 325:
  Adding insn 322 to worklist
Processing use of (reg 151 [ tickstart ]) in insn 322:
  Adding insn 312 to worklist
Processing use of (reg 152 [ _70 ]) in insn 322:
  Adding insn 321 to worklist
Processing use of (reg 0 r0) in insn 321:
Processing use of (reg 0 r0) in insn 312:
Processing use of (reg 13 sp) in insn 311:
Processing use of (reg 209 [ result ]) in insn 291:
Processing use of (reg 148 [ src_addr ]) in insn 273:
  Adding insn 277 to worklist
  Adding insn 197 to worklist
Processing use of (reg 169 [ _104 ]) in insn 273:
  Adding insn 271 to worklist
Processing use of (reg 245) in insn 273:
  Adding insn 491 to worklist
Processing use of (reg 178 [ Address ]) in insn 491:
  Adding insn 3 to worklist
Processing use of (reg 241 [ Data ]) in insn 491:
  Adding insn 447 to worklist
Processing use of (reg 2 r2) in insn 447:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 148 [ src_addr ]) in insn 271:
Processing use of (reg 241 [ Data ]) in insn 197:
Processing use of (reg 148 [ src_addr ]) in insn 277:
Processing use of (reg 100 cc) in insn 284:
  Adding insn 283 to worklist
Processing use of (reg 138 [ _44 ]) in insn 283:
  Adding insn 264 to worklist
Processing use of (reg 148 [ src_addr ]) in insn 283:
Processing use of (reg 241 [ Data ]) in insn 264:
Processing use of (reg 171 [ vect__39.26 ]) in insn 247:
  Adding insn 244 to worklist
Processing use of (reg 220) in insn 247:
  Adding insn 246 to worklist
Processing use of (reg 120 [ ivtmp.40 ]) in insn 246:
  Adding insn 255 to worklist
  Adding insn 6 to worklist
Processing use of (reg 245) in insn 246:
  Adding insn 490 to worklist
Processing use of (reg 120 [ ivtmp.40 ]) in insn 490:
Processing use of (reg 178 [ Address ]) in insn 490:
Processing use of (reg 241 [ Data ]) in insn 6:
Processing use of (reg 120 [ ivtmp.40 ]) in insn 255:
Processing use of (reg 120 [ ivtmp.40 ]) in insn 244:
Processing use of (reg 100 cc) in insn 258:
  Adding insn 257 to worklist
Processing use of (reg 120 [ ivtmp.40 ]) in insn 257:
Processing use of (reg 175 [ _123 ]) in insn 257:
  Adding insn 237 to worklist
Processing use of (reg 241 [ Data ]) in insn 237:
Processing use of (reg 100 cc) in insn 235:
  Adding insn 234 to worklist
Processing use of (reg 218) in insn 234:
  Adding insn 233 to worklist
Processing use of (subreg (reg 217) 0) in insn 233:
  Adding insn 231 to worklist
Processing use of (reg 100 cc) in insn 231:
  Adding insn 230 to worklist
Processing use of (reg 178 [ Address ]) in insn 230:
Processing use of (reg 215) in insn 230:
  Adding insn 229 to worklist
Processing use of (reg 241 [ Data ]) in insn 229:
Processing use of (reg 207) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 131 [ _36 ]) in insn 206:
  Adding insn 204 to worklist
Processing use of (reg 207) in insn 206:
Processing use of (reg 130 [ _35 ]) in insn 204:
Processing use of (reg 100 cc) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 214) in insn 227:
  Adding insn 226 to worklist
Processing use of (subreg (reg 213) 0) in insn 226:
  Adding insn 224 to worklist
Processing use of (reg 100 cc) in insn 224:
  Adding insn 223 to worklist
Processing use of (reg 211) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 210) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 178 [ Address ]) in insn 221:
Processing use of (reg 241 [ Data ]) in insn 221:
Processing use of (reg 100 cc) in insn 181:
  Adding insn 180 to worklist
Processing use of (reg 206) in insn 180:
  Adding insn 177 to worklist
Processing use of (reg 177 [ TypeProgram ]) in insn 177:
Processing use of (reg 199) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 122 [ _26 ]) in insn 154:
  Adding insn 152 to worklist
Processing use of (reg 199) in insn 154:
Processing use of (reg 121 [ _25 ]) in insn 152:
Processing use of (reg 178 [ Address ]) in insn 157:
Processing use of (reg 241 [ Data ]) in insn 157:
Processing use of (reg 178 [ Address ]) in insn 167:
Processing use of (reg 242 [ Data+4 ]) in insn 167:
  Adding insn 448 to worklist
Processing use of (reg 3 r3) in insn 448:
Processing use of (reg 198) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 246) in insn 139:
Processing use of (reg 100 cc) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 177 [ TypeProgram ]) in insn 141:
Processing use of (reg 186) in insn 118:
  Adding insn 58 to worklist
Processing use of (reg 196) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 186) in insn 107:
Processing use of (reg 100 cc) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 194) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 149 [ _66 ]) in insn 108:
Processing use of (reg 246) in insn 77:
Processing use of (reg 146 [ _63 ]) in insn 80:
  Adding insn 78 to worklist
Processing use of (reg 246) in insn 80:
Processing use of (reg 119 [ error ]) in insn 78:
Processing use of (reg 145 [ _62 ]) in insn 78:
Processing use of (reg 119 [ error ]) in insn 86:
Processing use of (reg 186) in insn 86:
Processing use of (reg 186) in insn 67:
Processing use of (reg 100 cc) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 119 [ error ]) in insn 72:
Processing use of (reg 186) in insn 59:
Processing use of (reg 100 cc) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 187) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 142 [ _58 ]) in insn 61:
Processing use of (reg 13 sp) in insn 48:
Processing use of (reg 100 cc) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 185) in insn 53:
  Adding insn 50 to worklist
Processing use of (reg 139 [ tickstart ]) in insn 50:
  Adding insn 40 to worklist
Processing use of (reg 140 [ _56 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 0 r0) in insn 49:
Processing use of (reg 0 r0) in insn 40:
Processing use of (subreg (reg 183) 0) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 246) in insn 33:
Processing use of (reg 13 sp) in insn 39:
Processing use of (reg 100 cc) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 181 [ pFlash.Lock ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 246) in insn 25:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_Program

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={5d,2u} r2={5d,3u} r3={5d,1u} r7={1d,34u} r12={8d} r13={1d,38u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={23d,19u} r101={4d} r102={1d,34u} r103={1d,33u} r104={4d} r105={4d} r106={4d} r116={1d,1u} r118={1d,1u} r119={3d,8u} r120={2d,5u} r121={1d,1u} r122={1d,1u} r130={1d,1u} r131={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r142={1d,1u} r144={1d,1u,1e} r145={1d,1u} r146={1d,1u} r148={2d,8u} r149={1d,1u} r151={1d,2u} r152={1d,1u} r154={1d,1u} r156={1d,1u,1e} r157={1d,5u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r169={1d,1u} r171={1d,1u} r175={1d,1u} r176={7d,3u} r177={1d,3u} r178={1d,6u} r181={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,5u} r187={1d,1u} r189={1d,1u} r194={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,2u} r206={1d,1u} r207={1d,2u} r209={1d,4u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r217={1d,1u} r218={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,5u} r224={1d,1u} r226={1d,1u} r231={1d,2u} r233={1d,1u} r234={1d,2u} r235={1d,1u} r238={1d,1u} r241={1d,8u} r242={1d,2u} r245={2d,2u} r246={1d,8u} 
;;    total ref usage 747{445d,300u,2e} in 326{322 regular + 4 call} insns.
(note 16 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 16 494 2 (set (reg/v:SI 177 [ TypeProgram ])
        (reg:SI 0 r0 [ TypeProgram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":174:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TypeProgram ])
        (nil)))
(debug_insn 494 2 3 2 (var_location:SI D#5 (reg:SI 1 r1 [ Address ])) -1
     (nil))
(insn 3 494 451 2 (set (reg/v:SI 178 [ Address ])
        (reg:SI 1 r1 [ Address ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":174:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Address ])
        (nil)))
(debug_insn 451 3 493 2 (var_location:SI D#3 (reg:SI 2 r2 [ Data ])) -1
     (nil))
(debug_insn 493 451 447 2 (var_location:SI D#4 (reg:SI 2 r2 [ Data ])) -1
     (nil))
(insn 447 493 448 2 (set (reg:SI 241 [ Data ])
        (reg:SI 2 r2 [ Data ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":174:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Data ])
        (nil)))
(insn 448 447 5 2 (set (reg:SI 242 [ Data+4 ])
        (reg:SI 3 r3 [ Data+4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":174:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Data+4 ])
        (nil)))
(note 5 448 18 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 18 5 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":175:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":176:3 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI prog_bit (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":176:12 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":179:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 -1
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 246)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:SI 181 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 246) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 26 25 27 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 181 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ pFlash.Lock ])
        (nil)))
(jump_insn 27 26 28 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 432)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 432)
(note 28 27 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 -1
     (nil))
(insn 31 29 33 3 (set (reg:SI 183)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 31 34 3 (set (mem/c:QI (reg/f:SI 246) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 183) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 -1
     (nil))
(debug_insn 35 34 36 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:3 -1
     (nil))
(debug_insn 36 35 37 3 (var_location:SI Timeout (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:3 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 38 37 39 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:3 -1
     (nil))
(call_insn 39 38 40 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 40 39 41 3 (set (reg/v:SI 139 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 41 40 42 3 (var_location:SI tickstart (reg/v:SI 139 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":659:3 -1
     (nil))
(debug_insn 43 42 58 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:3 -1
     (nil))
(insn 58 43 60 3 (set (reg/f:SI 186)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 60 58 46 4 5 (nil) [1 uses])
(note 46 60 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:5 -1
     (nil))
(call_insn 48 47 49 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 49 48 50 4 (set (reg:SI 140 [ _56 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 50 49 53 4 (set (reg:SI 185)
        (minus:SI (reg:SI 140 [ _56 ])
            (reg/v:SI 139 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _56 ])
        (nil)))
(insn 53 50 54 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 185)
            (const_int 1000 [0x3e8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(jump_insn 54 53 55 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 436)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 436)
(code_label 55 54 56 5 3 (nil) [0 uses])
(note 56 55 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 -1
     (nil))
(insn 59 57 61 5 (set (reg:SI 142 [ _58 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 59 62 5 (set (reg:SI 187)
        (and:SI (reg:SI 142 [ _58 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _58 ])
        (nil)))
(insn 62 61 63 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(jump_insn 63 62 64 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 60)
(note 64 63 65 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 65 64 67 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:3 -1
     (nil))
(insn 67 65 68 6 (set (reg:SI 144 [ _60 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 6 (set (reg:SI 189)
        (const_int 50170 [0xc3fa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 6 (set (reg/v:SI 119 [ error ])
        (and:SI (reg:SI 144 [ _60 ])
            (reg:SI 189))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189)
        (expr_list:REG_DEAD (reg:SI 144 [ _60 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 144 [ _60 ])
                    (const_int 50170 [0xc3fa]))
                (nil)))))
(debug_insn 70 69 71 6 (var_location:SI error (reg/v:SI 119 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 -1
     (nil))
(debug_insn 71 70 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:3 -1
     (nil))
(insn 72 71 73 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ error ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 73 72 74 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 99)
(note 74 73 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:5 -1
     (nil))
(insn 77 75 78 7 (set (reg:SI 145 [ _62 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 246)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 80 7 (set (reg:SI 146 [ _63 ])
        (ior:SI (reg/v:SI 119 [ error ])
            (reg:SI 145 [ _62 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _62 ])
        (nil)))
(insn 80 78 81 7 (set (mem/v/c:SI (plus:SI (reg/f:SI 246)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 146 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _63 ])
        (nil)))
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 83 82 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 84 83 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(insn 86 84 87 7 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg/v:SI 119 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 186)
        (expr_list:REG_DEAD (reg/v:SI 119 [ error ])
            (nil))))
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 88 87 89 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:5 -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 91 90 92 7 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 94 93 95 7 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 95 94 96 7 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 96 95 13 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":187:3 -1
     (nil))
(insn 13 96 99 7 (set (reg/v:SI 176 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 99 13 100 8 6 (nil) [1 uses])
(note 100 99 101 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 102 8 (var_location:SI D#1 (const_int 1000 [0x3e8])) -1
     (nil))
(debug_insn 102 101 103 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 103 102 104 8 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 104 103 105 8 (var_location:SI Timeout (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 105 104 107 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:3 -1
     (nil))
(insn 107 105 108 8 (set (reg:SI 149 [ _66 ])
        (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 8 (set (reg:SI 194)
        (and:SI (reg:SI 149 [ _66 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _66 ])
        (nil)))
(insn 109 108 110 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 194)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(jump_insn 110 109 111 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 127)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 127)
(note 111 110 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 113 112 114 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 114 113 115 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 115 114 117 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(insn 117 115 118 9 (set (reg:SI 196)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 9 (set (mem/v:SI (plus:SI (reg/f:SI 186)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg:SI 196)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg/f:SI 186)
            (nil))))
(debug_insn 119 118 120 9 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 120 119 121 9 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 121 120 122 9 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 122 121 123 9 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 123 122 124 9 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 124 123 125 9 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 125 124 126 9 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 126 125 127 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":187:3 -1
     (nil))
(code_label 127 126 128 10 7 (nil) [1 uses])
(note 128 127 129 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 10 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 130 129 131 10 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 131 130 132 10 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 132 131 133 10 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 133 132 134 10 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 134 133 135 10 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 135 134 136 10 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 136 135 138 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":189:5 -1
     (nil))
(insn 138 136 139 10 (set (reg:SI 198)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":189:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 138 140 10 (set (mem/v/c:SI (plus:SI (reg/f:SI 246)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 198)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":189:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))
(debug_insn 140 139 141 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":191:5 -1
     (nil))
(insn 141 140 142 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 177 [ TypeProgram ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":191:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 142 141 143 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":191:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 174)
(note 143 142 144 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":194:7 -1
     (nil))
(debug_insn 145 144 146 11 (var_location:SI Address (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":194:7 -1
     (nil))
(debug_insn 146 145 147 11 (var_location:DI Data (concatn/v:DI [
            (debug_expr:SI D#3)
            (reg:SI 242 [ Data+4 ])
        ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":194:7 -1
     (nil))
(debug_insn 147 146 148 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":699:13 -1
     (nil))
(debug_insn 148 147 149 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":702:3 -1
     (nil))
(debug_insn 149 148 150 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 -1
     (nil))
(insn 150 149 151 11 (set (reg/f:SI 199)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 152 11 (set (reg:SI 121 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 199)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 151 154 11 (set (reg:SI 122 [ _26 ])
        (ior:SI (reg:SI 121 [ _25 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _25 ])
        (nil)))
(insn 154 152 155 11 (set (mem/v:SI (plus:SI (reg/f:SI 199)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 122 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_DEAD (reg:SI 122 [ _26 ])
            (nil))))
(debug_insn 155 154 157 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":708:3 -1
     (nil))
(insn 157 155 158 11 (set (mem:SI (reg/v:SI 178 [ Address ]) [1 *Address.0_27+0 S4 A32])
        (reg:SI 241 [ Data ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":708:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 241 [ Data ])
        (nil)))
(debug_insn 158 157 159 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":712:3 -1
     (nil))
(debug_insn 159 158 160 11 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":933:27 -1
     (nil))
(debug_insn 160 159 161 11 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 161 160 162 11 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(debug_insn 162 161 167 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":715:3 -1
     (nil))
(insn 167 162 168 11 (set (mem:SI (plus:SI (reg/v:SI 178 [ Address ])
                (const_int 4 [0x4])) [1 *_31+0 S4 A32])
        (reg:SI 242 [ Data+4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":715:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 242 [ Data+4 ])
        (expr_list:REG_DEAD (reg/v:SI 178 [ Address ])
            (nil))))
(debug_insn 168 167 169 11 (var_location:SI Address (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":194:7 -1
     (nil))
(debug_insn 169 168 170 11 (var_location:DI Data (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":194:7 -1
     (nil))
(debug_insn 170 169 171 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":195:7 -1
     (nil))
(debug_insn 171 170 7 11 (var_location:SI prog_bit (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":195:16 -1
     (nil))
(insn 7 171 174 11 (set (reg/v:SI 119 [ error ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":195:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 20
(code_label 174 7 175 12 8 (nil) [1 uses])
(note 175 174 176 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 176 175 177 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":197:10 -1
     (nil))
(insn 177 176 180 12 (set (reg:SI 206)
        (plus:SI (reg/v:SI 177 [ TypeProgram ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":197:54 7 {*arm_addsi3}
     (nil))
(insn 180 177 181 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 206)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":197:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(jump_insn 181 180 185 12 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 185)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":197:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 185)
      ; pc falls through to BB 20
(code_label 185 181 186 13 10 (nil) [1 uses])
(note 186 185 187 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 189 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 189 187 190 13 (var_location:SI Address (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 190 189 191 13 (var_location:SI DataAddress (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 191 190 192 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":724:13 -1
     (nil))
(debug_insn 192 191 193 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":726:3 -1
     (nil))
(debug_insn 193 192 194 13 (var_location:QI row_index (const_int 64 [0x40])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":726:11 -1
     (nil))
(debug_insn 194 193 195 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":727:3 -1
     (nil))
(debug_insn 195 194 196 13 (var_location:SI dest_addr (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":727:13 -1
     (nil))
(debug_insn 196 195 197 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":728:3 -1
     (nil))
(insn 197 196 198 13 (set (reg/v/f:SI 148 [ src_addr ])
        (reg:SI 241 [ Data ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":728:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 198 197 199 13 (var_location:SI src_addr (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":728:13 -1
     (nil))
(debug_insn 199 198 200 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":729:3 -1
     (nil))
(debug_insn 200 199 201 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":732:3 -1
     (nil))
(debug_insn 201 200 202 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 -1
     (nil))
(insn 202 201 203 13 (set (reg/f:SI 207)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 203 202 204 13 (set (reg:SI 130 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 207)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 204 203 206 13 (set (reg:SI 131 [ _36 ])
        (ior:SI (reg:SI 130 [ _35 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _35 ])
        (nil)))
(insn 206 204 207 13 (set (mem/v:SI (plus:SI (reg/f:SI 207)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 131 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 207)
        (expr_list:REG_DEAD (reg:SI 131 [ _36 ])
            (nil))))
(debug_insn 207 206 208 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":738:3 -1
     (nil))
(debug_insn 208 207 209 13 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":449:31 -1
     (nil))
(debug_insn 209 208 210 13 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":451:3 -1
     (nil))
(debug_insn 210 209 212 13 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":453:3 -1
     (nil))
(insn 212 210 213 13 (parallel [
            (set (reg:SI 209 [ result ])
                (asm_operands/v:SI ("MRS %0, primask") ("=r") 0 []
                     []
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:453))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":453:3 -1
     (nil))
(debug_insn 213 212 214 13 (var_location:SI result (reg:SI 209 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":453:3 -1
     (nil))
(debug_insn 214 213 215 13 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":454:3 -1
     (nil))
(debug_insn 215 214 216 13 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":738:17 -1
     (nil))
(debug_insn 216 215 217 13 (var_location:SI primask_bit (reg:SI 209 [ result ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":738:17 -1
     (nil))
(debug_insn 217 216 218 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":739:3 -1
     (nil))
(debug_insn 218 217 219 13 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 219 218 220 13 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 220 219 221 13 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 221 220 222 13 (set (reg:SI 210)
        (ior:SI (reg/v:SI 178 [ Address ])
            (reg:SI 241 [ Data ]))) 106 {*iorsi3_insn}
     (nil))
(insn 222 221 223 13 (set (reg:SI 211)
        (and:SI (reg:SI 210)
            (const_int 7 [0x7]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))
(insn 223 222 224 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(insn 224 223 226 13 (set (reg:SI 213)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 226 224 227 13 (set (reg:SI 214)
        (zero_extend:SI (subreg:QI (reg:SI 213) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(insn 227 226 228 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 214)
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(jump_insn 228 227 446 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 262)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 107374188 (nil)))
 -> 262)
(note 446 228 229 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 229 446 230 14 (set (reg/f:SI 215)
        (plus:SI (reg:SI 241 [ Data ])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (nil))
(insn 230 229 231 14 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 215)
            (reg/v:SI 178 [ Address ]))) 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 215)
        (nil)))
(insn 231 230 233 14 (set (reg:SI 217)
        (ne:SI (reg:CC 100 cc)
            (const_int 0 [0]))) 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 233 231 234 14 (set (reg:SI 218)
        (zero_extend:SI (subreg:QI (reg:SI 217) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))
(insn 234 233 235 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 218)
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(jump_insn 235 234 236 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 262)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 119304644 (nil)))
 -> 262)
(note 236 235 237 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 237 236 6 15 (set (reg:SI 175 [ _123 ])
        (plus:SI (reg:SI 241 [ Data ])
            (const_int 256 [0x100]))) 7 {*arm_addsi3}
     (nil))
(insn 6 237 490 15 (set (reg:SI 120 [ ivtmp.40 ])
        (reg:SI 241 [ Data ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 241 [ Data ])
        (nil)))
(insn 490 6 256 15 (set (reg:SI 245)
        (minus:SI (reg/v:SI 178 [ Address ])
            (reg:SI 120 [ ivtmp.40 ]))) 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 178 [ Address ])
        (nil)))
(code_label 256 490 238 16 12 (nil) [1 uses])
(note 238 256 239 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 239 238 240 16 (var_location:SI src_addr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 240 239 241 16 (var_location:SI dest_addr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 241 240 242 16 (var_location:QI row_index (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 242 241 243 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":742:3 -1
     (nil))
(debug_insn 243 242 244 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:5 -1
     (nil))
(insn 244 243 246 16 (set (reg:DI 171 [ vect__39.26 ])
        (mem:DI (reg:SI 120 [ ivtmp.40 ]) [1 MEM <vector(2) long unsigned int> [(uint32_t *)vectp_src_addr.24_111]+0 S8 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:18 729 {*movdi_vfp}
     (nil))
(insn 246 244 247 16 (set (reg/f:SI 220)
        (plus:SI (reg:SI 245)
            (reg:SI 120 [ ivtmp.40 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:16 7 {*arm_addsi3}
     (nil))
(insn 247 246 248 16 (set (mem:DI (reg/f:SI 220) [1 MEM <vector(2) long unsigned int> [(uint32_t *)_121]+0 S8 A64])
        (reg:DI 171 [ vect__39.26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:16 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 220)
        (expr_list:REG_DEAD (reg:DI 171 [ vect__39.26 ])
            (nil))))
(debug_insn 248 247 249 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":745:5 -1
     (nil))
(debug_insn 249 248 250 16 (var_location:SI dest_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":745:14 -1
     (nil))
(debug_insn 250 249 251 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:5 -1
     (nil))
(debug_insn 251 250 252 16 (var_location:SI src_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:13 -1
     (nil))
(debug_insn 252 251 253 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":747:5 -1
     (nil))
(debug_insn 253 252 254 16 (var_location:QI row_index (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":747:14 -1
     (nil))
(debug_insn 254 253 255 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":749:9 -1
     (nil))
(insn 255 254 257 16 (set (reg:SI 120 [ ivtmp.40 ])
        (plus:SI (reg:SI 120 [ ivtmp.40 ])
            (const_int 8 [0x8]))) 7 {*arm_addsi3}
     (nil))
(insn 257 255 258 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ ivtmp.40 ])
            (reg:SI 175 [ _123 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 258 257 262 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 256)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1040187398 (nil)))
 -> 256)
      ; pc falls through to BB 19
(code_label 262 258 263 17 11 (nil) [2 uses])
(note 263 262 264 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 264 263 491 17 (set (reg/f:SI 138 [ _44 ])
        (plus:SI (reg:SI 241 [ Data ])
            (const_int 256 [0x100]))) 7 {*arm_addsi3}
     (nil))
(insn 491 264 282 17 (set (reg:SI 245)
        (minus:SI (reg/v:SI 178 [ Address ])
            (reg:SI 241 [ Data ]))) 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241 [ Data ])
        (expr_list:REG_DEAD (reg/v:SI 178 [ Address ])
            (nil))))
(code_label 282 491 265 18 14 (nil) [1 uses])
(note 265 282 266 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 266 265 267 18 (var_location:SI src_addr (reg/v/f:SI 148 [ src_addr ])) -1
     (nil))
(debug_insn 267 266 268 18 (var_location:SI dest_addr (plus:SI (minus:SI (reg/v/f:SI 148 [ src_addr ])
            (debug_expr:SI D#4))
        (debug_expr:SI D#5))) -1
     (nil))
(debug_insn 268 267 269 18 (var_location:QI row_index (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 269 268 270 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":742:3 -1
     (nil))
(debug_insn 270 269 271 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:5 -1
     (nil))
(insn 271 270 273 18 (set (reg:SI 169 [ _104 ])
        (mem:SI (reg/v/f:SI 148 [ src_addr ]) [1 *src_addr_65+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 273 271 274 18 (set (mem:SI (plus:SI (reg/v/f:SI 148 [ src_addr ])
                (reg:SI 245)) [1 *_39+0 S4 A32])
        (reg:SI 169 [ _104 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 169 [ _104 ])
        (nil)))
(debug_insn 274 273 275 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":745:5 -1
     (nil))
(debug_insn 275 274 276 18 (var_location:SI dest_addr (plus:SI (minus:SI (plus:SI (reg/v/f:SI 148 [ src_addr ])
                (debug_expr:SI D#5))
            (debug_expr:SI D#3))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":745:14 -1
     (nil))
(debug_insn 276 275 277 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:5 -1
     (nil))
(insn 277 276 278 18 (set (reg/v/f:SI 148 [ src_addr ])
        (plus:SI (reg/v/f:SI 148 [ src_addr ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:13 7 {*arm_addsi3}
     (nil))
(debug_insn 278 277 279 18 (var_location:SI src_addr (reg/v/f:SI 148 [ src_addr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:13 -1
     (nil))
(debug_insn 279 278 280 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":747:5 -1
     (nil))
(debug_insn 280 279 281 18 (var_location:QI row_index (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":747:14 -1
     (nil))
(debug_insn 281 280 283 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":749:9 -1
     (nil))
(insn 283 281 284 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 138 [ _44 ])
            (reg/v/f:SI 148 [ src_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":749:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 284 283 285 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 282)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":749:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1056991452 (nil)))
 -> 282)
(code_label 285 284 286 19 13 (nil) [0 uses])
(note 286 285 287 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 287 286 288 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":752:3 -1
     (nil))
(debug_insn 288 287 289 19 (var_location:SI priMask (reg:SI 209 [ result ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":752:3 -1
     (nil))
(debug_insn 289 288 290 19 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":479:27 -1
     (nil))
(debug_insn 290 289 291 19 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":481:3 -1
     (nil))
(insn 291 290 292 19 (parallel [
            (asm_operands/v ("MSR primask, %0") ("") 0 [
                    (reg:SI 209 [ result ])
                ]
                 [
                    (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:481)
                ]
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:481)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":481:3 -1
     (expr_list:REG_DEAD (reg:SI 209 [ result ])
        (nil)))
(debug_insn 292 291 293 19 (var_location:SI priMask (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":752:3 -1
     (nil))
(debug_insn 293 292 294 19 (var_location:SI Address (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 294 293 295 19 (var_location:SI DataAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 295 294 296 19 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 296 295 297 19 (var_location:SI src_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 297 296 298 19 (var_location:SI dest_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 298 297 299 19 (var_location:QI row_index (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":200:7 -1
     (nil))
(debug_insn 299 298 503 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":203:7 -1
     (nil))
(insn 503 299 504 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 177 [ TypeProgram ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":205:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 177 [ TypeProgram ])
        (nil)))
(insn 504 503 303 19 (set (reg/v:SI 119 [ error ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 119 [ error ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":205:18 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(code_label 303 504 304 20 9 (nil) [0 uses])
(note 304 303 305 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 305 304 306 20 (var_location:SI prog_bit (reg/v:SI 119 [ error ])) -1
     (nil))
(debug_insn 306 305 307 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":211:5 -1
     (nil))
(debug_insn 307 306 308 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":214:5 -1
     (nil))
(debug_insn 308 307 309 20 (var_location:SI Timeout (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":214:5 -1
     (nil))
(debug_insn 309 308 310 20 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 310 309 311 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:3 -1
     (nil))
(call_insn 311 310 312 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 312 311 313 20 (set (reg/v:SI 151 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 313 312 314 20 (var_location:SI tickstart (reg/v:SI 151 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 -1
     (nil))
(debug_insn 314 313 315 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":659:3 -1
     (nil))
(debug_insn 315 314 330 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:3 -1
     (nil))
(insn 330 315 332 20 (set (reg/f:SI 223)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 22
(code_label 332 330 318 21 18 (nil) [1 uses])
(note 318 332 319 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 319 318 320 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:5 -1
     (nil))
(call_insn 320 319 321 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 321 320 322 21 (set (reg:SI 152 [ _70 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 322 321 325 21 (set (reg:SI 222)
        (minus:SI (reg:SI 152 [ _70 ])
            (reg/v:SI 151 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ _70 ])
        (nil)))
(insn 325 322 326 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 222)
            (const_int 1000 [0x3e8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 222)
        (nil)))
(jump_insn 326 325 327 21 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 441)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 441)
(code_label 327 326 328 22 16 (nil) [0 uses])
(note 328 327 329 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 331 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 -1
     (nil))
(insn 331 329 333 22 (set (reg:SI 154 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 223)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 333 331 334 22 (set (reg:SI 224)
        (and:SI (reg:SI 154 [ _72 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ _72 ])
        (nil)))
(insn 334 333 335 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224)
        (nil)))
(jump_insn 335 334 336 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 332)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 332)
(note 336 335 337 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 337 336 339 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:3 -1
     (nil))
(insn 339 337 340 23 (set (reg:SI 156 [ _74 ])
        (mem/v:SI (plus:SI (reg/f:SI 223)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 340 339 341 23 (set (reg:SI 226)
        (const_int 50170 [0xc3fa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 341 340 342 23 (set (reg/v:SI 157 [ error ])
        (and:SI (reg:SI 156 [ _74 ])
            (reg:SI 226))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_DEAD (reg:SI 156 [ _74 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 156 [ _74 ])
                    (const_int 50170 [0xc3fa]))
                (nil)))))
(debug_insn 342 341 343 23 (var_location:SI error (reg/v:SI 157 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 -1
     (nil))
(debug_insn 343 342 344 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:3 -1
     (nil))
(insn 344 343 345 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 157 [ error ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 345 344 346 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 363)
(note 346 345 347 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 347 346 349 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:5 -1
     (nil))
(insn 349 347 350 24 (set (reg:SI 158 [ _76 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 246)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 349 352 24 (set (reg:SI 159 [ _77 ])
        (ior:SI (reg/v:SI 157 [ error ])
            (reg:SI 158 [ _76 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _76 ])
        (nil)))
(insn 352 350 353 24 (set (mem/v/c:SI (plus:SI (reg/f:SI 246)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 159 [ _77 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159 [ _77 ])
        (nil)))
(debug_insn 353 352 354 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 354 353 355 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 355 354 356 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 356 355 358 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(insn 358 356 359 24 (set (mem/v:SI (plus:SI (reg/f:SI 223)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg/v:SI 157 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 223)
        (expr_list:REG_DEAD (reg/v:SI 157 [ error ])
            (nil))))
(debug_insn 359 358 360 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 360 359 10 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:5 -1
     (nil))
(insn 10 360 363 24 (set (reg/v:SI 176 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 363 10 364 25 19 (nil) [1 uses])
(note 364 363 365 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 365 364 366 25 (var_location:SI D#1 (const_int 1000 [0x3e8])) -1
     (nil))
(debug_insn 366 365 367 25 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 367 366 368 25 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 368 367 369 25 (var_location:SI Timeout (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 369 368 371 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:3 -1
     (nil))
(insn 371 369 372 25 (set (reg:SI 161 [ _80 ])
        (mem/v:SI (plus:SI (reg/f:SI 223)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 372 371 373 25 (set (reg:SI 231)
        (and:SI (reg:SI 161 [ _80 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ _80 ])
        (nil)))
(insn 373 372 374 25 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 231)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 374 373 375 25 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 445)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 445)
(note 375 374 376 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 376 375 377 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 377 376 378 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 378 377 379 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 379 378 381 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(insn 381 379 382 26 (set (reg:SI 233)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 382 381 11 26 (set (mem/v:SI (plus:SI (reg/f:SI 223)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg:SI 233)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg/f:SI 223)
            (nil))))
(insn 11 382 441 26 (set (reg/v:SI 176 [ <retval> ])
        (reg/v:SI 157 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 157 [ error ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 29
(code_label 441 11 440 27 22 (nil) [1 uses])
(note 440 441 9 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 9 440 445 27 (set (reg/v:SI 176 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":665:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 445 9 444 28 23 (nil) [1 uses])
(note 444 445 12 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 12 444 383 28 (set (reg/v:SI 176 [ <retval> ])
        (reg:SI 231)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 231)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 383 12 384 29 17 (nil) [0 uses])
(note 384 383 385 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 385 384 386 29 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 386 385 387 29 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 387 386 388 29 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 388 387 389 29 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":214:14 -1
     (nil))
(debug_insn 389 388 390 29 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":214:14 -1
     (nil))
(debug_insn 390 389 391 29 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":214:14 -1
     (nil))
(debug_insn 391 390 392 29 (var_location:QI status (subreg:QI (reg/v:SI 176 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":214:14 -1
     (nil))
(debug_insn 392 391 393 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":217:5 -1
     (nil))
(insn 393 392 394 29 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 119 [ error ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":217:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 394 393 395 29 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 403)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":217:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 403)
(note 395 394 396 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 396 395 397 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":219:7 -1
     (nil))
(insn 397 396 398 30 (set (reg/f:SI 234)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 398 397 399 30 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 234)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":219:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 399 398 400 30 (set (reg:SI 235)
        (not:SI (reg/v:SI 119 [ error ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":219:7 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 119 [ error ])
        (nil)))
(insn 400 399 402 30 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 235)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":219:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 402 400 436 30 (set (mem/v:SI (plus:SI (reg/f:SI 234)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":219:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 234)
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
      ; pc falls through to BB 32
(code_label 436 402 435 31 21 (nil) [1 uses])
(note 435 436 14 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 14 435 403 31 (set (reg/v:SI 176 [ <retval> ])
        (const_int 3 [0x3])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 403 14 404 32 4 (nil) [1 uses])
(note 404 403 405 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 405 404 406 32 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 406 405 407 32 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 407 406 408 32 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 408 407 409 32 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 409 408 410 32 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 410 409 411 32 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":185:12 -1
     (nil))
(debug_insn 411 410 412 32 (var_location:QI status (subreg:QI (reg/v:SI 176 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 412 411 413 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":224:3 -1
     (nil))
(debug_insn 413 412 415 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":224:3 -1
     (nil))
(insn 415 413 417 32 (set (reg:SI 238)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":224:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 417 415 418 32 (set (mem/c:QI (reg/f:SI 246) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 238) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":224:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 246)
        (expr_list:REG_DEAD (reg:SI 238)
            (nil))))
(debug_insn 418 417 419 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":224:3 -1
     (nil))
(debug_insn 419 418 432 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":227:3 -1
     (nil))
      ; pc falls through to BB 34
(code_label 432 419 431 33 20 (nil) [1 uses])
(note 431 432 15 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 15 431 420 33 (set (reg/v:SI 176 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":182:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 420 15 421 34 2 (nil) [0 uses])
(note 421 420 426 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 426 421 427 34 (set (reg/i:SI 0 r0)
        (reg/v:SI 176 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":228:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 176 [ <retval> ])
        (nil)))
(insn 427 426 0 34 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":228:1 -1
     (nil))

;; Function HAL_FLASH_Program_IT (HAL_FLASH_Program_IT, funcdef_no=330, decl_uid=8861, cgraph_uid=334, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 38 count 33 (  1.2)


HAL_FLASH_Program_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,3u} r3={3d,1u} r7={1d,26u} r12={4d} r13={1d,28u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,14u} r101={2d} r102={1d,26u} r103={1d,25u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r115={1d,1u} r118={1d,1u} r119={1d,1u} r127={1d,1u} r128={1d,1u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r139={1d,1u} r141={1d,1u,1e} r142={1d,4u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r149={2d,5u} r153={1d,1u} r156={2d,8u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r165={1d,1u} r166={6d,1u} r167={1d,4u} r168={1d,8u} r171={1d,1u} r173={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,5u} r179={1d,1u} r181={1d,1u} r186={1d,1u} r188={1d,1u} r190={1d,1u} r193={1d,1u} r196={1d,2u} r199={1d,1u} r202={1d,4u} r211={1d,1u} r212={1d,2u} r214={1d,4u} r215={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r228={1d,8u} r229={1d,2u} r232={2d,2u} r233={1d,10u} 
;;    total ref usage 504{264d,239u,1e} in 275{273 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 196, 197, 198, 199, 200, 201
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,17] 13[18,18] 14[19,21] 15[22,23] 16[24,26] 17[27,29] 18[30,32] 19[33,35] 20[36,38] 21[39,41] 22[42,44] 23[45,47] 24[48,50] 25[51,53] 26[54,56] 27[57,59] 28[60,62] 29[63,65] 30[66,68] 31[69,71] 48[72,73] 49[74,75] 50[76,77] 51[78,79] 52[80,81] 53[82,83] 54[84,85] 55[86,87] 56[88,89] 57[90,91] 58[92,93] 59[94,95] 60[96,97] 61[98,99] 62[100,101] 63[102,103] 64[104,105] 65[106,107] 66[108,109] 67[110,111] 68[112,113] 69[114,115] 70[116,117] 71[118,119] 72[120,121] 73[122,123] 74[124,125] 75[126,127] 76[128,129] 77[130,131] 78[132,133] 79[134,135] 80[136,137] 81[138,139] 82[140,141] 83[142,143] 84[144,145] 85[146,147] 86[148,149] 87[150,151] 88[152,153] 89[154,155] 90[156,157] 91[158,159] 92[160,161] 93[162,163] 94[164,165] 95[166,167] 96[168,169] 97[170,171] 98[172,173] 99[174,175] 100[176,191] 101[192,193] 102[194,194] 103[195,195] 104[196,197] 105[198,199] 106[200,201] 114[202,202] 115[203,203] 118[204,204] 119[205,205] 127[206,206] 128[207,207] 135[208,208] 136[209,209] 137[210,210] 139[211,211] 141[212,212] 142[213,213] 143[214,214] 144[215,215] 146[216,216] 149[217,218] 153[219,219] 156[220,221] 158[222,222] 159[223,223] 161[224,224] 165[225,225] 166[226,231] 167[232,232] 168[233,233] 171[234,234] 173[235,235] 176[236,236] 177[237,237] 178[238,238] 179[239,239] 181[240,240] 186[241,241] 188[242,242] 190[243,243] 193[244,244] 196[245,245] 199[246,246] 202[247,247] 211[248,248] 212[249,249] 214[250,250] 215[251,251] 216[252,252] 218[253,253] 219[254,254] 220[255,255] 222[256,256] 223[257,257] 225[258,258] 228[259,259] 229[260,260] 232[261,262] 233[263,263] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d194(102){ }d195(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[18],14[21],16[26],17[29],18[32],19[35],20[38],21[41],22[44],23[47],24[50],25[53],26[56],27[59],28[62],29[65],30[68],31[71],102[194],103[195]
;; rd  kill	(68) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[18],14[19,20,21],16[24,25,26],17[27,28,29],18[30,31,32],19[33,34,35],20[36,37,38],21[39,40,41],22[42,43,44],23[45,46,47],24[48,49,50],25[51,52,53],26[54,55,56],27[57,58,59],28[60,61,62],29[63,64,65],30[66,67,68],31[69,70,71],102[194],103[195]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[3],1[6],2[9],3[12],7[13],13[18],102[194],103[195]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 24 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d18(bb 0 insn -1) }u2(102){ d194(bb 0 insn -1) }u3(103){ d195(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 167 168 171 228 229 233
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 167 168 171 228 229 233
;; live  kill	
;; rd  in  	(8) 0[3],1[6],2[9],3[12],7[13],13[18],102[194],103[195]
;; rd  gen 	(7) 100[191],167[232],168[233],171[234],228[259],229[260],233[263]
;; rd  kill	(22) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],167[232],168[233],171[234],228[259],229[260],233[263]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; rd  out 	(9) 7[13],13[18],102[194],103[195],167[232],168[233],228[259],229[260],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(7){ d13(bb 0 insn -1) }u15(13){ d18(bb 0 insn -1) }u16(102){ d194(bb 0 insn -1) }u17(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 233
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 136 173 176 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; live  gen 	 0 [r0] 136 173 176 178
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[13],13[18],102[194],103[195],167[232],168[233],228[259],229[260],233[263]
;; rd  gen 	(5) 0[2],136[209],173[235],176[236],178[238]
;; rd  kill	(11) 0[0,1,2,3],14[19,20,21],136[209],173[235],176[236],178[238]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; rd  out 	(11) 7[13],13[18],102[194],103[195],136[209],167[232],168[233],178[238],228[259],229[260],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 5 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ d13(bb 0 insn -1) }u26(13){ d18(bb 0 insn -1) }u27(102){ d194(bb 0 insn -1) }u28(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 137 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; live  gen 	 0 [r0] 100 [cc] 137 177
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(14) 7[13],13[18],100[187],102[194],103[195],136[209],139[211],167[232],168[233],178[238],179[239],228[259],229[260],233[263]
;; rd  gen 	(4) 0[1],100[188],137[210],177[237]
;; rd  kill	(25) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],137[210],177[237]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; rd  out 	(11) 7[13],13[18],102[194],103[195],136[209],167[232],168[233],178[238],228[259],229[260],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 3 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ d13(bb 0 insn -1) }u36(13){ d18(bb 0 insn -1) }u37(102){ d194(bb 0 insn -1) }u38(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc] 139 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; live  gen 	 100 [cc] 139 179
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],136[209],167[232],168[233],178[238],228[259],229[260],233[263]
;; rd  gen 	(3) 100[187],139[211],179[239]
;; rd  kill	(18) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],139[211],179[239]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136 167 168 178 228 229 233
;; rd  out 	(11) 7[13],13[18],102[194],103[195],136[209],167[232],168[233],178[238],228[259],229[260],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(7){ d13(bb 0 insn -1) }u44(13){ d18(bb 0 insn -1) }u45(102){ d194(bb 0 insn -1) }u46(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 178 228 229 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc] 141 142 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 178 228 229 233
;; live  gen 	 100 [cc] 141 142 181
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],136[209],167[232],168[233],178[238],228[259],229[260],233[263]
;; rd  gen 	(4) 100[186],141[212],142[213],181[240]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],141[212],142[213],181[240]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 167 168 178 228 229 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 167 168 178 228 229 233
;; rd  out 	(11) 7[13],13[18],102[194],103[195],142[213],167[232],168[233],178[238],228[259],229[260],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 6 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(7){ d13(bb 0 insn -1) }u55(13){ d18(bb 0 insn -1) }u56(102){ d194(bb 0 insn -1) }u57(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 178 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 178 233
;; lr  def 	 143 144 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 178 233
;; live  gen 	 143 144 166
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],142[213],167[232],168[233],178[238],228[259],229[260],233[263]
;; rd  gen 	(3) 143[214],144[215],166[231]
;; rd  kill	(8) 143[214],144[215],166[226,227,228,229,230,231]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 233
;; rd  out 	(6) 7[13],13[18],102[194],103[195],166[231],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 6 )->[8]->( 9 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(7){ d13(bb 0 insn -1) }u66(13){ d18(bb 0 insn -1) }u67(102){ d194(bb 0 insn -1) }u68(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 178 228 229 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc] 146 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 178 228 229 233
;; live  gen 	 100 [cc] 146 186
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],142[213],167[232],168[233],178[238],228[259],229[260],233[263]
;; rd  gen 	(3) 100[185],146[216],186[241]
;; rd  kill	(18) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],146[216],186[241]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 178 228 229 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 178 228 229 233
;; rd  out 	(10) 7[13],13[18],102[194],103[195],167[232],168[233],178[238],228[259],229[260],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 8 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(7){ d13(bb 0 insn -1) }u74(13){ d18(bb 0 insn -1) }u75(102){ d194(bb 0 insn -1) }u76(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 178 228 229 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 178 228 229 233
;; live  gen 	 188
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[194],103[195],167[232],168[233],178[238],228[259],229[260],233[263]
;; rd  gen 	(1) 188[242]
;; rd  kill	(1) 188[242]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; rd  out 	(9) 7[13],13[18],102[194],103[195],167[232],168[233],228[259],229[260],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 4 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ d13(bb 0 insn -1) }u80(13){ d18(bb 0 insn -1) }u81(102){ d194(bb 0 insn -1) }u82(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 233
;; live  gen 	 166
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],136[209],167[232],168[233],178[238],228[259],229[260],233[263]
;; rd  gen 	(1) 166[230]
;; rd  kill	(6) 166[226,227,228,229,230,231]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 233
;; rd  out 	(6) 7[13],13[18],102[194],103[195],166[230],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 7 10 )->[11]->( 26 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(7){ d13(bb 0 insn -1) }u84(13){ d18(bb 0 insn -1) }u85(102){ d194(bb 0 insn -1) }u86(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 233
;; lr  def 	 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166 233
;; live  gen 	 190
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[194],103[195],166[230,231],233[263]
;; rd  gen 	(1) 190[243]
;; rd  kill	(1) 190[243]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; rd  out 	(6) 7[13],13[18],102[194],103[195],166[230,231]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 9 8 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u89(7){ d13(bb 0 insn -1) }u90(13){ d18(bb 0 insn -1) }u91(102){ d194(bb 0 insn -1) }u92(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[194],103[195],167[232],168[233],178[238],228[259],229[260],233[263]
;; rd  gen 	(1) 100[184]
;; rd  kill	(16) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; rd  out 	(9) 7[13],13[18],102[194],103[195],167[232],168[233],228[259],229[260],233[263]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 12 )->[13]->( 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u95(7){ d13(bb 0 insn -1) }u96(13){ d18(bb 0 insn -1) }u97(102){ d194(bb 0 insn -1) }u98(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 233
;; lr  def 	 158 159 193 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228 233
;; live  gen 	 158 159 193 196
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],167[232],168[233],228[259],229[260],233[263]
;; rd  gen 	(4) 158[222],159[223],193[244],196[245]
;; rd  kill	(4) 158[222],159[223],193[244],196[245]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; rd  out 	(6) 7[13],13[18],102[194],103[195],168[233],228[259]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u107(7){ d13(bb 0 insn -1) }u108(13){ d18(bb 0 insn -1) }u109(102){ d194(bb 0 insn -1) }u110(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 233
;; lr  def 	 100 [cc] 114 115 199 202
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228 229 233
;; live  gen 	 100 [cc] 114 115 199 202
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],167[232],168[233],228[259],229[260],233[263]
;; rd  gen 	(5) 100[183],114[202],115[203],199[246],202[247]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],114[202],115[203],199[246],202[247]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 202 228 229
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 202 228 229
;; rd  out 	(9) 7[13],13[18],102[194],103[195],167[232],168[233],202[247],228[259],229[260]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 14 )->[15]->( 26 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u121(7){ d13(bb 0 insn -1) }u122(13){ d18(bb 0 insn -1) }u123(102){ d194(bb 0 insn -1) }u124(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 202 228 229
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 202 228 229
;; lr  def 	 118 119 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 202 228 229
;; live  gen 	 118 119 166
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],167[232],168[233],202[247],228[259],229[260]
;; rd  gen 	(3) 118[204],119[205],166[226]
;; rd  kill	(8) 118[204],119[205],166[226,227,228,229,230,231]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; rd  out 	(5) 7[13],13[18],102[194],103[195],166[226]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 14 )->[16]->( 17 25 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u135(7){ d13(bb 0 insn -1) }u136(13){ d18(bb 0 insn -1) }u137(102){ d194(bb 0 insn -1) }u138(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167
;; lr  def 	 100 [cc] 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167 168 228
;; live  gen 	 100 [cc] 211
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],167[232],168[233],202[247],228[259],229[260]
;; rd  gen 	(2) 100[182],211[248]
;; rd  kill	(17) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],211[248]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; rd  out 	(6) 7[13],13[18],102[194],103[195],168[233],228[259]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 13 16 )->[17]->( 21 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u142(7){ d13(bb 0 insn -1) }u143(13){ d18(bb 0 insn -1) }u144(102){ d194(bb 0 insn -1) }u145(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; lr  def 	 100 [cc] 127 128 156 212 214 215 216 218 219
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; live  gen 	 100 [cc] 127 128 156 212 214 215 216 218 219
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[194],103[195],168[233],228[259]
;; rd  gen 	(10) 100[180],127[206],128[207],156[220],212[249],214[250],215[251],216[252],218[253],219[254]
;; rd  kill	(26) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],127[206],128[207],156[220,221],212[249],214[250],215[251],216[252],218[253],219[254]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156 168 214 228
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156 168 214 228
;; rd  out 	(8) 7[13],13[18],102[194],103[195],156[220],168[233],214[250],228[259]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 17 )->[18]->( 21 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u161(7){ d13(bb 0 insn -1) }u162(13){ d18(bb 0 insn -1) }u163(102){ d194(bb 0 insn -1) }u164(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156 168 214 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; lr  def 	 100 [cc] 220 222 223
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156 168 214 228
;; live  gen 	 100 [cc] 220 222 223
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],156[220],168[233],214[250],228[259]
;; rd  gen 	(4) 100[178],220[255],222[256],223[257]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],220[255],222[256],223[257]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156 168 214 228
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156 168 214 228
;; rd  out 	(8) 7[13],13[18],102[194],103[195],156[220],168[233],214[250],228[259]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u172(7){ d13(bb 0 insn -1) }u173(13){ d18(bb 0 insn -1) }u174(102){ d194(bb 0 insn -1) }u175(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 214 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; lr  def 	 149 165 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 214 228
;; live  gen 	 149 165 232
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],156[220],168[233],214[250],228[259]
;; rd  gen 	(3) 149[217],165[225],232[261]
;; rd  kill	(5) 149[217,218],165[225],232[261,262]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 165 214 232
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 165 214 232
;; rd  out 	(8) 7[13],13[18],102[194],103[195],149[217],165[225],214[250],232[261]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 19 20 )->[20]->( 20 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u180(7){ d13(bb 0 insn -1) }u181(13){ d18(bb 0 insn -1) }u182(102){ d194(bb 0 insn -1) }u183(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 165 214 232
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 165 232
;; lr  def 	 100 [cc] 149 161 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 165 214 232
;; live  gen 	 100 [cc] 149 161 225
;; live  kill	
;; rd  in  	(12) 7[13],13[18],100[177],102[194],103[195],149[217,218],161[224],165[225],214[250],225[258],232[261]
;; rd  gen 	(4) 100[177],149[218],161[224],225[258]
;; rd  kill	(20) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],149[217,218],161[224],225[258]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 165 214 232
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 165 214 232
;; rd  out 	(8) 7[13],13[18],102[194],103[195],149[218],165[225],214[250],232[261]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 18 17 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u193(7){ d13(bb 0 insn -1) }u194(13){ d18(bb 0 insn -1) }u195(102){ d194(bb 0 insn -1) }u196(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156 168 214 228
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 168 228
;; lr  def 	 135 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156 168 214 228
;; live  gen 	 135 232
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[194],103[195],156[220],168[233],214[250],228[259]
;; rd  gen 	(2) 135[208],232[262]
;; rd  kill	(3) 135[208],232[261,262]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 156 214 232
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 156 214 232
;; rd  out 	(8) 7[13],13[18],102[194],103[195],135[208],156[220],214[250],232[262]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 21 22 )->[22]->( 22 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u200(7){ d13(bb 0 insn -1) }u201(13){ d18(bb 0 insn -1) }u202(102){ d194(bb 0 insn -1) }u203(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 156 214 232
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 156 232
;; lr  def 	 100 [cc] 153 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 156 214 232
;; live  gen 	 100 [cc] 153 156
;; live  kill	
;; rd  in  	(11) 7[13],13[18],100[176],102[194],103[195],135[208],153[219],156[220,221],214[250],232[262]
;; rd  gen 	(3) 100[176],153[219],156[221]
;; rd  kill	(19) 100[176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],153[219],156[220,221]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 156 214 232
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 156 214 232
;; rd  out 	(8) 7[13],13[18],102[194],103[195],135[208],156[221],214[250],232[262]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 22 20 )->[23]->( 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u216(7){ d13(bb 0 insn -1) }u217(13){ d18(bb 0 insn -1) }u218(102){ d194(bb 0 insn -1) }u219(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 214
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 214
;; lr  def 	 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 214
;; live  gen 	 166
;; live  kill	
;; rd  in  	(11) 7[13],13[18],102[194],103[195],135[208],149[218],156[221],165[225],214[250],232[261,262]
;; rd  gen 	(1) 166[229]
;; rd  kill	(6) 166[226,227,228,229,230,231]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; rd  out 	(5) 7[13],13[18],102[194],103[195],166[229]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 2 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u222(7){ d13(bb 0 insn -1) }u223(13){ d18(bb 0 insn -1) }u224(102){ d194(bb 0 insn -1) }u225(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 166
;; live  kill	
;; rd  in  	(9) 7[13],13[18],102[194],103[195],167[232],168[233],228[259],229[260],233[263]
;; rd  gen 	(1) 166[228]
;; rd  kill	(6) 166[226,227,228,229,230,231]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; rd  out 	(5) 7[13],13[18],102[194],103[195],166[228]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 16 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u226(7){ d13(bb 0 insn -1) }u227(13){ d18(bb 0 insn -1) }u228(102){ d194(bb 0 insn -1) }u229(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 166
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[194],103[195],168[233],228[259]
;; rd  gen 	(1) 166[227]
;; rd  kill	(6) 166[226,227,228,229,230,231]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; rd  out 	(5) 7[13],13[18],102[194],103[195],166[227]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 23 15 11 25 24 )->[26]->( 1 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u230(7){ d13(bb 0 insn -1) }u231(13){ d18(bb 0 insn -1) }u232(102){ d194(bb 0 insn -1) }u233(103){ d195(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 166
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(10) 7[13],13[18],102[194],103[195],166[226,227,228,229,230,231]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[18],102[194],103[195]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }
;;   reg 103 { d195(bb 0 insn -1) }

( 26 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u236(0){ d0(bb 26 insn 361) }u237(7){ d13(bb 0 insn -1) }u238(13){ d18(bb 0 insn -1) }u239(102){ d194(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[18],102[194],103[195]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 26 insn 361) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d194(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 38 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 53 to worklist
  Adding insn 47 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 72 to worklist
  Adding insn 66 to worklist
  Adding insn 85 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 117 to worklist
  Adding insn 142 to worklist
  Adding insn 157 to worklist
  Adding insn 175 to worklist
  Adding insn 172 to worklist
  Adding insn 166 to worklist
  Adding insn 163 to worklist
  Adding insn 203 to worklist
  Adding insn 199 to worklist
  Adding insn 196 to worklist
  Adding insn 190 to worklist
  Adding insn 187 to worklist
  Adding insn 228 to worklist
  Adding insn 222 to worklist
  Adding insn 218 to worklist
  Adding insn 215 to worklist
  Adding insn 212 to worklist
  Adding insn 238 to worklist
  Adding insn 282 to worklist
  Adding insn 274 to worklist
  Adding insn 266 to worklist
  Adding insn 260 to worklist
  Adding insn 257 to worklist
  Adding insn 289 to worklist
  Adding insn 312 to worklist
  Adding insn 301 to worklist
  Adding insn 338 to worklist
  Adding insn 327 to worklist
  Adding insn 345 to worklist
  Adding insn 362 to worklist
Finished finding needed instructions:
  Adding insn 361 to worklist
Processing use of (reg 166 [ <retval> ]) in insn 361:
  Adding insn 6 to worklist
  Adding insn 7 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 12 to worklist
  Adding insn 10 to worklist
Processing use of (reg 167 [ TypeProgram ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 362:
Processing use of (reg 214 [ result ]) in insn 345:
Processing use of (reg 153 [ _76 ]) in insn 327:
  Adding insn 325 to worklist
Processing use of (reg 156 [ src_addr ]) in insn 327:
  Adding insn 331 to worklist
  Adding insn 251 to worklist
Processing use of (reg 232) in insn 327:
  Adding insn 393 to worklist
Processing use of (reg 168 [ Address ]) in insn 393:
  Adding insn 3 to worklist
Processing use of (reg 228 [ Data ]) in insn 393:
  Adding insn 375 to worklist
Processing use of (reg 2 r2) in insn 375:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 228 [ Data ]) in insn 251:
Processing use of (reg 156 [ src_addr ]) in insn 331:
Processing use of (reg 156 [ src_addr ]) in insn 325:
Processing use of (reg 100 cc) in insn 338:
  Adding insn 337 to worklist
Processing use of (reg 135 [ _41 ]) in insn 337:
  Adding insn 318 to worklist
Processing use of (reg 156 [ src_addr ]) in insn 337:
Processing use of (reg 228 [ Data ]) in insn 318:
Processing use of (reg 161 [ vect__36.54 ]) in insn 301:
  Adding insn 298 to worklist
Processing use of (reg 225) in insn 301:
  Adding insn 300 to worklist
Processing use of (reg 149 [ ivtmp.67 ]) in insn 300:
  Adding insn 309 to worklist
  Adding insn 8 to worklist
Processing use of (reg 232) in insn 300:
  Adding insn 392 to worklist
Processing use of (reg 149 [ ivtmp.67 ]) in insn 392:
Processing use of (reg 168 [ Address ]) in insn 392:
Processing use of (reg 228 [ Data ]) in insn 8:
Processing use of (reg 149 [ ivtmp.67 ]) in insn 309:
Processing use of (reg 149 [ ivtmp.67 ]) in insn 298:
Processing use of (reg 100 cc) in insn 312:
  Adding insn 311 to worklist
Processing use of (reg 149 [ ivtmp.67 ]) in insn 311:
Processing use of (reg 165 [ _108 ]) in insn 311:
  Adding insn 291 to worklist
Processing use of (reg 228 [ Data ]) in insn 291:
Processing use of (reg 100 cc) in insn 289:
  Adding insn 288 to worklist
Processing use of (reg 223) in insn 288:
  Adding insn 287 to worklist
Processing use of (subreg (reg 222) 0) in insn 287:
  Adding insn 285 to worklist
Processing use of (reg 100 cc) in insn 285:
  Adding insn 284 to worklist
Processing use of (reg 168 [ Address ]) in insn 284:
Processing use of (reg 220) in insn 284:
  Adding insn 283 to worklist
Processing use of (reg 228 [ Data ]) in insn 283:
Processing use of (reg 212) in insn 257:
  Adding insn 256 to worklist
Processing use of (reg 128 [ _33 ]) in insn 260:
  Adding insn 258 to worklist
Processing use of (reg 212) in insn 260:
Processing use of (reg 127 [ _32 ]) in insn 258:
Processing use of (reg 100 cc) in insn 282:
  Adding insn 281 to worklist
Processing use of (reg 219) in insn 281:
  Adding insn 280 to worklist
Processing use of (subreg (reg 218) 0) in insn 280:
  Adding insn 278 to worklist
Processing use of (reg 100 cc) in insn 278:
  Adding insn 277 to worklist
Processing use of (reg 216) in insn 277:
  Adding insn 276 to worklist
Processing use of (reg 215) in insn 276:
  Adding insn 275 to worklist
Processing use of (reg 168 [ Address ]) in insn 275:
Processing use of (reg 228 [ Data ]) in insn 275:
Processing use of (reg 100 cc) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 211) in insn 237:
  Adding insn 234 to worklist
Processing use of (reg 167 [ TypeProgram ]) in insn 234:
Processing use of (reg 202) in insn 212:
  Adding insn 195 to worklist
Processing use of (reg 119 [ _23 ]) in insn 215:
  Adding insn 213 to worklist
Processing use of (reg 202) in insn 215:
Processing use of (reg 118 [ _22 ]) in insn 213:
Processing use of (reg 168 [ Address ]) in insn 218:
Processing use of (reg 228 [ Data ]) in insn 218:
Processing use of (reg 168 [ Address ]) in insn 228:
Processing use of (reg 229 [ Data+4 ]) in insn 228:
  Adding insn 376 to worklist
Processing use of (reg 3 r3) in insn 376:
Processing use of (subreg (reg 199) 0) in insn 187:
  Adding insn 185 to worklist
Processing use of (reg 233) in insn 187:
  Adding insn 19 to worklist
Processing use of (reg 168 [ Address ]) in insn 190:
Processing use of (reg 233) in insn 190:
Processing use of (reg 202) in insn 196:
Processing use of (reg 115 [ _6 ]) in insn 199:
  Adding insn 197 to worklist
Processing use of (reg 202) in insn 199:
Processing use of (reg 114 [ _5 ]) in insn 197:
Processing use of (reg 100 cc) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 167 [ TypeProgram ]) in insn 202:
Processing use of (subreg (reg 193) 0) in insn 163:
  Adding insn 161 to worklist
Processing use of (reg 233) in insn 163:
Processing use of (reg 168 [ Address ]) in insn 166:
Processing use of (reg 233) in insn 166:
Processing use of (reg 196) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 159 [ _87 ]) in insn 175:
  Adding insn 173 to worklist
Processing use of (reg 196) in insn 175:
Processing use of (reg 158 [ _86 ]) in insn 173:
Processing use of (reg 100 cc) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 167 [ TypeProgram ]) in insn 156:
Processing use of (subreg (reg 190) 0) in insn 142:
  Adding insn 140 to worklist
Processing use of (reg 233) in insn 142:
Processing use of (reg 178) in insn 117:
  Adding insn 57 to worklist
Processing use of (reg 188) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 178) in insn 106:
Processing use of (reg 100 cc) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 186) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 146 [ _63 ]) in insn 107:
Processing use of (reg 233) in insn 76:
Processing use of (reg 144 [ _60 ]) in insn 79:
  Adding insn 77 to worklist
Processing use of (reg 233) in insn 79:
Processing use of (reg 142 [ error ]) in insn 77:
  Adding insn 68 to worklist
Processing use of (reg 143 [ _59 ]) in insn 77:
Processing use of (reg 141 [ _57 ]) in insn 68:
Processing use of (reg 181) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 142 [ error ]) in insn 85:
Processing use of (reg 178) in insn 85:
Processing use of (reg 178) in insn 66:
Processing use of (reg 100 cc) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 142 [ error ]) in insn 71:
Processing use of (reg 178) in insn 58:
Processing use of (reg 100 cc) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 179) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 139 [ _55 ]) in insn 60:
Processing use of (reg 13 sp) in insn 47:
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 177) in insn 52:
  Adding insn 49 to worklist
Processing use of (reg 136 [ tickstart ]) in insn 49:
  Adding insn 39 to worklist
Processing use of (reg 137 [ _53 ]) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 0 r0) in insn 48:
Processing use of (reg 0 r0) in insn 39:
Processing use of (subreg (reg 173) 0) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 233) in insn 28:
Processing use of (reg 176) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 233) in insn 33:
Processing use of (reg 13 sp) in insn 38:
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 171 [ pFlash.Lock ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 233) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_Program_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,3u} r3={3d,1u} r7={1d,26u} r12={4d} r13={1d,28u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,14u} r101={2d} r102={1d,26u} r103={1d,25u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r115={1d,1u} r118={1d,1u} r119={1d,1u} r127={1d,1u} r128={1d,1u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r139={1d,1u} r141={1d,1u,1e} r142={1d,4u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r149={2d,5u} r153={1d,1u} r156={2d,8u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r165={1d,1u} r166={6d,1u} r167={1d,4u} r168={1d,8u} r171={1d,1u} r173={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,5u} r179={1d,1u} r181={1d,1u} r186={1d,1u} r188={1d,1u} r190={1d,1u} r193={1d,1u} r196={1d,2u} r199={1d,1u} r202={1d,4u} r211={1d,1u} r212={1d,2u} r214={1d,4u} r215={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r228={1d,8u} r229={1d,2u} r232={2d,2u} r233={1d,10u} 
;;    total ref usage 504{264d,239u,1e} in 275{273 regular + 2 call} insns.
(note 13 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 13 396 2 (set (reg/v:SI 167 [ TypeProgram ])
        (reg:SI 0 r0 [ TypeProgram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":242:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TypeProgram ])
        (nil)))
(debug_insn 396 2 3 2 (var_location:SI D#12 (reg:SI 1 r1 [ Address ])) -1
     (nil))
(insn 3 396 379 2 (set (reg/v:SI 168 [ Address ])
        (reg:SI 1 r1 [ Address ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":242:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Address ])
        (nil)))
(debug_insn 379 3 395 2 (var_location:SI D#10 (reg:SI 2 r2 [ Data ])) -1
     (nil))
(debug_insn 395 379 375 2 (var_location:SI D#11 (reg:SI 2 r2 [ Data ])) -1
     (nil))
(insn 375 395 376 2 (set (reg:SI 228 [ Data ])
        (reg:SI 2 r2 [ Data ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":242:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Data ])
        (nil)))
(insn 376 375 5 2 (set (reg:SI 229 [ Data+4 ])
        (reg:SI 3 r3 [ Data+4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":242:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Data+4 ])
        (nil)))
(note 5 376 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 5 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":243:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":246:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 233)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 171 [ pFlash.Lock ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 233) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 pFlash.Lock+0 S1 A32]))
        (nil)))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171 [ pFlash.Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ pFlash.Lock ])
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 367)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 367)
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 -1
     (nil))
(insn 26 24 28 3 (set (reg:SI 173)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 26 29 3 (set (mem/c:QI (reg/f:SI 233) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 173) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 -1
     (nil))
(debug_insn 30 29 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":252:3 -1
     (nil))
(insn 32 30 33 3 (set (reg:SI 176)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":252:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 233)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 176)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":252:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:3 -1
     (nil))
(debug_insn 35 34 36 3 (var_location:SI Timeout (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:3 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:3 -1
     (nil))
(call_insn 38 37 39 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 39 38 40 3 (set (reg/v:SI 136 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 40 39 41 3 (var_location:SI tickstart (reg/v:SI 136 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":659:3 -1
     (nil))
(debug_insn 42 41 57 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:3 -1
     (nil))
(insn 57 42 59 3 (set (reg/f:SI 178)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 5
(code_label 59 57 45 4 50 (nil) [1 uses])
(note 45 59 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:5 -1
     (nil))
(call_insn 47 46 48 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 48 47 49 4 (set (reg:SI 137 [ _53 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 49 48 52 4 (set (reg:SI 177)
        (minus:SI (reg:SI 137 [ _53 ])
            (reg/v:SI 136 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _53 ])
        (nil)))
(insn 52 49 53 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 177)
            (const_int 1000 [0x3e8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 369)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 369)
(code_label 54 53 55 5 48 (nil) [0 uses])
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 -1
     (nil))
(insn 58 56 60 5 (set (reg:SI 139 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 58 61 5 (set (reg:SI 179)
        (and:SI (reg:SI 139 [ _55 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _55 ])
        (nil)))
(insn 61 60 62 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(jump_insn 62 61 63 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 59)
(note 63 62 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:3 -1
     (nil))
(insn 66 64 67 6 (set (reg:SI 141 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 6 (set (reg:SI 181)
        (const_int 50170 [0xc3fa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 6 (set (reg/v:SI 142 [ error ])
        (and:SI (reg:SI 141 [ _57 ])
            (reg:SI 181))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 141 [ _57 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 141 [ _57 ])
                    (const_int 50170 [0xc3fa]))
                (nil)))))
(debug_insn 69 68 70 6 (var_location:SI error (reg/v:SI 142 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 -1
     (nil))
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:3 -1
     (nil))
(insn 71 70 72 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 142 [ error ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 72 71 73 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 98)
(note 73 72 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:5 -1
     (nil))
(insn 76 74 77 7 (set (reg:SI 143 [ _59 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 233)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 79 7 (set (reg:SI 144 [ _60 ])
        (ior:SI (reg/v:SI 142 [ error ])
            (reg:SI 143 [ _59 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _59 ])
        (nil)))
(insn 79 77 80 7 (set (mem/v/c:SI (plus:SI (reg/f:SI 233)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 144 [ _60 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144 [ _60 ])
        (nil)))
(debug_insn 80 79 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 83 82 85 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(insn 85 83 86 7 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg/v:SI 142 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_DEAD (reg/v:SI 142 [ error ])
            (nil))))
(debug_insn 86 85 87 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:5 -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 89 88 90 7 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 90 89 91 7 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 91 90 92 7 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 94 93 95 7 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 95 94 6 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":257:3 -1
     (nil))
(insn 6 95 98 7 (set (reg:SI 166 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 98 6 99 8 51 (nil) [1 uses])
(note 99 98 100 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 8 (var_location:SI D#1 (const_int 1000 [0x3e8])) -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 102 101 103 8 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 103 102 104 8 (var_location:SI Timeout (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 104 103 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:3 -1
     (nil))
(insn 106 104 107 8 (set (reg:SI 146 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 8 (set (reg:SI 186)
        (and:SI (reg:SI 146 [ _63 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _63 ])
        (nil)))
(insn 108 107 109 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(jump_insn 109 108 110 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 146)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 146)
(note 110 109 111 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 113 112 114 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 114 113 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(insn 116 114 117 9 (set (reg:SI 188)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 116 118 9 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg:SI 188)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg/f:SI 178)
            (nil))))
(debug_insn 118 117 119 9 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 119 118 120 9 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 120 119 121 9 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 121 120 122 9 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 122 121 123 9 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 123 122 124 9 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 124 123 125 9 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 125 124 369 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":257:3 -1
     (nil))
      ; pc falls through to BB 12
(code_label 369 125 368 10 61 (nil) [1 uses])
(note 368 369 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 368 128 10 (set (reg:SI 166 [ <retval> ])
        (const_int 3 [0x3])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 128 7 129 11 49 (nil) [0 uses])
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 130 129 131 11 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 131 130 132 11 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 132 131 133 11 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 133 132 134 11 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 134 133 135 11 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 135 134 136 11 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 136 135 137 11 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 137 136 138 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":260:5 -1
     (nil))
(debug_insn 138 137 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":260:5 -1
     (nil))
(insn 140 138 142 11 (set (reg:SI 190)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":260:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 140 143 11 (set (mem/c:QI (reg/f:SI 233) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 190) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":260:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (expr_list:REG_DEAD (reg:SI 190)
            (nil))))
(debug_insn 143 142 146 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":260:5 -1
     (nil))
      ; pc falls through to BB 26
(code_label 146 143 147 12 52 (nil) [1 uses])
(note 147 146 148 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 12 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 149 148 150 12 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 150 149 151 12 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 151 150 152 12 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 152 151 153 12 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 153 152 154 12 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 154 153 155 12 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":255:12 -1
     (nil))
(debug_insn 155 154 156 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":265:5 -1
     (nil))
(insn 156 155 157 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 167 [ TypeProgram ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":265:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 157 156 158 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 181)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":265:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 181)
(note 158 157 159 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 161 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":267:7 -1
     (nil))
(insn 161 159 163 13 (set (reg:SI 193)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":267:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 163 161 164 13 (set (mem/v/c:QI (plus:SI (reg/f:SI 233)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 193) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":267:31 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(debug_insn 164 163 166 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":273:5 -1
     (nil))
(insn 166 164 167 13 (set (mem/v/c:SI (plus:SI (reg/f:SI 233)
                (const_int 12 [0xc])) [1 pFlash.Address+0 S4 A32])
        (reg/v:SI 168 [ Address ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":273:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (nil)))
(debug_insn 167 166 168 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(debug_insn 168 167 169 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(debug_insn 169 168 170 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(debug_insn 170 169 171 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(insn 171 170 172 13 (set (reg/f:SI 196)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 171 173 13 (set (reg:SI 158 [ _86 ])
        (mem/v:SI (plus:SI (reg/f:SI 196)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 172 175 13 (set (reg:SI 159 [ _87 ])
        (ior:SI (reg:SI 158 [ _86 ])
            (const_int 50331648 [0x3000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _86 ])
        (nil)))
(insn 175 173 176 13 (set (mem/v:SI (plus:SI (reg/f:SI 196)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 159 [ _87 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (expr_list:REG_DEAD (reg:SI 159 [ _87 ])
            (nil))))
(debug_insn 176 175 177 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(debug_insn 177 176 178 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":278:5 -1
     (nil))
(debug_insn 178 177 181 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":283:10 -1
     (nil))
      ; pc falls through to BB 17
(code_label 181 178 182 14 53 (nil) [1 uses])
(note 182 181 183 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 185 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":271:7 -1
     (nil))
(insn 185 183 187 14 (set (reg:SI 199)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":271:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 187 185 188 14 (set (mem/v/c:QI (plus:SI (reg/f:SI 233)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 199) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":271:31 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(debug_insn 188 187 190 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":273:5 -1
     (nil))
(insn 190 188 191 14 (set (mem/v/c:SI (plus:SI (reg/f:SI 233)
                (const_int 12 [0xc])) [1 pFlash.Address+0 S4 A32])
        (reg/v:SI 168 [ Address ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":273:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 233)
        (nil)))
(debug_insn 191 190 192 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(debug_insn 192 191 193 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(debug_insn 193 192 194 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(debug_insn 194 193 195 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(insn 195 194 196 14 (set (reg/f:SI 202)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 195 197 14 (set (reg:SI 114 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 202)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 197 196 199 14 (set (reg:SI 115 [ _6 ])
        (ior:SI (reg:SI 114 [ _5 ])
            (const_int 50331648 [0x3000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _5 ])
        (nil)))
(insn 199 197 200 14 (set (mem/v:SI (plus:SI (reg/f:SI 202)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 115 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _6 ])
        (nil)))
(debug_insn 200 199 201 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":276:5 -1
     (nil))
(debug_insn 201 200 202 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":278:5 -1
     (nil))
(insn 202 201 203 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 167 [ TypeProgram ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":278:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 203 202 204 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 231)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":278:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 260301044 (nil)))
 -> 231)
(note 204 203 205 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 206 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":281:7 -1
     (nil))
(debug_insn 206 205 207 15 (var_location:SI Address (debug_expr:SI D#12)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":281:7 -1
     (nil))
(debug_insn 207 206 208 15 (var_location:DI Data (concatn/v:DI [
            (debug_expr:SI D#10)
            (reg:SI 229 [ Data+4 ])
        ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":281:7 -1
     (nil))
(debug_insn 208 207 209 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":699:13 -1
     (nil))
(debug_insn 209 208 210 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":702:3 -1
     (nil))
(debug_insn 210 209 212 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 -1
     (nil))
(insn 212 210 213 15 (set (reg:SI 118 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 202)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 213 212 215 15 (set (reg:SI 119 [ _23 ])
        (ior:SI (reg:SI 118 [ _22 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _22 ])
        (nil)))
(insn 215 213 216 15 (set (mem/v:SI (plus:SI (reg/f:SI 202)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 119 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":705:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_DEAD (reg:SI 119 [ _23 ])
            (nil))))
(debug_insn 216 215 218 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":708:3 -1
     (nil))
(insn 218 216 219 15 (set (mem:SI (reg/v:SI 168 [ Address ]) [1 *Address.0_24+0 S4 A32])
        (reg:SI 228 [ Data ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":708:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Data ])
        (nil)))
(debug_insn 219 218 220 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":712:3 -1
     (nil))
(debug_insn 220 219 221 15 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":933:27 -1
     (nil))
(debug_insn 221 220 222 15 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 222 221 223 15 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(debug_insn 223 222 228 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":715:3 -1
     (nil))
(insn 228 223 10 15 (set (mem:SI (plus:SI (reg/v:SI 168 [ Address ])
                (const_int 4 [0x4])) [1 *_28+0 S4 A32])
        (reg:SI 229 [ Data+4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":715:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 229 [ Data+4 ])
        (expr_list:REG_DEAD (reg/v:SI 168 [ Address ])
            (nil))))
(insn 10 228 231 15 (set (reg:SI 166 [ <retval> ])
        (reg/v:SI 167 [ TypeProgram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":716:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 167 [ TypeProgram ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 26
(code_label 231 10 232 16 55 (nil) [1 uses])
(note 232 231 233 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 233 232 234 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":283:10 -1
     (nil))
(insn 234 233 237 16 (set (reg:SI 211)
        (plus:SI (reg/v:SI 167 [ TypeProgram ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":283:54 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 167 [ TypeProgram ])
        (nil)))
(insn 237 234 238 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 211)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":283:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(jump_insn 238 237 239 16 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 373)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":283:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 373)
(code_label 239 238 240 17 54 (nil) [0 uses])
(note 240 239 241 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 241 240 243 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 243 241 244 17 (var_location:SI Address (debug_expr:SI D#12)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 244 243 245 17 (var_location:SI DataAddress (debug_expr:SI D#11)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 245 244 246 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":724:13 -1
     (nil))
(debug_insn 246 245 247 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":726:3 -1
     (nil))
(debug_insn 247 246 248 17 (var_location:QI row_index (const_int 64 [0x40])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":726:11 -1
     (nil))
(debug_insn 248 247 249 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":727:3 -1
     (nil))
(debug_insn 249 248 250 17 (var_location:SI dest_addr (debug_expr:SI D#12)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":727:13 -1
     (nil))
(debug_insn 250 249 251 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":728:3 -1
     (nil))
(insn 251 250 252 17 (set (reg/v/f:SI 156 [ src_addr ])
        (reg:SI 228 [ Data ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":728:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 252 251 253 17 (var_location:SI src_addr (debug_expr:SI D#11)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":728:13 -1
     (nil))
(debug_insn 253 252 254 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":729:3 -1
     (nil))
(debug_insn 254 253 255 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":732:3 -1
     (nil))
(debug_insn 255 254 256 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 -1
     (nil))
(insn 256 255 257 17 (set (reg/f:SI 212)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 257 256 258 17 (set (reg:SI 127 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 258 257 260 17 (set (reg:SI 128 [ _33 ])
        (ior:SI (reg:SI 127 [ _32 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _32 ])
        (nil)))
(insn 260 258 261 17 (set (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 128 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":735:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 212)
        (expr_list:REG_DEAD (reg:SI 128 [ _33 ])
            (nil))))
(debug_insn 261 260 262 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":738:3 -1
     (nil))
(debug_insn 262 261 263 17 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":449:31 -1
     (nil))
(debug_insn 263 262 264 17 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":451:3 -1
     (nil))
(debug_insn 264 263 266 17 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":453:3 -1
     (nil))
(insn 266 264 267 17 (parallel [
            (set (reg:SI 214 [ result ])
                (asm_operands/v:SI ("MRS %0, primask") ("=r") 0 []
                     []
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:453))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":453:3 -1
     (nil))
(debug_insn 267 266 268 17 (var_location:SI result (reg:SI 214 [ result ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":453:3 -1
     (nil))
(debug_insn 268 267 269 17 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":454:3 -1
     (nil))
(debug_insn 269 268 270 17 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":738:17 -1
     (nil))
(debug_insn 270 269 271 17 (var_location:SI primask_bit (reg:SI 214 [ result ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":738:17 -1
     (nil))
(debug_insn 271 270 272 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":739:3 -1
     (nil))
(debug_insn 272 271 273 17 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 273 272 274 17 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 274 273 275 17 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 275 274 276 17 (set (reg:SI 215)
        (ior:SI (reg/v:SI 168 [ Address ])
            (reg:SI 228 [ Data ]))) 106 {*iorsi3_insn}
     (nil))
(insn 276 275 277 17 (set (reg:SI 216)
        (and:SI (reg:SI 215)
            (const_int 7 [0x7]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(insn 277 276 278 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 216)
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 216)
        (nil)))
(insn 278 277 280 17 (set (reg:SI 218)
        (eq:SI (reg:CC 100 cc)
            (const_int 0 [0]))) 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 280 278 281 17 (set (reg:SI 219)
        (zero_extend:SI (subreg:QI (reg:SI 218) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 281 280 282 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(jump_insn 282 281 374 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 316)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 107374188 (nil)))
 -> 316)
(note 374 282 283 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 283 374 284 18 (set (reg/f:SI 220)
        (plus:SI (reg:SI 228 [ Data ])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (nil))
(insn 284 283 285 18 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 220)
            (reg/v:SI 168 [ Address ]))) 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 220)
        (nil)))
(insn 285 284 287 18 (set (reg:SI 222)
        (ne:SI (reg:CC 100 cc)
            (const_int 0 [0]))) 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 287 285 288 18 (set (reg:SI 223)
        (zero_extend:SI (subreg:QI (reg:SI 222) 0))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 222)
        (nil)))
(insn 288 287 289 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 223)
            (const_int 0 [0]))) 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
(jump_insn 289 288 290 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 316)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 119304644 (nil)))
 -> 316)
(note 290 289 291 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 8 19 (set (reg:SI 165 [ _108 ])
        (plus:SI (reg:SI 228 [ Data ])
            (const_int 256 [0x100]))) 7 {*arm_addsi3}
     (nil))
(insn 8 291 392 19 (set (reg:SI 149 [ ivtmp.67 ])
        (reg:SI 228 [ Data ])) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Data ])
        (nil)))
(insn 392 8 310 19 (set (reg:SI 232)
        (minus:SI (reg/v:SI 168 [ Address ])
            (reg:SI 149 [ ivtmp.67 ]))) 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 168 [ Address ])
        (nil)))
(code_label 310 392 292 20 57 (nil) [1 uses])
(note 292 310 293 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 293 292 294 20 (var_location:SI src_addr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 294 293 295 20 (var_location:SI dest_addr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 295 294 296 20 (var_location:QI row_index (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 296 295 297 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":742:3 -1
     (nil))
(debug_insn 297 296 298 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:5 -1
     (nil))
(insn 298 297 300 20 (set (reg:DI 161 [ vect__36.54 ])
        (mem:DI (reg:SI 149 [ ivtmp.67 ]) [1 MEM <vector(2) long unsigned int> [(uint32_t *)vectp_src_addr.52_96]+0 S8 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:18 729 {*movdi_vfp}
     (nil))
(insn 300 298 301 20 (set (reg/f:SI 225)
        (plus:SI (reg:SI 232)
            (reg:SI 149 [ ivtmp.67 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:16 7 {*arm_addsi3}
     (nil))
(insn 301 300 302 20 (set (mem:DI (reg/f:SI 225) [1 MEM <vector(2) long unsigned int> [(uint32_t *)_106]+0 S8 A64])
        (reg:DI 161 [ vect__36.54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:16 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 225)
        (expr_list:REG_DEAD (reg:DI 161 [ vect__36.54 ])
            (nil))))
(debug_insn 302 301 303 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":745:5 -1
     (nil))
(debug_insn 303 302 304 20 (var_location:SI dest_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":745:14 -1
     (nil))
(debug_insn 304 303 305 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:5 -1
     (nil))
(debug_insn 305 304 306 20 (var_location:SI src_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:13 -1
     (nil))
(debug_insn 306 305 307 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":747:5 -1
     (nil))
(debug_insn 307 306 308 20 (var_location:QI row_index (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":747:14 -1
     (nil))
(debug_insn 308 307 309 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":749:9 -1
     (nil))
(insn 309 308 311 20 (set (reg:SI 149 [ ivtmp.67 ])
        (plus:SI (reg:SI 149 [ ivtmp.67 ])
            (const_int 8 [0x8]))) 7 {*arm_addsi3}
     (nil))
(insn 311 309 312 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149 [ ivtmp.67 ])
            (reg:SI 165 [ _108 ]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 312 311 316 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 310)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1040187398 (nil)))
 -> 310)
      ; pc falls through to BB 23
(code_label 316 312 317 21 56 (nil) [2 uses])
(note 317 316 318 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 318 317 393 21 (set (reg/f:SI 135 [ _41 ])
        (plus:SI (reg:SI 228 [ Data ])
            (const_int 256 [0x100]))) 7 {*arm_addsi3}
     (nil))
(insn 393 318 336 21 (set (reg:SI 232)
        (minus:SI (reg/v:SI 168 [ Address ])
            (reg:SI 228 [ Data ]))) 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ Data ])
        (expr_list:REG_DEAD (reg/v:SI 168 [ Address ])
            (nil))))
(code_label 336 393 319 22 59 (nil) [1 uses])
(note 319 336 320 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 320 319 321 22 (var_location:SI src_addr (reg/v/f:SI 156 [ src_addr ])) -1
     (nil))
(debug_insn 321 320 322 22 (var_location:SI dest_addr (plus:SI (minus:SI (reg/v/f:SI 156 [ src_addr ])
            (debug_expr:SI D#11))
        (debug_expr:SI D#12))) -1
     (nil))
(debug_insn 322 321 323 22 (var_location:QI row_index (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 323 322 324 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":742:3 -1
     (nil))
(debug_insn 324 323 325 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:5 -1
     (nil))
(insn 325 324 327 22 (set (reg:SI 153 [ _76 ])
        (mem:SI (reg/v/f:SI 156 [ src_addr ]) [1 *src_addr_81+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 325 328 22 (set (mem:SI (plus:SI (reg/v/f:SI 156 [ src_addr ])
                (reg:SI 232)) [1 *_36+0 S4 A32])
        (reg:SI 153 [ _76 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":744:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153 [ _76 ])
        (nil)))
(debug_insn 328 327 329 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":745:5 -1
     (nil))
(debug_insn 329 328 330 22 (var_location:SI dest_addr (plus:SI (minus:SI (plus:SI (reg/v/f:SI 156 [ src_addr ])
                (debug_expr:SI D#12))
            (debug_expr:SI D#10))
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":745:14 -1
     (nil))
(debug_insn 330 329 331 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:5 -1
     (nil))
(insn 331 330 332 22 (set (reg/v/f:SI 156 [ src_addr ])
        (plus:SI (reg/v/f:SI 156 [ src_addr ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:13 7 {*arm_addsi3}
     (nil))
(debug_insn 332 331 333 22 (var_location:SI src_addr (reg/v/f:SI 156 [ src_addr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":746:13 -1
     (nil))
(debug_insn 333 332 334 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":747:5 -1
     (nil))
(debug_insn 334 333 335 22 (var_location:QI row_index (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":747:14 -1
     (nil))
(debug_insn 335 334 337 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":749:9 -1
     (nil))
(insn 337 335 338 22 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 135 [ _41 ])
            (reg/v/f:SI 156 [ src_addr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":749:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 338 337 339 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 336)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":749:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1056991452 (nil)))
 -> 336)
(code_label 339 338 340 23 58 (nil) [0 uses])
(note 340 339 341 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":752:3 -1
     (nil))
(debug_insn 342 341 343 23 (var_location:SI priMask (reg:SI 214 [ result ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":752:3 -1
     (nil))
(debug_insn 343 342 344 23 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":479:27 -1
     (nil))
(debug_insn 344 343 345 23 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":481:3 -1
     (nil))
(insn 345 344 346 23 (parallel [
            (asm_operands/v ("MSR primask, %0") ("") 0 [
                    (reg:SI 214 [ result ])
                ]
                 [
                    (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:481)
                ]
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:481)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":481:3 -1
     (expr_list:REG_DEAD (reg:SI 214 [ result ])
        (nil)))
(debug_insn 346 345 11 23 (var_location:SI priMask (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":752:3 -1
     (nil))
(insn 11 346 367 23 (set (reg:SI 166 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":753:1 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 367 11 366 24 60 (nil) [1 uses])
(note 366 367 9 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 9 366 373 24 (set (reg:SI 166 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":249:3 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 373 9 372 25 62 (nil) [1 uses])
(note 372 373 12 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 12 372 347 25 (set (reg:SI 166 [ <retval> ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 347 12 348 26 47 (nil) [0 uses])
(note 348 347 349 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 349 348 350 26 (var_location:SI Address (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 350 349 351 26 (var_location:SI DataAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 351 350 352 26 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 352 351 353 26 (var_location:SI src_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 353 352 354 26 (var_location:SI dest_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 354 353 355 26 (var_location:QI row_index (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":286:7 -1
     (nil))
(debug_insn 355 354 356 26 (var_location:SI Address (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":281:7 -1
     (nil))
(debug_insn 356 355 361 26 (var_location:DI Data (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":281:7 -1
     (nil))
(insn 361 356 362 26 (set (reg/i:SI 0 r0)
        (reg:SI 166 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":295:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166 [ <retval> ])
        (nil)))
(insn 362 361 0 26 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":295:1 -1
     (nil))

;; Function HAL_FLASH_EndOfOperationCallback (HAL_FLASH_EndOfOperationCallback, funcdef_no=332, decl_uid=8865, cgraph_uid=336, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_FLASH_EndOfOperationCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_EndOfOperationCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":444:3 -1
     (nil))

;; Function HAL_FLASH_OperationErrorCallback (HAL_FLASH_OperationErrorCallback, funcdef_no=345, decl_uid=8867, cgraph_uid=337, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_FLASH_OperationErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_OperationErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI ReturnValue (entry_value:SI (reg:SI 0 r0 [ ReturnValue ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":444:3 -1
     (nil))
(debug_insn 8 7 0 2 (var_location:SI ReturnValue (clobber (const_int 0 [0]))) -1
     (nil))

;; Function HAL_FLASH_IRQHandler (HAL_FLASH_IRQHandler, funcdef_no=331, decl_uid=8863, cgraph_uid=335, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 35 count 25 (    1)


HAL_FLASH_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={20d,8u} r1={13d,1u} r2={12d} r3={12d} r7={1d,24u} r12={22d} r13={1d,35u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={22d,11u} r101={11d} r102={1d,24u} r103={1d,23u} r104={11d} r105={11d} r106={11d} r113={1d,1u,1e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u,1e} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,4u} r145={1d,4u} r146={1d,3u} r147={1d,2u} r148={1d,6u} r149={1d,1u} r156={1d,1u} r159={1d,2u} r160={1d,1u} r167={1d,1u} r170={1d,1u} r173={1d,1u} r176={1d,1u} r178={1d,2u} r179={1d,1u} r181={1d,1u} r185={1d,1u} r195={1d,1u} r203={1d,1u} r205={1d,1u} r208={1d,1u} r211={1d,1u} r216={1d,1u} r217={1d,2u} r222={1d,26u} 
;;    total ref usage 1214{989d,223u,2e} in 172{161 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935
;;  reg->defs[] map:	0[0,19] 1[20,32] 2[33,44] 3[45,56] 7[57,57] 12[58,79] 13[80,80] 14[81,92] 15[93,103] 16[104,115] 17[116,127] 18[128,139] 19[140,151] 20[152,163] 21[164,175] 22[176,187] 23[188,199] 24[200,211] 25[212,223] 26[224,235] 27[236,247] 28[248,259] 29[260,271] 30[272,283] 31[284,295] 48[296,306] 49[307,317] 50[318,328] 51[329,339] 52[340,350] 53[351,361] 54[362,372] 55[373,383] 56[384,394] 57[395,405] 58[406,416] 59[417,427] 60[428,438] 61[439,449] 62[450,460] 63[461,471] 64[472,482] 65[483,493] 66[494,504] 67[505,515] 68[516,526] 69[527,537] 70[538,548] 71[549,559] 72[560,570] 73[571,581] 74[582,592] 75[593,603] 76[604,614] 77[615,625] 78[626,636] 79[637,647] 80[648,658] 81[659,669] 82[670,680] 83[681,691] 84[692,702] 85[703,713] 86[714,724] 87[725,735] 88[736,746] 89[747,757] 90[758,768] 91[769,779] 92[780,790] 93[791,801] 94[802,812] 95[813,823] 96[824,834] 97[835,845] 98[846,856] 99[857,867] 100[868,889] 101[890,900] 102[901,901] 103[902,902] 104[903,913] 105[914,924] 106[925,935] 113[936,936] 114[937,937] 115[938,938] 116[939,939] 117[940,940] 118[941,941] 119[942,942] 120[943,943] 121[944,944] 122[945,945] 123[946,946] 124[947,947] 126[948,948] 127[949,949] 129[950,950] 130[951,951] 131[952,952] 132[953,953] 133[954,954] 134[955,955] 135[956,956] 136[957,957] 137[958,958] 138[959,959] 140[960,960] 141[961,961] 142[962,962] 143[963,963] 144[964,964] 145[965,965] 146[966,966] 147[967,967] 148[968,968] 149[969,969] 156[970,970] 159[971,971] 160[972,972] 167[973,973] 170[974,974] 173[975,975] 176[976,976] 178[977,977] 179[978,978] 181[979,979] 185[980,980] 195[981,981] 203[982,982] 205[983,983] 208[984,984] 211[985,985] 216[986,986] 217[987,987] 222[988,988] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d19(0){ }d32(1){ }d44(2){ }d56(3){ }d57(7){ }d80(13){ }d92(14){ }d115(16){ }d127(17){ }d139(18){ }d151(19){ }d163(20){ }d175(21){ }d187(22){ }d199(23){ }d211(24){ }d223(25){ }d235(26){ }d247(27){ }d259(28){ }d271(29){ }d283(30){ }d295(31){ }d901(102){ }d902(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[19],1[32],2[44],3[56],7[57],13[80],14[92],16[115],17[127],18[139],19[151],20[163],21[175],22[187],23[199],24[211],25[223],26[235],27[247],28[259],29[271],30[283],31[295],102[901],103[902]
;; rd  kill	(265) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19],1[20,21,22,23,24,25,26,27,28,29,30,31,32],2[33,34,35,36,37,38,39,40,41,42,43,44],3[45,46,47,48,49,50,51,52,53,54,55,56],7[57],13[80],14[81,82,83,84,85,86,87,88,89,90,91,92],16[104,105,106,107,108,109,110,111,112,113,114,115],17[116,117,118,119,120,121,122,123,124,125,126,127],18[128,129,130,131,132,133,134,135,136,137,138,139],19[140,141,142,143,144,145,146,147,148,149,150,151],20[152,153,154,155,156,157,158,159,160,161,162,163],21[164,165,166,167,168,169,170,171,172,173,174,175],22[176,177,178,179,180,181,182,183,184,185,186,187],23[188,189,190,191,192,193,194,195,196,197,198,199],24[200,201,202,203,204,205,206,207,208,209,210,211],25[212,213,214,215,216,217,218,219,220,221,222,223],26[224,225,226,227,228,229,230,231,232,233,234,235],27[236,237,238,239,240,241,242,243,244,245,246,247],28[248,249,250,251,252,253,254,255,256,257,258,259],29[260,261,262,263,264,265,266,267,268,269,270,271],30[272,273,274,275,276,277,278,279,280,281,282,283],31[284,285,286,287,288,289,290,291,292,293,294,295],102[901],103[902]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[57],13[80],102[901],103[902]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d57(bb 0 insn -1) }u1(13){ d80(bb 0 insn -1) }u2(102){ d901(bb 0 insn -1) }u3(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115 116 117 148 149 156 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 115 116 117 148 149 156 222
;; live  kill	
;; rd  in  	(4) 7[57],13[80],102[901],103[902]
;; rd  gen 	(10) 100[889],113[936],114[937],115[938],116[939],117[940],148[968],149[969],156[970],222[988]
;; rd  kill	(31) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],113[936],114[937],115[938],116[939],117[940],148[968],149[969],156[970],222[988]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 222
;; rd  out 	(6) 7[57],13[80],102[901],103[902],148[968],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(7){ d57(bb 0 insn -1) }u19(13){ d80(bb 0 insn -1) }u20(102){ d901(bb 0 insn -1) }u21(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 222
;; live  gen 	 118 119
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],148[968],222[988]
;; rd  gen 	(2) 118[941],119[942]
;; rd  kill	(2) 118[941],119[942]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 3 2 )->[4]->( 5 12 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(7){ d57(bb 0 insn -1) }u27(13){ d80(bb 0 insn -1) }u28(102){ d901(bb 0 insn -1) }u29(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 120 144 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 100 [cc] 120 144 159 160
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],148[968],222[988]
;; rd  gen 	(5) 100[888],120[943],144[964],159[971],160[972]
;; rd  kill	(26) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],120[943],144[964],159[971],160[972]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 159 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 159 222
;; rd  out 	(7) 7[57],13[80],102[901],103[902],144[964],159[971],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(7){ d57(bb 0 insn -1) }u38(13){ d80(bb 0 insn -1) }u39(102){ d901(bb 0 insn -1) }u40(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 159 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 159 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 145 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 159 222
;; live  gen 	 100 [cc] 121 122 145 167
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[57],13[80],102[901],103[902],144[964],159[971],222[988]
;; rd  gen 	(5) 100[886],121[944],122[945],145[965],167[973]
;; rd  kill	(38) 14[81,82,83,84,85,86,87,88,89,90,91,92],100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],121[944],122[945],145[965],167[973]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 222
;; rd  out 	(6) 7[57],13[80],102[901],103[902],145[965],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 5 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u54(7){ d57(bb 0 insn -1) }u55(13){ d80(bb 0 insn -1) }u56(102){ d901(bb 0 insn -1) }u57(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 0 [r0] 123
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[57],13[80],102[901],103[902],145[965],222[988]
;; rd  gen 	(1) 123[946]
;; rd  kill	(13) 14[81,82,83,84,85,86,87,88,89,90,91,92],123[946]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u62(7){ d57(bb 0 insn -1) }u63(13){ d80(bb 0 insn -1) }u64(102){ d901(bb 0 insn -1) }u65(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 222
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],145[965],222[988]
;; rd  gen 	(1) 100[884]
;; rd  kill	(22) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 222
;; rd  out 	(6) 7[57],13[80],102[901],103[902],145[965],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(7){ d57(bb 0 insn -1) }u69(13){ d80(bb 0 insn -1) }u70(102){ d901(bb 0 insn -1) }u71(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 0 [r0] 124
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[57],13[80],102[901],103[902],145[965],222[988]
;; rd  gen 	(1) 124[947]
;; rd  kill	(13) 14[81,82,83,84,85,86,87,88,89,90,91,92],124[947]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(7){ d57(bb 0 insn -1) }u77(13){ d80(bb 0 insn -1) }u78(102){ d901(bb 0 insn -1) }u79(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 170 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 222
;; live  gen 	 100 [cc] 170 173
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],145[965],222[988]
;; rd  gen 	(3) 100[882],170[974],173[975]
;; rd  kill	(24) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],170[974],173[975]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(7){ d57(bb 0 insn -1) }u85(13){ d80(bb 0 insn -1) }u86(102){ d901(bb 0 insn -1) }u87(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 0 [r0] 126
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[57],13[80],102[901],103[902],222[988]
;; rd  gen 	(1) 126[948]
;; rd  kill	(13) 14[81,82,83,84,85,86,87,88,89,90,91,92],126[948]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 6 8 10 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(7){ d57(bb 0 insn -1) }u93(13){ d80(bb 0 insn -1) }u94(102){ d901(bb 0 insn -1) }u95(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 176
;; live  kill	
;; rd  in  	(5) 7[57],13[80],102[901],103[902],222[988]
;; rd  gen 	(1) 176[976]
;; rd  kill	(1) 176[976]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 11 4 )->[12]->( 13 22 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u98(7){ d57(bb 0 insn -1) }u99(13){ d80(bb 0 insn -1) }u100(102){ d901(bb 0 insn -1) }u101(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 127 178 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 100 [cc] 127 178 179
;; live  kill	
;; rd  in  	(7) 7[57],13[80],102[901],103[902],144[964],159[971],222[988]
;; rd  gen 	(4) 100[880],127[949],178[977],179[978]
;; rd  kill	(25) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],127[949],178[977],179[978]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 222
;; rd  out 	(6) 7[57],13[80],102[901],103[902],178[977],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 12 )->[13]->( 14 17 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u106(7){ d57(bb 0 insn -1) }u107(13){ d80(bb 0 insn -1) }u108(102){ d901(bb 0 insn -1) }u109(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 222
;; lr  def 	 100 [cc] 129 181 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 222
;; live  gen 	 100 [cc] 129 181 185
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],178[977],222[988]
;; rd  gen 	(4) 100[879],129[950],181[979],185[980]
;; rd  kill	(25) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],129[950],181[979],185[980]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u116(7){ d57(bb 0 insn -1) }u117(13){ d80(bb 0 insn -1) }u118(102){ d901(bb 0 insn -1) }u119(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 100 [cc] 130 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 100 [cc] 130 131 132
;; live  kill	
;; rd  in  	(5) 7[57],13[80],102[901],103[902],222[988]
;; rd  gen 	(4) 100[878],130[951],131[952],132[953]
;; rd  kill	(25) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],130[951],131[952],132[953]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 222
;; rd  out 	(6) 7[57],13[80],102[901],103[902],132[953],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 14 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u127(7){ d57(bb 0 insn -1) }u128(13){ d80(bb 0 insn -1) }u129(102){ d901(bb 0 insn -1) }u130(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 133 134 135 136 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 136 147
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[57],13[80],102[901],103[902],132[953],222[988]
;; rd  gen 	(5) 133[954],134[955],135[956],136[957],147[967]
;; rd  kill	(17) 14[81,82,83,84,85,86,87,88,89,90,91,92],133[954],134[955],135[956],136[957],147[967]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 14 )->[16]->( 22 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u147(7){ d57(bb 0 insn -1) }u148(13){ d80(bb 0 insn -1) }u149(102){ d901(bb 0 insn -1) }u150(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 137 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 222
;; live  gen 	 0 [r0] 137 195
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[57],13[80],102[901],103[902],132[953],222[988]
;; rd  gen 	(2) 137[958],195[981]
;; rd  kill	(14) 14[81,82,83,84,85,86,87,88,89,90,91,92],137[958],195[981]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 13 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u160(7){ d57(bb 0 insn -1) }u161(13){ d80(bb 0 insn -1) }u162(102){ d901(bb 0 insn -1) }u163(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 100 [cc] 146 203
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[57],13[80],102[901],103[902],222[988]
;; rd  gen 	(3) 100[872],146[966],203[982]
;; rd  kill	(36) 14[81,82,83,84,85,86,87,88,89,90,91,92],100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],146[966],203[982]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146 222
;; rd  out 	(6) 7[57],13[80],102[901],103[902],146[966],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 17 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u170(7){ d57(bb 0 insn -1) }u171(13){ d80(bb 0 insn -1) }u172(102){ d901(bb 0 insn -1) }u173(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 0 [r0] 138
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[57],13[80],102[901],103[902],146[966],222[988]
;; rd  gen 	(1) 138[959]
;; rd  kill	(13) 14[81,82,83,84,85,86,87,88,89,90,91,92],138[959]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 17 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u178(7){ d57(bb 0 insn -1) }u179(13){ d80(bb 0 insn -1) }u180(102){ d901(bb 0 insn -1) }u181(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc] 205 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146 222
;; live  gen 	 100 [cc] 205 208
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],146[966],222[988]
;; rd  gen 	(3) 100[870],205[983],208[984]
;; rd  kill	(24) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],205[983],208[984]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 19 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u186(7){ d57(bb 0 insn -1) }u187(13){ d80(bb 0 insn -1) }u188(102){ d901(bb 0 insn -1) }u189(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 0 [r0] 140
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[57],13[80],102[901],103[902],222[988]
;; rd  gen 	(1) 140[960]
;; rd  kill	(13) 14[81,82,83,84,85,86,87,88,89,90,91,92],140[960]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 18 20 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u194(7){ d57(bb 0 insn -1) }u195(13){ d80(bb 0 insn -1) }u196(102){ d901(bb 0 insn -1) }u197(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 211
;; live  kill	
;; rd  in  	(5) 7[57],13[80],102[901],103[902],222[988]
;; rd  gen 	(1) 211[985]
;; rd  kill	(1) 211[985]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; rd  out 	(5) 7[57],13[80],102[901],103[902],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 15 16 21 12 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u200(7){ d57(bb 0 insn -1) }u201(13){ d80(bb 0 insn -1) }u202(102){ d901(bb 0 insn -1) }u203(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; lr  def 	 100 [cc] 141 216
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 222
;; live  gen 	 100 [cc] 141 216
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],178[977],222[988]
;; rd  gen 	(3) 100[868],141[961],216[986]
;; rd  kill	(24) 100[868,869,870,871,872,873,874,875,876,877,878,879,880,881,882,883,884,885,886,887,888,889],141[961],216[986]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222
;; rd  out 	(6) 7[57],13[80],102[901],103[902],141[961],222[988]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u208(7){ d57(bb 0 insn -1) }u209(13){ d80(bb 0 insn -1) }u210(102){ d901(bb 0 insn -1) }u211(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222
;; lr  def 	 142 143 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 222
;; live  gen 	 142 143 217
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],141[961],222[988]
;; rd  gen 	(3) 142[962],143[963],217[987]
;; rd  kill	(3) 142[962],143[963],217[987]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[57],13[80],102[901],103[902]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 23 22 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u218(7){ d57(bb 0 insn -1) }u219(13){ d80(bb 0 insn -1) }u220(102){ d901(bb 0 insn -1) }u221(103){ d902(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[57],13[80],102[901],103[902],141[961],222[988]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[57],13[80],102[901],103[902]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }
;;   reg 103 { d902(bb 0 insn -1) }

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u222(7){ d57(bb 0 insn -1) }u223(13){ d80(bb 0 insn -1) }u224(102){ d901(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[57],13[80],102[901],103[902]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d57(bb 0 insn -1) }
;;   reg 13 { d80(bb 0 insn -1) }
;;   reg 102 { d901(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 46 to worklist
  Adding insn 40 to worklist
  Adding insn 72 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 85 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 104 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 118 to worklist
  Adding insn 126 to worklist
  Adding insn 123 to worklist
  Adding insn 143 to worklist
  Adding insn 139 to worklist
  Adding insn 134 to worklist
  Adding insn 155 to worklist
  Adding insn 153 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 177 to worklist
  Adding insn 174 to worklist
  Adding insn 170 to worklist
  Adding insn 167 to worklist
  Adding insn 164 to worklist
  Adding insn 161 to worklist
  Adding insn 159 to worklist
  Adding insn 197 to worklist
  Adding insn 195 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 185 to worklist
  Adding insn 213 to worklist
  Adding insn 207 to worklist
  Adding insn 203 to worklist
  Adding insn 219 to worklist
  Adding insn 217 to worklist
  Adding insn 232 to worklist
  Adding insn 238 to worklist
  Adding insn 236 to worklist
  Adding insn 246 to worklist
  Adding insn 256 to worklist
  Adding insn 252 to worklist
  Adding insn 273 to worklist
  Adding insn 266 to worklist
  Adding insn 263 to worklist
Finished finding needed instructions:
Processing use of (reg 217) in insn 263:
  Adding insn 262 to worklist
Processing use of (reg 143 [ _36 ]) in insn 266:
  Adding insn 264 to worklist
Processing use of (reg 217) in insn 266:
Processing use of (reg 142 [ _35 ]) in insn 264:
Processing use of (subreg (reg 141 [ _32 ]) 0) in insn 273:
  Adding insn 254 to worklist
Processing use of (reg 222) in insn 273:
  Adding insn 22 to worklist
Processing use of (subreg (reg 216 [ pFlash.ProcedureOnGoing ]) 0) in insn 254:
Processing use of (reg 222) in insn 252:
Processing use of (reg 100 cc) in insn 256:
  Adding insn 255 to worklist
Processing use of (reg 141 [ _32 ]) in insn 255:
Processing use of (subreg (reg 211) 0) in insn 246:
  Adding insn 244 to worklist
Processing use of (reg 222) in insn 246:
Processing use of (reg 222) in insn 236:
Processing use of (reg 13 sp) in insn 238:
Processing use of (reg 0 r0) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 140 [ _31 ]) in insn 237:
Processing use of (reg 100 cc) in insn 232:
  Adding insn 231 to worklist
Processing use of (reg 208) in insn 231:
  Adding insn 230 to worklist
Processing use of (subreg (reg 205) 0) in insn 230:
  Adding insn 225 to worklist
Processing use of (reg 146 [ procedure ]) in insn 225:
  Adding insn 209 to worklist
Processing use of (subreg (reg 203 [ pFlash.ProcedureOnGoing ]) 0) in insn 209:
Processing use of (reg 222) in insn 217:
Processing use of (reg 13 sp) in insn 219:
Processing use of (reg 0 r0) in insn 219:
  Adding insn 218 to worklist
Processing use of (reg 138 [ _29 ]) in insn 218:
Processing use of (reg 13 sp) in insn 203:
Processing use of (reg 222) in insn 207:
Processing use of (reg 100 cc) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 146 [ procedure ]) in insn 212:
Processing use of (reg 195) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 222) in insn 185:
Processing use of (subreg (reg 132 [ _23 ]) 0) in insn 190:
Processing use of (reg 222) in insn 190:
Processing use of (reg 13 sp) in insn 192:
Processing use of (reg 222) in insn 195:
Processing use of (reg 13 sp) in insn 197:
Processing use of (reg 0 r0) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 137 [ _28 ]) in insn 196:
Processing use of (reg 222) in insn 159:
Processing use of (reg 13 sp) in insn 161:
Processing use of (reg 0 r0) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 133 [ _24 ]) in insn 160:
Processing use of (reg 222) in insn 164:
Processing use of (reg 135 [ _26 ]) in insn 167:
  Adding insn 165 to worklist
Processing use of (reg 222) in insn 167:
Processing use of (reg 134 [ _25 ]) in insn 165:
Processing use of (reg 222) in insn 170:
Processing use of (reg 222) in insn 174:
Processing use of (reg 13 sp) in insn 177:
Processing use of (reg 0 r0) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 1 r1) in insn 177:
  Adding insn 175 to worklist
Processing use of (reg 136 [ _27 ]) in insn 175:
Processing use of (reg 147 [ tmp_page ]) in insn 176:
Processing use of (reg 222) in insn 147:
Processing use of (reg 131 [ _22 ]) in insn 150:
  Adding insn 148 to worklist
Processing use of (reg 222) in insn 150:
Processing use of (reg 130 [ _21 ]) in insn 148:
Processing use of (reg 222) in insn 153:
Processing use of (reg 100 cc) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 132 [ _23 ]) in insn 154:
Processing use of (reg 178) in insn 134:
  Adding insn 122 to worklist
Processing use of (reg 181) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 222) in insn 139:
Processing use of (reg 100 cc) in insn 143:
  Adding insn 142 to worklist
Processing use of (reg 129 [ _20 ]) in insn 142:
  Adding insn 141 to worklist
Processing use of (subreg (reg 185 [ pFlash.ProcedureOnGoing ]) 0) in insn 141:
Processing use of (reg 178) in insn 123:
Processing use of (reg 100 cc) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 179) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 127 [ _15 ]) in insn 124:
Processing use of (subreg (reg 176) 0) in insn 118:
  Adding insn 116 to worklist
Processing use of (reg 222) in insn 118:
Processing use of (reg 222) in insn 108:
Processing use of (reg 13 sp) in insn 110:
Processing use of (reg 0 r0) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 126 [ _14 ]) in insn 109:
Processing use of (reg 100 cc) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 173) in insn 103:
  Adding insn 102 to worklist
Processing use of (subreg (reg 170) 0) in insn 102:
  Adding insn 97 to worklist
Processing use of (reg 145 [ procedure ]) in insn 97:
  Adding insn 68 to worklist
Processing use of (subreg (reg 167 [ pFlash.ProcedureOnGoing ]) 0) in insn 68:
Processing use of (reg 222) in insn 89:
Processing use of (reg 13 sp) in insn 91:
Processing use of (reg 0 r0) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 124 [ _12 ]) in insn 90:
Processing use of (reg 100 cc) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 145 [ procedure ]) in insn 84:
Processing use of (reg 222) in insn 76:
Processing use of (reg 13 sp) in insn 78:
Processing use of (reg 0 r0) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 123 [ _11 ]) in insn 77:
Processing use of (reg 222) in insn 50:
Processing use of (reg 122 [ _10 ]) in insn 53:
  Adding insn 51 to worklist
Processing use of (reg 222) in insn 53:
Processing use of (reg 121 [ _9 ]) in insn 51:
Processing use of (reg 144 [ error ]) in insn 51:
  Adding insn 42 to worklist
Processing use of (reg 120 [ _8 ]) in insn 42:
Processing use of (reg 160) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 144 [ error ]) in insn 59:
Processing use of (reg 159) in insn 59:
  Adding insn 39 to worklist
Processing use of (reg 13 sp) in insn 62:
Processing use of (reg 222) in insn 66:
Processing use of (reg 100 cc) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 145 [ procedure ]) in insn 71:
Processing use of (reg 159) in insn 40:
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 144 [ error ]) in insn 45:
Processing use of (reg 148) in insn 32:
  Adding insn 9 to worklist
Processing use of (reg 119 [ _7 ]) in insn 35:
  Adding insn 33 to worklist
Processing use of (reg 148) in insn 35:
Processing use of (reg 118 [ _6 ]) in insn 33:
Processing use of (reg 148) in insn 10:
Processing use of (reg 114 [ _2 ]) in insn 14:
  Adding insn 12 to worklist
Processing use of (reg 148) in insn 14:
Processing use of (reg 113 [ _1 ]) in insn 12:
Processing use of (reg 149) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 148) in insn 17:
Processing use of (reg 116 [ _4 ]) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 148) in insn 20:
Processing use of (reg 115 [ _3 ]) in insn 18:
Processing use of (reg 222) in insn 24:
Processing use of (reg 100 cc) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 117 [ _5 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (subreg (reg 156 [ pFlash.ProcedureOnGoing ]) 0) in insn 26:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={20d,8u} r1={13d,1u} r2={12d} r3={12d} r7={1d,24u} r12={22d} r13={1d,35u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={22d,11u} r101={11d} r102={1d,24u} r103={1d,23u} r104={11d} r105={11d} r106={11d} r113={1d,1u,1e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u,1e} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,4u} r145={1d,4u} r146={1d,3u} r147={1d,2u} r148={1d,6u} r149={1d,1u} r156={1d,1u} r159={1d,2u} r160={1d,1u} r167={1d,1u} r170={1d,1u} r173={1d,1u} r176={1d,1u} r178={1d,2u} r179={1d,1u} r181={1d,1u} r185={1d,1u} r195={1d,1u} r203={1d,1u} r205={1d,1u} r208={1d,1u} r211={1d,1u} r216={1d,1u} r217={1d,2u} r222={1d,26u} 
;;    total ref usage 1214{989d,223u,2e} in 172{161 regular + 11 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":303:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":304:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":305:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":308:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 148)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":308:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":308:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 149)
        (const_int -1024 [0xfffffffffffffc00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":308:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 14 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (reg:SI 149))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":308:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 113 [ _1 ])
                    (const_int -1024 [0xfffffffffffffc00]))
                (nil)))))
(insn 14 12 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":308:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":310:3 -1
     (nil))
(insn 17 15 18 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":310:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 20 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":310:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 20 18 21 2 (set (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":310:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":314:3 -1
     (nil))
(insn 22 21 24 2 (set (reg/f:SI 222)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":314:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 22 26 2 (set (reg:SI 156 [ pFlash.ProcedureOnGoing ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 222)
                    (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":314:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 26 24 27 2 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (subreg:QI (reg:SI 156 [ pFlash.ProcedureOnGoing ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":314:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 156 [ pFlash.ProcedureOnGoing ])
        (nil)))
(insn 27 26 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ _5 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":314:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":314:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 36)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":316:5 -1
     (nil))
(insn 32 30 33 3 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":316:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 35 3 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":316:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 35 33 36 3 (set (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":316:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(code_label 36 35 37 4 84 (nil) [1 uses])
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":320:3 -1
     (nil))
(insn 39 38 40 4 (set (reg/f:SI 159)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":320:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 159)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":320:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 4 (set (reg:SI 160)
        (const_int 50170 [0xc3fa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":320:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 4 (set (reg/v:SI 144 [ error ])
        (and:SI (reg:SI 120 [ _8 ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":320:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 120 [ _8 ])
                    (const_int 50170 [0xc3fa]))
                (nil)))))
(debug_insn 43 42 44 4 (var_location:SI error (reg/v:SI 144 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":320:9 -1
     (nil))
(debug_insn 44 43 45 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":322:3 -1
     (nil))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 144 [ error ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":322:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 119)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":322:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 119)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":325:5 -1
     (nil))
(insn 50 48 51 5 (set (reg:SI 121 [ _9 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":325:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 53 5 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (reg/v:SI 144 [ error ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":325:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 53 51 54 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":325:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":328:5 -1
     (nil))
(debug_insn 55 54 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":328:5 -1
     (nil))
(debug_insn 56 55 57 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":328:5 -1
     (nil))
(debug_insn 57 56 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":328:5 -1
     (nil))
(insn 59 57 60 5 (set (mem/v:SI (plus:SI (reg/f:SI 159)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg/v:SI 144 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":328:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_DEAD (reg/v:SI 144 [ error ])
            (nil))))
(debug_insn 60 59 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":328:5 -1
     (nil))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":331:5 -1
     (nil))
(call_insn 62 61 63 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_FlushCaches") [flags 0x41]  <function_decl 0000000006b2a200 FLASH_FlushCaches>) [0 FLASH_FlushCaches S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":331:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_FlushCaches") [flags 0x41]  <function_decl 0000000006b2a200 FLASH_FlushCaches>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 63 62 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":334:5 -1
     (nil))
(insn 66 63 68 5 (set (reg:SI 167 [ pFlash.ProcedureOnGoing ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 222)
                    (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":334:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 68 66 69 5 (set (reg/v:SI 145 [ procedure ])
        (zero_extend:SI (subreg:QI (reg:SI 167 [ pFlash.ProcedureOnGoing ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":334:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 167 [ pFlash.ProcedureOnGoing ])
        (nil)))
(debug_insn 69 68 70 5 (var_location:QI procedure (subreg:QI (reg/v:SI 145 [ procedure ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":334:15 -1
     (nil))
(debug_insn 70 69 71 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":335:5 -1
     (nil))
(insn 71 70 72 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ procedure ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":335:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 72 71 73 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":335:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 81)
(note 73 72 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":337:7 -1
     (nil))
(insn 76 74 77 6 (set (reg:SI 123 [ _11 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":337:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 0 r0)
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":337:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(call_insn 78 77 81 6 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_FLASH_OperationErrorCallback") [flags 0x3]  <function_decl 0000000006b2aa00 HAL_FLASH_OperationErrorCallback>) [0 HAL_FLASH_OperationErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":337:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_FLASH_OperationErrorCallback") [flags 0x3]  <function_decl 0000000006b2aa00 HAL_FLASH_OperationErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
      ; pc falls through to BB 11
(code_label 81 78 82 7 86 (nil) [1 uses])
(note 82 81 83 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":339:10 -1
     (nil))
(insn 84 83 85 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 145 [ procedure ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":339:13 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 85 84 86 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":339:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 94)
(note 86 85 87 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":341:7 -1
     (nil))
(insn 89 87 90 8 (set (reg:SI 124 [ _12 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 16 [0x10])) [1 pFlash.Bank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":341:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 91 8 (set (reg:SI 0 r0)
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":341:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(call_insn 91 90 94 8 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_FLASH_OperationErrorCallback") [flags 0x3]  <function_decl 0000000006b2aa00 HAL_FLASH_OperationErrorCallback>) [0 HAL_FLASH_OperationErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":341:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_FLASH_OperationErrorCallback") [flags 0x3]  <function_decl 0000000006b2aa00 HAL_FLASH_OperationErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
      ; pc falls through to BB 11
(code_label 94 91 95 9 88 (nil) [1 uses])
(note 95 94 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 96 95 97 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":343:10 -1
     (nil))
(insn 97 96 102 9 (set (reg:SI 170)
        (plus:SI (reg/v:SI 145 [ procedure ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":343:48 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 145 [ procedure ])
        (nil)))
(insn 102 97 103 9 (set (reg:SI 173)
        (zero_extend:SI (subreg:QI (reg:SI 170) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":343:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(insn 103 102 104 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 173)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":343:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(jump_insn 104 103 105 9 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 111)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":343:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 799937660 (nil)))
 -> 111)
(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":346:7 -1
     (nil))
(insn 108 106 109 10 (set (reg:SI 126 [ _14 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 12 [0xc])) [1 pFlash.Address+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":346:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 108 110 10 (set (reg:SI 0 r0)
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":346:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(call_insn 110 109 111 10 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_FLASH_OperationErrorCallback") [flags 0x3]  <function_decl 0000000006b2aa00 HAL_FLASH_OperationErrorCallback>) [0 HAL_FLASH_OperationErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":346:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_FLASH_OperationErrorCallback") [flags 0x3]  <function_decl 0000000006b2aa00 HAL_FLASH_OperationErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 111 110 112 11 87 (nil) [1 uses])
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":351:5 -1
     (nil))
(debug_insn 114 113 116 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":354:5 -1
     (nil))
(insn 116 114 118 11 (set (reg:SI 176)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":354:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 116 119 11 (set (mem/v/c:QI (plus:SI (reg/f:SI 222)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 176) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":354:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(code_label 119 118 120 12 85 (nil) [1 uses])
(note 120 119 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 121 120 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":358:3 -1
     (nil))
(insn 122 121 123 12 (set (reg/f:SI 178)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":358:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 12 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":358:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 125 12 (set (reg:SI 179)
        (and:SI (reg:SI 127 [ _15 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":358:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 125 124 126 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":358:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(jump_insn 126 125 127 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 247)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":358:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 247)
(note 127 126 128 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":361:5 -1
     (nil))
(debug_insn 129 128 130 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":361:5 -1
     (nil))
(debug_insn 130 129 131 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":361:5 -1
     (nil))
(debug_insn 131 130 133 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":361:5 -1
     (nil))
(insn 133 131 134 13 (set (reg:SI 181)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":361:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 133 135 13 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg:SI 181)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":361:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg/f:SI 178)
            (nil))))
(debug_insn 135 134 136 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":361:5 -1
     (nil))
(debug_insn 136 135 139 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":363:5 -1
     (nil))
(insn 139 136 141 13 (set (reg:SI 185 [ pFlash.ProcedureOnGoing ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 222)
                    (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":363:15 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 141 139 142 13 (set (reg:SI 129 [ _20 ])
        (zero_extend:SI (subreg:QI (reg:SI 185 [ pFlash.ProcedureOnGoing ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":363:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 185 [ pFlash.ProcedureOnGoing ])
        (nil)))
(insn 142 141 143 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _20 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":363:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _20 ])
        (nil)))
(jump_insn 143 142 144 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 200)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":363:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 200)
(note 144 143 145 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":366:7 -1
     (nil))
(insn 147 145 148 14 (set (reg:SI 130 [ _21 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 24 [0x18])) [1 pFlash.NbPagesToErase+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":366:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 150 14 (set (reg:SI 131 [ _22 ])
        (plus:SI (reg:SI 130 [ _21 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":366:28 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 130 [ _21 ])
        (nil)))
(insn 150 148 151 14 (set (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 24 [0x18])) [1 pFlash.NbPagesToErase+0 S4 A32])
        (reg:SI 131 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":366:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _22 ])
        (nil)))
(debug_insn 151 150 153 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":369:7 -1
     (nil))
(insn 153 151 154 14 (set (reg:SI 132 [ _23 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 24 [0x18])) [1 pFlash.NbPagesToErase+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":369:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 155 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132 [ _23 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":369:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 155 154 156 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":369:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 180)
(note 156 155 157 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 156 159 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":372:9 -1
     (nil))
(insn 159 157 160 15 (set (reg:SI 133 [ _24 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":372:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 159 161 15 (set (reg:SI 0 r0)
        (reg:SI 133 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":372:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _24 ])
        (nil)))
(call_insn 161 160 162 15 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_FLASH_EndOfOperationCallback") [flags 0x3]  <function_decl 0000000006b2a900 HAL_FLASH_EndOfOperationCallback>) [0 HAL_FLASH_EndOfOperationCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":372:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_FLASH_EndOfOperationCallback") [flags 0x3]  <function_decl 0000000006b2a900 HAL_FLASH_EndOfOperationCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 162 161 164 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":375:9 -1
     (nil))
(insn 164 162 165 15 (set (reg:SI 134 [ _25 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":375:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 164 167 15 (set (reg:SI 135 [ _26 ])
        (plus:SI (reg:SI 134 [ _25 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":375:20 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 134 [ _25 ])
        (nil)))
(insn 167 165 168 15 (set (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])
        (reg:SI 135 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":375:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _26 ])
        (nil)))
(debug_insn 168 167 170 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":376:9 -1
     (nil))
(insn 170 168 171 15 (set (reg/v:SI 147 [ tmp_page ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":376:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 171 170 172 15 (var_location:SI tmp_page (reg/v:SI 147 [ tmp_page ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":376:18 -1
     (nil))
(debug_insn 172 171 174 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":377:9 -1
     (nil))
(insn 174 172 175 15 (set (reg:SI 136 [ _27 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 16 [0x10])) [1 pFlash.Bank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":377:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 15 (set (reg:SI 1 r1)
        (reg:SI 136 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":377:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _27 ])
        (nil)))
(insn 176 175 177 15 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ tmp_page ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":377:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 147 [ tmp_page ])
        (nil)))
(call_insn 177 176 180 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_PageErase") [flags 0x41]  <function_decl 0000000006b2a100 FLASH_PageErase>) [0 FLASH_PageErase S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":377:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_PageErase") [flags 0x41]  <function_decl 0000000006b2a100 FLASH_PageErase>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
      ; pc falls through to BB 22
(code_label 180 177 181 16 91 (nil) [1 uses])
(note 181 180 182 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 184 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":383:9 -1
     (nil))
(insn 184 182 185 16 (set (reg:SI 195)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":383:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 186 16 (set (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])
        (reg:SI 195)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":383:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(debug_insn 186 185 190 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":384:9 -1
     (nil))
(insn 190 186 191 16 (set (mem/v/c:QI (plus:SI (reg/f:SI 222)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 132 [ _23 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":384:33 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _23 ])
        (nil)))
(debug_insn 191 190 192 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":387:9 -1
     (nil))
(call_insn 192 191 193 16 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_FlushCaches") [flags 0x41]  <function_decl 0000000006b2a200 FLASH_FlushCaches>) [0 FLASH_FlushCaches S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":387:9 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_FlushCaches") [flags 0x41]  <function_decl 0000000006b2a200 FLASH_FlushCaches>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 193 192 195 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":390:9 -1
     (nil))
(insn 195 193 196 16 (set (reg:SI 137 [ _28 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 20 [0x14])) [1 pFlash.Page+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":390:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 195 197 16 (set (reg:SI 0 r0)
        (reg:SI 137 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":390:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
        (nil)))
(call_insn 197 196 200 16 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_FLASH_EndOfOperationCallback") [flags 0x3]  <function_decl 0000000006b2a900 HAL_FLASH_EndOfOperationCallback>) [0 HAL_FLASH_EndOfOperationCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":390:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_FLASH_EndOfOperationCallback") [flags 0x3]  <function_decl 0000000006b2a900 HAL_FLASH_EndOfOperationCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
      ; pc falls through to BB 22
(code_label 200 197 201 17 90 (nil) [1 uses])
(note 201 200 202 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 202 201 203 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":396:7 -1
     (nil))
(call_insn 203 202 204 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_FlushCaches") [flags 0x41]  <function_decl 0000000006b2a200 FLASH_FlushCaches>) [0 FLASH_FlushCaches S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":396:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("FLASH_FlushCaches") [flags 0x41]  <function_decl 0000000006b2a200 FLASH_FlushCaches>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 204 203 207 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":398:7 -1
     (nil))
(insn 207 204 209 17 (set (reg:SI 203 [ pFlash.ProcedureOnGoing ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 222)
                    (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":398:17 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 209 207 210 17 (set (reg/v:SI 146 [ procedure ])
        (zero_extend:SI (subreg:QI (reg:SI 203 [ pFlash.ProcedureOnGoing ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":398:17 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 203 [ pFlash.ProcedureOnGoing ])
        (nil)))
(debug_insn 210 209 211 17 (var_location:QI procedure (subreg:QI (reg/v:SI 146 [ procedure ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":398:17 -1
     (nil))
(debug_insn 211 210 212 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":399:7 -1
     (nil))
(insn 212 211 213 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 146 [ procedure ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":399:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 213 212 214 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 222)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":399:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 222)
(note 214 213 215 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 215 214 217 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":403:9 -1
     (nil))
(insn 217 215 218 18 (set (reg:SI 138 [ _29 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 16 [0x10])) [1 pFlash.Bank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":403:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 218 217 219 18 (set (reg:SI 0 r0)
        (reg:SI 138 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":403:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _29 ])
        (nil)))
(call_insn 219 218 222 18 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_FLASH_EndOfOperationCallback") [flags 0x3]  <function_decl 0000000006b2a900 HAL_FLASH_EndOfOperationCallback>) [0 HAL_FLASH_EndOfOperationCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":403:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_FLASH_EndOfOperationCallback") [flags 0x3]  <function_decl 0000000006b2a900 HAL_FLASH_EndOfOperationCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
      ; pc falls through to BB 21
(code_label 222 219 223 19 92 (nil) [1 uses])
(note 223 222 224 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 224 223 225 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":405:12 -1
     (nil))
(insn 225 224 230 19 (set (reg:SI 205)
        (plus:SI (reg/v:SI 146 [ procedure ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":405:50 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 146 [ procedure ])
        (nil)))
(insn 230 225 231 19 (set (reg:SI 208)
        (zero_extend:SI (subreg:QI (reg:SI 205) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":405:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(insn 231 230 232 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 208)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":405:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(jump_insn 232 231 233 19 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 239)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":405:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 799937660 (nil)))
 -> 239)
(note 233 232 234 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 234 233 236 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":410:9 -1
     (nil))
(insn 236 234 237 20 (set (reg:SI 140 [ _31 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 222)
                (const_int 12 [0xc])) [1 pFlash.Address+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":410:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 20 (set (reg:SI 0 r0)
        (reg:SI 140 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":410:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _31 ])
        (nil)))
(call_insn 238 237 239 20 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_FLASH_EndOfOperationCallback") [flags 0x3]  <function_decl 0000000006b2a900 HAL_FLASH_EndOfOperationCallback>) [0 HAL_FLASH_EndOfOperationCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":410:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_FLASH_EndOfOperationCallback") [flags 0x3]  <function_decl 0000000006b2a900 HAL_FLASH_EndOfOperationCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 239 238 240 21 93 (nil) [1 uses])
(note 240 239 241 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 241 240 242 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":415:7 -1
     (nil))
(debug_insn 242 241 244 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":418:7 -1
     (nil))
(insn 244 242 246 21 (set (reg:SI 211)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":418:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 244 247 21 (set (mem/v/c:QI (plus:SI (reg/f:SI 222)
                (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (subreg:QI (reg:SI 211) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":418:31 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(code_label 247 246 248 22 89 (nil) [1 uses])
(note 248 247 249 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 249 248 252 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":422:3 -1
     (nil))
(insn 252 249 254 22 (set (reg:SI 216 [ pFlash.ProcedureOnGoing ])
        (zero_extend:SI (mem/v/c:QI (plus:SI (reg/f:SI 222)
                    (const_int 8 [0x8])) [0 pFlash.ProcedureOnGoing+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":422:13 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 254 252 255 22 (set (reg:SI 141 [ _32 ])
        (zero_extend:SI (subreg:QI (reg:SI 216 [ pFlash.ProcedureOnGoing ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":422:13 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 216 [ pFlash.ProcedureOnGoing ])
        (nil)))
(insn 255 254 256 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ _32 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":422:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 256 255 257 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 277)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":422:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 277)
(note 257 256 258 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 258 257 259 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 -1
     (nil))
(debug_insn 259 258 260 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 -1
     (nil))
(debug_insn 260 259 261 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 -1
     (nil))
(debug_insn 261 260 262 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 -1
     (nil))
(insn 262 261 263 23 (set (reg/f:SI 217)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 263 262 264 23 (set (reg:SI 142 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 217)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 264 263 266 23 (set (reg:SI 143 [ _36 ])
        (and:SI (reg:SI 142 [ _35 ])
            (const_int -50331649 [0xfffffffffcffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _35 ])
        (nil)))
(insn 266 264 267 23 (set (mem/v:SI (plus:SI (reg/f:SI 217)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 143 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 217)
        (expr_list:REG_DEAD (reg:SI 143 [ _36 ])
            (nil))))
(debug_insn 267 266 268 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":425:5 -1
     (nil))
(debug_insn 268 267 269 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":428:5 -1
     (nil))
(debug_insn 269 268 273 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":428:5 -1
     (nil))
(insn 273 269 276 23 (set (mem/c:QI (reg/f:SI 222) [0 pFlash.Lock+0 S1 A32])
        (subreg:QI (reg:SI 141 [ _32 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":428:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 222)
        (expr_list:REG_DEAD (reg:SI 141 [ _32 ])
            (nil))))
(debug_insn 276 273 277 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":428:5 -1
     (nil))
(code_label 277 276 278 24 83 (nil) [1 uses])
(note 278 277 0 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_FLASH_Unlock (HAL_FLASH_Unlock, funcdef_no=334, decl_uid=8869, cgraph_uid=338, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_FLASH_Unlock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r115={1d,1u} r118={2d,2u} r119={1d,4u} r121={1d,1u} r123={1d,1u} r126={1d,1u} 
;;    total ref usage 68{35d,33u,0e} in 22{22 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 115[28,28] 118[29,30] 119[31,31] 121[32,32] 123[33,33] 126[34,34] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 119
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(3) 100[24],113[27],119[31]
;; rd  kill	(3) 100[24],113[27],119[31]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; rd  out 	(5) 7[5],13[6],102[25],103[26],119[31]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d5(bb 0 insn -1) }u8(13){ d6(bb 0 insn -1) }u9(102){ d25(bb 0 insn -1) }u10(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 115 118 121 123 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 115 118 121 123 126
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[25],103[26],119[31]
;; rd  gen 	(5) 115[28],118[30],121[32],123[33],126[34]
;; rd  kill	(6) 115[28],118[29,30],121[32],123[33],126[34]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d5(bb 0 insn -1) }u19(13){ d6(bb 0 insn -1) }u20(102){ d25(bb 0 insn -1) }u21(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[25],103[26],119[31]
;; rd  gen 	(1) 118[29]
;; rd  kill	(2) 118[29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ d5(bb 0 insn -1) }u23(13){ d6(bb 0 insn -1) }u24(102){ d25(bb 0 insn -1) }u25(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],118[29,30]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(0){ d0(bb 5 insn 39) }u30(7){ d5(bb 0 insn -1) }u31(13){ d6(bb 0 insn -1) }u32(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 39) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
  Adding insn 39 to worklist
Processing use of (reg 118 [ <retval> ]) in insn 39:
  Adding insn 30 to worklist
  Adding insn 3 to worklist
Processing use of (subreg (reg 126) 0) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 115 [ _3 ]) in insn 29:
Processing use of (reg 0 r0) in insn 40:
Processing use of (reg 119) in insn 19:
  Adding insn 9 to worklist
Processing use of (reg 121) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 119) in insn 23:
Processing use of (reg 123) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 119) in insn 26:
Processing use of (reg 119) in insn 10:
Processing use of (reg 100 cc) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_Unlock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r115={1d,1u} r118={2d,2u} r119={1d,4u} r121={1d,1u} r123={1d,1u} r126={1d,1u} 
;;    total ref usage 68{35d,33u,0e} in 22{22 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":494:3 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":494:21 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":496:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 119)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":496:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 13 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":496:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 10 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":496:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":496:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 45)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 15 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":499:5 -1
     (nil))
(insn 18 16 19 3 (set (reg:SI 121)
        (const_int 1164378403 [0x45670123])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":499:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 8 [0x8])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].KEYR+0 S4 A64])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":499:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 20 19 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":500:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 123)
        (const_int -839939669 [0xffffffffcdef89ab])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":500:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 8 [0x8])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].KEYR+0 S4 A64])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":500:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 24 23 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":503:5 -1
     (nil))
(insn 26 24 29 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":503:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (nil)))
(insn 29 26 30 3 (set (reg:SI 126)
        (lshiftrt:SI (reg:SI 115 [ _3 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":503:8 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 30 29 45 3 (set (reg/v:SI 118 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 126) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":494:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
      ; pc falls through to BB 5
(code_label 45 30 44 4 112 (nil) [1 uses])
(note 44 45 3 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 3 44 31 4 (set (reg/v:SI 118 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":494:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 31 3 32 5 111 (nil) [0 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (var_location:QI status (subreg:QI (reg/v:SI 118 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 34 33 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":509:3 -1
     (nil))
(insn 39 34 40 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":510:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ <retval> ])
        (nil)))
(insn 40 39 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":510:1 -1
     (nil))

;; Function HAL_FLASH_Lock (HAL_FLASH_Lock, funcdef_no=335, decl_uid=8871, cgraph_uid=339, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_FLASH_Lock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} r119={1d,3u} r123={1d,1u} r124={1d,1u} r125={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 16{16 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 119[29,29] 123[30,30] 124[31,31] 125[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 119 123 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 119 123 124 125
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[24],103[25]
;; rd  gen 	(8) 0[0],113[26],114[27],115[28],119[29],123[30],124[31],125[32]
;; rd  kill	(9) 0[0,1],113[26],114[27],115[28],119[29],123[30],124[31],125[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u15(0){ d0(bb 2 insn 27) }u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 27) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 27 to worklist
Processing use of (reg 125) in insn 27:
  Adding insn 22 to worklist
Processing use of (subreg (reg 124) 0) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 123) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 115 [ _3 ]) in insn 20:
Processing use of (reg 119) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 119) in insn 12:
Processing use of (reg 113 [ _1 ]) in insn 10:
Processing use of (reg 119) in insn 15:
Processing use of (reg 0 r0) in insn 28:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_Lock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} r119={1d,3u} r123={1d,1u} r124={1d,1u} r125={1d,1u} 
;;    total ref usage 52{33d,19u,0e} in 16{16 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":518:3 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":518:21 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":521:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 119)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":521:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":521:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":521:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 10 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":521:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":524:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":524:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (nil)))
(debug_insn 16 15 17 2 (var_location:QI status (ge:QI (reg:SI 115 [ _3 ])
        (const_int 0 [0]))) -1
     (nil))
(debug_insn 17 16 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":529:3 -1
     (nil))
(insn 20 17 21 2 (set (reg:SI 123)
        (not:SI (reg:SI 115 [ _3 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":524:6 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 124)
        (lshiftrt:SI (reg:SI 123)
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":524:6 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 22 21 27 2 (set (reg:SI 125)
        (zero_extend:SI (subreg:QI (reg:SI 124) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":529:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 27 22 28 2 (set (reg/i:SI 0 r0)
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":530:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 28 27 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":530:1 -1
     (nil))

;; Function HAL_FLASH_OB_Unlock (HAL_FLASH_OB_Unlock, funcdef_no=336, decl_uid=8873, cgraph_uid=340, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_FLASH_OB_Unlock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r115={1d,1u} r118={2d,2u} r119={1d,4u} r120={1d,2u} r122={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} 
;;    total ref usage 73{37d,36u,0e} in 24{24 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 115[28,28] 118[29,30] 119[31,31] 120[32,32] 122[33,33] 124[34,34] 126[35,35] 128[36,36] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 119 120
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[25],103[26]
;; rd  gen 	(4) 100[24],113[27],119[31],120[32]
;; rd  kill	(4) 100[24],113[27],119[31],120[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120
;; rd  out 	(6) 7[5],13[6],102[25],103[26],119[31],120[32]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d25(bb 0 insn -1) }u11(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 115 118 122 124 126 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; live  gen 	 115 118 122 124 126 128
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],119[31],120[32]
;; rd  gen 	(6) 115[28],118[30],122[33],124[34],126[35],128[36]
;; rd  kill	(7) 115[28],118[29,30],122[33],124[34],126[35],128[36]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d5(bb 0 insn -1) }u21(13){ d6(bb 0 insn -1) }u22(102){ d25(bb 0 insn -1) }u23(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; live  gen 	 118
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],119[31],120[32]
;; rd  gen 	(1) 118[29]
;; rd  kill	(2) 118[29,30]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; rd  out 	(5) 7[5],13[6],102[25],103[26],118[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d5(bb 0 insn -1) }u26(13){ d6(bb 0 insn -1) }u27(102){ d25(bb 0 insn -1) }u28(103){ d26(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[25],103[26],118[29,30]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(0){ d0(bb 5 insn 38) }u33(7){ d5(bb 0 insn -1) }u34(13){ d6(bb 0 insn -1) }u35(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 38) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
  Adding insn 38 to worklist
Processing use of (reg 118 [ <retval> ]) in insn 38:
  Adding insn 29 to worklist
  Adding insn 3 to worklist
Processing use of (reg 120) in insn 3:
  Adding insn 11 to worklist
Processing use of (reg 113 [ _1 ]) in insn 11:
Processing use of (subreg (reg 128) 0) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 126) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 115 [ _3 ]) in insn 26:
Processing use of (reg 0 r0) in insn 39:
Processing use of (reg 119) in insn 18:
  Adding insn 9 to worklist
Processing use of (reg 122) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 119) in insn 22:
Processing use of (reg 124) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 119) in insn 25:
Processing use of (reg 119) in insn 10:
Processing use of (reg 100 cc) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 120) in insn 12:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_OB_Unlock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r115={1d,1u} r118={2d,2u} r119={1d,4u} r120={1d,2u} r122={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} 
;;    total ref usage 73{37d,36u,0e} in 24{24 regular + 0 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":538:3 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":538:21 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":540:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 119)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":540:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":540:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 120)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":540:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":540:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":540:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 44)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":543:5 -1
     (nil))
(insn 17 15 18 3 (set (reg:SI 122)
        (const_int 135866939 [0x8192a3b])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":543:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTKEYR+0 S4 A32])
        (reg:SI 122)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":543:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(debug_insn 19 18 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":544:5 -1
     (nil))
(insn 21 19 22 3 (set (reg:SI 124)
        (const_int 1281191551 [0x4c5d6e7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":544:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].OPTKEYR+0 S4 A32])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":544:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(debug_insn 23 22 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":547:5 -1
     (nil))
(insn 25 23 26 3 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":547:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (nil)))
(insn 26 25 28 3 (set (reg:SI 126)
        (lshiftrt:SI (reg:SI 115 [ _3 ])
            (const_int 30 [0x1e]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":547:8 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 28 26 29 3 (set (reg:SI 128)
        (and:SI (reg:SI 126)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":547:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 29 28 44 3 (set (reg/v:SI 118 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 128) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":538:21 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
      ; pc falls through to BB 5
(code_label 44 29 43 4 121 (nil) [1 uses])
(note 43 44 3 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 3 43 30 4 (set (reg/v:SI 118 [ <retval> ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":538:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 30 3 31 5 120 (nil) [0 uses])
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 5 (var_location:QI status (subreg:QI (reg/v:SI 118 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 33 32 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":553:3 -1
     (nil))
(insn 38 33 39 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":554:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ <retval> ])
        (nil)))
(insn 39 38 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":554:1 -1
     (nil))

;; Function HAL_FLASH_OB_Lock (HAL_FLASH_OB_Lock, funcdef_no=337, decl_uid=8875, cgraph_uid=341, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_FLASH_OB_Lock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} r119={1d,3u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 54{34d,20u,0e} in 17{17 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 115[28,28] 119[29,29] 123[30,30] 124[31,31] 126[32,32] 127[33,33] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 119 123 124 126 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 119 123 124 126 127
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[24],103[25]
;; rd  gen 	(9) 0[0],113[26],114[27],115[28],119[29],123[30],124[31],126[32],127[33]
;; rd  kill	(10) 0[0,1],113[26],114[27],115[28],119[29],123[30],124[31],126[32],127[33]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(0){ d0(bb 2 insn 27) }u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 27) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 27 to worklist
Processing use of (reg 127) in insn 27:
  Adding insn 22 to worklist
Processing use of (subreg (reg 126) 0) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 124) in insn 21:
  Adding insn 19 to worklist
Processing use of (reg 123) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 115 [ _3 ]) in insn 18:
Processing use of (reg 119) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 114 [ _2 ]) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 119) in insn 12:
Processing use of (reg 113 [ _1 ]) in insn 10:
Processing use of (reg 119) in insn 15:
Processing use of (reg 0 r0) in insn 28:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_OB_Lock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} r119={1d,3u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 54{34d,20u,0e} in 17{17 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":562:3 -1
     (nil))
(debug_insn 6 5 7 2 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":562:21 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":565:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 119)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":565:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":565:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":565:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 10 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":565:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":568:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":568:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (nil)))
(debug_insn 16 15 17 2 (var_location:QI status (eq:QI (and:SI (reg:SI 115 [ _3 ])
            (const_int 1073741824 [0x40000000]))
        (const_int 0 [0]))) -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":573:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 123)
        (lshiftrt:SI (reg:SI 115 [ _3 ])
            (const_int 30 [0x1e]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":568:6 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 19 18 21 2 (set (reg:SI 124)
        (xor:SI (reg:SI 123)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":568:6 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 21 19 22 2 (set (reg:SI 126)
        (and:SI (reg:SI 124)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":568:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 22 21 27 2 (set (reg:SI 127)
        (zero_extend:SI (subreg:QI (reg:SI 126) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":573:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 27 22 28 2 (set (reg/i:SI 0 r0)
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":574:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 28 27 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":574:1 -1
     (nil))

;; Function HAL_FLASH_OB_Launch (HAL_FLASH_OB_Launch, funcdef_no=338, decl_uid=8877, cgraph_uid=342, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 16 (  1.3)


HAL_FLASH_OB_Launch

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d} r2={3d} r3={3d} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,4u} r101={2d} r102={1d,11u} r103={1d,10u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,1u} r118={1d,1u} r120={1d,1u,1e} r121={1d,5u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r126={4d,1u} r127={1d,7u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,2u} r138={1d,2u} r140={1d,1u} 
;;    total ref usage 298{213d,84u,1e} in 72{70 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 186, 187, 188, 189, 190, 191
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,17] 13[18,18] 14[19,21] 15[22,23] 16[24,26] 17[27,29] 18[30,32] 19[33,35] 20[36,38] 21[39,41] 22[42,44] 23[45,47] 24[48,50] 25[51,53] 26[54,56] 27[57,59] 28[60,62] 29[63,65] 30[66,68] 31[69,71] 48[72,73] 49[74,75] 50[76,77] 51[78,79] 52[80,81] 53[82,83] 54[84,85] 55[86,87] 56[88,89] 57[90,91] 58[92,93] 59[94,95] 60[96,97] 61[98,99] 62[100,101] 63[102,103] 64[104,105] 65[106,107] 66[108,109] 67[110,111] 68[112,113] 69[114,115] 70[116,117] 71[118,119] 72[120,121] 73[122,123] 74[124,125] 75[126,127] 76[128,129] 77[130,131] 78[132,133] 79[134,135] 80[136,137] 81[138,139] 82[140,141] 83[142,143] 84[144,145] 85[146,147] 86[148,149] 87[150,151] 88[152,153] 89[154,155] 90[156,157] 91[158,159] 92[160,161] 93[162,163] 94[164,165] 95[166,167] 96[168,169] 97[170,171] 98[172,173] 99[174,175] 100[176,181] 101[182,183] 102[184,184] 103[185,185] 104[186,187] 105[188,189] 106[190,191] 113[192,192] 114[193,193] 115[194,194] 116[195,195] 118[196,196] 120[197,197] 121[198,198] 122[199,199] 123[200,200] 124[201,201] 126[202,205] 127[206,206] 129[207,207] 131[208,208] 133[209,209] 134[210,210] 138[211,211] 140[212,212] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d184(102){ }d185(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[18],14[21],16[26],17[29],18[32],19[35],20[38],21[41],22[44],23[47],24[50],25[53],26[56],27[59],28[62],29[65],30[68],31[71],102[184],103[185]
;; rd  kill	(68) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[18],14[19,20,21],16[24,25,26],17[27,28,29],18[30,31,32],19[33,34,35],20[36,37,38],21[39,40,41],22[42,43,44],23[45,46,47],24[48,49,50],25[51,52,53],26[54,55,56],27[57,58,59],28[60,61,62],29[63,64,65],30[66,67,68],31[69,70,71],102[184],103[185]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[13],13[18],102[184],103[185]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d18(bb 0 insn -1) }u2(102){ d184(bb 0 insn -1) }u3(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 115 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[13],13[18],102[184],103[185]
;; rd  gen 	(5) 0[2],113[192],114[193],115[194],127[206]
;; rd  kill	(11) 0[0,1,2,3],14[19,20,21],113[192],114[193],115[194],127[206]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; rd  out 	(6) 7[13],13[18],102[184],103[185],115[194],127[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 4 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d13(bb 0 insn -1) }u13(13){ d18(bb 0 insn -1) }u14(102){ d184(bb 0 insn -1) }u15(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; live  gen 	 0 [r0] 100 [cc] 116 129
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[13],13[18],100[178],102[184],103[185],115[194],118[196],127[206],131[208]
;; rd  gen 	(4) 0[1],100[179],116[195],129[207]
;; rd  kill	(15) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181],116[195],129[207]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; rd  out 	(6) 7[13],13[18],102[184],103[185],115[194],127[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 2 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ d13(bb 0 insn -1) }u23(13){ d18(bb 0 insn -1) }u24(102){ d184(bb 0 insn -1) }u25(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 118 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; live  gen 	 100 [cc] 118 131
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[184],103[185],115[194],127[206]
;; rd  gen 	(3) 100[178],118[196],131[208]
;; rd  kill	(8) 100[176,177,178,179,180,181],118[196],131[208]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 127
;; rd  out 	(6) 7[13],13[18],102[184],103[185],115[194],127[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(7){ d13(bb 0 insn -1) }u31(13){ d18(bb 0 insn -1) }u32(102){ d184(bb 0 insn -1) }u33(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 120 121 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 120 121 133
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[184],103[185],115[194],127[206]
;; rd  gen 	(4) 100[177],120[197],121[198],133[209]
;; rd  kill	(9) 100[176,177,178,179,180,181],120[197],121[198],133[209]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; rd  out 	(6) 7[13],13[18],102[184],103[185],121[198],127[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 5 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(7){ d13(bb 0 insn -1) }u42(13){ d18(bb 0 insn -1) }u43(102){ d184(bb 0 insn -1) }u44(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  def 	 122 123 126 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; live  gen 	 122 123 126 134
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[184],103[185],121[198],127[206]
;; rd  gen 	(4) 122[199],123[200],126[205],134[210]
;; rd  kill	(7) 122[199],123[200],126[202,203,204,205],134[210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[13],13[18],102[184],103[185],126[205]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 5 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(7){ d13(bb 0 insn -1) }u53(13){ d18(bb 0 insn -1) }u54(102){ d184(bb 0 insn -1) }u55(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 124 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; live  gen 	 100 [cc] 124 138
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[184],103[185],121[198],127[206]
;; rd  gen 	(3) 100[176],124[201],138[211]
;; rd  kill	(8) 100[176,177,178,179,180,181],124[201],138[211]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 138
;; rd  out 	(7) 7[13],13[18],102[184],103[185],121[198],127[206],138[211]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(7){ d13(bb 0 insn -1) }u61(13){ d18(bb 0 insn -1) }u62(102){ d184(bb 0 insn -1) }u63(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  def 	 126 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; live  gen 	 126 140
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[184],103[185],121[198],127[206],138[211]
;; rd  gen 	(2) 126[203],140[212]
;; rd  kill	(5) 126[202,203,204,205],140[212]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[13],13[18],102[184],103[185],126[203]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 3 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(7){ d13(bb 0 insn -1) }u68(13){ d18(bb 0 insn -1) }u69(102){ d184(bb 0 insn -1) }u70(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[184],103[185],115[194],127[206]
;; rd  gen 	(1) 126[204]
;; rd  kill	(4) 126[202,203,204,205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[13],13[18],102[184],103[185],126[204]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(7){ d13(bb 0 insn -1) }u72(13){ d18(bb 0 insn -1) }u73(102){ d184(bb 0 insn -1) }u74(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  gen 	 126
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[184],103[185],121[198],127[206],138[211]
;; rd  gen 	(1) 126[202]
;; rd  kill	(4) 126[202,203,204,205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; rd  out 	(5) 7[13],13[18],102[184],103[185],126[202]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 8 6 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(7){ d13(bb 0 insn -1) }u77(13){ d18(bb 0 insn -1) }u78(102){ d184(bb 0 insn -1) }u79(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[184],103[185],126[202,203,204,205]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[18],102[184],103[185]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u82(0){ d0(bb 11 insn 103) }u83(7){ d13(bb 0 insn -1) }u84(13){ d18(bb 0 insn -1) }u85(102){ d184(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[18],102[184],103[185]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 11 insn 103) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 34 to worklist
  Adding insn 28 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 53 to worklist
  Adding insn 47 to worklist
  Adding insn 66 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 90 to worklist
  Adding insn 104 to worklist
Finished finding needed instructions:
  Adding insn 103 to worklist
Processing use of (reg 126 [ <retval> ]) in insn 103:
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 5 to worklist
  Adding insn 6 to worklist
Processing use of (reg 138) in insn 6:
  Adding insn 80 to worklist
Processing use of (reg 124 [ _18 ]) in insn 80:
Processing use of (reg 121 [ error ]) in insn 5:
  Adding insn 49 to worklist
Processing use of (reg 120 [ _12 ]) in insn 49:
Processing use of (reg 133) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 0 r0) in insn 104:
Processing use of (reg 127) in insn 90:
  Adding insn 10 to worklist
Processing use of (reg 140) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 127) in insn 79:
Processing use of (reg 100 cc) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 138) in insn 81:
Processing use of (reg 134) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 123 [ _15 ]) in insn 60:
  Adding insn 58 to worklist
Processing use of (reg 134) in insn 60:
Processing use of (reg 121 [ error ]) in insn 58:
Processing use of (reg 122 [ _14 ]) in insn 58:
Processing use of (reg 121 [ error ]) in insn 66:
Processing use of (reg 127) in insn 66:
Processing use of (reg 127) in insn 47:
Processing use of (reg 100 cc) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 121 [ error ]) in insn 52:
Processing use of (reg 127) in insn 39:
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 131) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 118 [ _10 ]) in insn 41:
Processing use of (reg 13 sp) in insn 28:
Processing use of (reg 100 cc) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 129) in insn 33:
  Adding insn 30 to worklist
Processing use of (reg 115 [ tickstart ]) in insn 30:
  Adding insn 20 to worklist
Processing use of (reg 116 [ _8 ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 0 r0) in insn 29:
Processing use of (reg 0 r0) in insn 20:
Processing use of (reg 127) in insn 11:
Processing use of (reg 114 [ _2 ]) in insn 14:
  Adding insn 12 to worklist
Processing use of (reg 127) in insn 14:
Processing use of (reg 113 [ _1 ]) in insn 12:
Processing use of (reg 13 sp) in insn 19:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_OB_Launch

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d} r2={3d} r3={3d} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,4u} r101={2d} r102={1d,11u} r103={1d,10u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,1u} r118={1d,1u} r120={1d,1u,1e} r121={1d,5u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r126={4d,1u} r127={1d,7u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,2u} r138={1d,2u} r140={1d,1u} 
;;    total ref usage 298{213d,84u,1e} in 72{70 regular + 2 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 2 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":583:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 127)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 14 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 134217728 [0x8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":583:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 14 12 15 2 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 20 [0x14])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].CR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":586:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI Timeout (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":586:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:3 -1
     (nil))
(call_insn 19 18 20 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 20 19 21 2 (set (reg/v:SI 115 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 21 20 22 2 (var_location:SI tickstart (reg/v:SI 115 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":659:3 -1
     (nil))
(debug_insn 23 22 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:3 -1
     (nil))
      ; pc falls through to BB 4
(code_label 40 23 26 3 130 (nil) [1 uses])
(note 26 40 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:5 -1
     (nil))
(call_insn 28 27 29 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 29 28 30 3 (set (reg:SI 116 [ _8 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 30 29 33 3 (set (reg:SI 129)
        (minus:SI (reg:SI 116 [ _8 ])
            (reg/v:SI 115 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _8 ])
        (nil)))
(insn 33 30 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 1000 [0x3e8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 109)
(code_label 35 34 36 4 128 (nil) [0 uses])
(note 36 35 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 -1
     (nil))
(insn 39 37 41 4 (set (reg:SI 118 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 39 42 4 (set (reg:SI 131)
        (and:SI (reg:SI 118 [ _10 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _10 ])
        (nil)))
(insn 42 41 43 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 43 42 44 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 40)
(note 44 43 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:3 -1
     (nil))
(insn 47 45 48 5 (set (reg:SI 120 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 5 (set (reg:SI 133)
        (const_int 50170 [0xc3fa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 5 (set (reg/v:SI 121 [ error ])
        (and:SI (reg:SI 120 [ _12 ])
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg:SI 120 [ _12 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 120 [ _12 ])
                    (const_int 50170 [0xc3fa]))
                (nil)))))
(debug_insn 50 49 51 5 (var_location:SI error (reg/v:SI 121 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 -1
     (nil))
(debug_insn 51 50 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:3 -1
     (nil))
(insn 52 51 53 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ error ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 53 52 54 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 71)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:5 -1
     (nil))
(insn 56 55 57 6 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 6 (set (reg:SI 122 [ _14 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 134)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 60 6 (set (reg:SI 123 [ _15 ])
        (ior:SI (reg/v:SI 121 [ error ])
            (reg:SI 122 [ _14 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
        (nil)))
(insn 60 58 61 6 (set (mem/v/c:SI (plus:SI (reg/f:SI 134)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 123 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
            (nil))))
(debug_insn 61 60 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 62 61 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 64 63 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(insn 66 64 67 6 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg/v:SI 121 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_DEAD (reg/v:SI 121 [ error ])
            (nil))))
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 68 67 4 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:5 -1
     (nil))
(insn 4 68 71 6 (set (reg:SI 126 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 71 4 72 7 131 (nil) [1 uses])
(note 72 71 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 7 (var_location:SI D#1 (const_int 1000 [0x3e8])) -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 75 74 76 7 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 76 75 77 7 (var_location:SI Timeout (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 77 76 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:3 -1
     (nil))
(insn 79 77 80 7 (set (reg:SI 124 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 7 (set (reg:SI 138)
        (and:SI (reg:SI 124 [ _18 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _18 ])
        (nil)))
(insn 81 80 82 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 83 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 113)
(note 83 82 84 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 85 84 86 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 86 85 87 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 87 86 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(insn 89 87 90 8 (set (reg:SI 140)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 5 8 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg/f:SI 127)
            (nil))))
(insn 5 90 109 8 (set (reg:SI 126 [ <retval> ])
        (reg/v:SI 121 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 121 [ error ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 11
(code_label 109 5 108 9 132 (nil) [1 uses])
(note 108 109 3 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 3 108 113 9 (set (reg:SI 126 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":665:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 113 3 112 10 133 (nil) [1 uses])
(note 112 113 6 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 6 112 91 10 (set (reg:SI 126 [ <retval> ])
        (reg:SI 138)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 91 6 92 11 129 (nil) [0 uses])
(note 92 91 93 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 11 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 94 93 95 11 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 95 94 96 11 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 96 95 97 11 (var_location:SI Timeout (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":586:11 -1
     (nil))
(debug_insn 97 96 98 11 (var_location:SI error (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":586:11 -1
     (nil))
(debug_insn 98 97 103 11 (var_location:SI tickstart (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":586:11 -1
     (nil))
(insn 103 98 104 11 (set (reg/i:SI 0 r0)
        (reg:SI 126 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":587:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ <retval> ])
        (nil)))
(insn 104 103 0 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":587:1 -1
     (nil))

;; Function HAL_FLASH_GetError (HAL_FLASH_GetError, funcdef_no=339, decl_uid=8879, cgraph_uid=343, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_FLASH_GetError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 114[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[24],103[25]
;; rd  gen 	(3) 0[0],113[26],114[27]
;; rd  kill	(4) 0[0,1],113[26],114[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(0){ d0(bb 2 insn 11) }u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 11) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
  Adding insn 11 to worklist
Processing use of (reg 113 [ <retval> ]) in insn 11:
Processing use of (reg 114) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 12:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_FLASH_GetError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":630:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 114)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":630:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 11 2 (set (reg:SI 113 [ <retval> ])
        (mem/v/c:SI (plus:SI (reg/f:SI 114)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":630:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114)
        (nil)))
(insn 11 7 12 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":631:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 12 11 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":631:1 -1
     (nil))

;; Function FLASH_WaitForLastOperation (FLASH_WaitForLastOperation, funcdef_no=340, decl_uid=8881, cgraph_uid=344, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 15 count 16 (  1.3)


FLASH_WaitForLastOperation

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,6u} r1={3d} r2={3d} r3={3d} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,4u} r101={2d} r102={1d,11u} r103={1d,10u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r115={1d,1u} r117={1d,1u,1e} r118={1d,1u} r119={1d,1u} r120={1d,2u} r121={1d,5u} r122={1d,1u} r124={4d,1u} r125={1d,1u} r126={1d,1u} r127={1d,5u} r128={1d,1u} r130={1d,1u} r131={1d,2u} r135={1d,2u} r137={1d,1u} 
;;    total ref usage 296{212d,83u,1e} in 64{62 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 186, 187, 188, 189, 190, 191
;;  reg->defs[] map:	0[0,3] 1[4,6] 2[7,9] 3[10,12] 7[13,13] 12[14,17] 13[18,18] 14[19,21] 15[22,23] 16[24,26] 17[27,29] 18[30,32] 19[33,35] 20[36,38] 21[39,41] 22[42,44] 23[45,47] 24[48,50] 25[51,53] 26[54,56] 27[57,59] 28[60,62] 29[63,65] 30[66,68] 31[69,71] 48[72,73] 49[74,75] 50[76,77] 51[78,79] 52[80,81] 53[82,83] 54[84,85] 55[86,87] 56[88,89] 57[90,91] 58[92,93] 59[94,95] 60[96,97] 61[98,99] 62[100,101] 63[102,103] 64[104,105] 65[106,107] 66[108,109] 67[110,111] 68[112,113] 69[114,115] 70[116,117] 71[118,119] 72[120,121] 73[122,123] 74[124,125] 75[126,127] 76[128,129] 77[130,131] 78[132,133] 79[134,135] 80[136,137] 81[138,139] 82[140,141] 83[142,143] 84[144,145] 85[146,147] 86[148,149] 87[150,151] 88[152,153] 89[154,155] 90[156,157] 91[158,159] 92[160,161] 93[162,163] 94[164,165] 95[166,167] 96[168,169] 97[170,171] 98[172,173] 99[174,175] 100[176,181] 101[182,183] 102[184,184] 103[185,185] 104[186,187] 105[188,189] 106[190,191] 113[192,192] 115[193,193] 117[194,194] 118[195,195] 119[196,196] 120[197,197] 121[198,198] 122[199,199] 124[200,203] 125[204,204] 126[205,205] 127[206,206] 128[207,207] 130[208,208] 131[209,209] 135[210,210] 137[211,211] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d184(102){ }d185(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[6],2[9],3[12],7[13],13[18],14[21],16[26],17[29],18[32],19[35],20[38],21[41],22[44],23[47],24[50],25[53],26[56],27[59],28[62],29[65],30[68],31[71],102[184],103[185]
;; rd  kill	(68) 0[0,1,2,3],1[4,5,6],2[7,8,9],3[10,11,12],7[13],13[18],14[19,20,21],16[24,25,26],17[27,28,29],18[30,31,32],19[33,34,35],20[36,37,38],21[39,40,41],22[42,43,44],23[45,46,47],24[48,49,50],25[51,52,53],26[54,55,56],27[57,58,59],28[60,61,62],29[63,64,65],30[66,67,68],31[69,70,71],102[184],103[185]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[3],7[13],13[18],102[184],103[185]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d13(bb 0 insn -1) }u1(13){ d18(bb 0 insn -1) }u2(102){ d184(bb 0 insn -1) }u3(103){ d185(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 125 127
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 120 125 127
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 0[3],7[13],13[18],102[184],103[185]
;; rd  gen 	(4) 0[2],120[197],125[204],127[206]
;; rd  kill	(10) 0[0,1,2,3],14[19,20,21],120[197],125[204],127[206]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; rd  out 	(7) 7[13],13[18],102[184],103[185],120[197],125[204],127[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 4 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d13(bb 0 insn -1) }u10(13){ d18(bb 0 insn -1) }u11(102){ d184(bb 0 insn -1) }u12(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; live  gen 	 0 [r0] 100 [cc] 113 126
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[13],13[18],100[178],102[184],103[185],115[193],120[197],125[204],127[206],128[207]
;; rd  gen 	(4) 0[1],100[179],113[192],126[205]
;; rd  kill	(15) 0[0,1,2,3],14[19,20,21],100[176,177,178,179,180,181],113[192],126[205]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; rd  out 	(7) 7[13],13[18],102[184],103[185],120[197],125[204],127[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 2 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d13(bb 0 insn -1) }u21(13){ d18(bb 0 insn -1) }u22(102){ d184(bb 0 insn -1) }u23(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 115 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; live  gen 	 100 [cc] 115 128
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[184],103[185],120[197],125[204],127[206]
;; rd  gen 	(3) 100[178],115[193],128[207]
;; rd  kill	(8) 100[176,177,178,179,180,181],115[193],128[207]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 125 127
;; rd  out 	(7) 7[13],13[18],102[184],103[185],120[197],125[204],127[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ d13(bb 0 insn -1) }u29(13){ d18(bb 0 insn -1) }u30(102){ d184(bb 0 insn -1) }u31(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 117 121 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 117 121 130
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[184],103[185],120[197],125[204],127[206]
;; rd  gen 	(4) 100[177],117[194],121[198],130[208]
;; rd  kill	(9) 100[176,177,178,179,180,181],117[194],121[198],130[208]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; rd  out 	(6) 7[13],13[18],102[184],103[185],121[198],127[206]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 5 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ d13(bb 0 insn -1) }u40(13){ d18(bb 0 insn -1) }u41(102){ d184(bb 0 insn -1) }u42(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  def 	 118 119 124 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; live  gen 	 118 119 124 131
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[184],103[185],121[198],127[206]
;; rd  gen 	(4) 118[195],119[196],124[203],131[209]
;; rd  kill	(7) 118[195],119[196],124[200,201,202,203],131[209]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[13],13[18],102[184],103[185],124[203]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 5 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(7){ d13(bb 0 insn -1) }u51(13){ d18(bb 0 insn -1) }u52(102){ d184(bb 0 insn -1) }u53(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 122 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; live  gen 	 100 [cc] 122 135
;; live  kill	
;; rd  in  	(6) 7[13],13[18],102[184],103[185],121[198],127[206]
;; rd  gen 	(3) 100[176],122[199],135[210]
;; rd  kill	(8) 100[176,177,178,179,180,181],122[199],135[210]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127 135
;; rd  out 	(7) 7[13],13[18],102[184],103[185],121[198],127[206],135[210]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 7 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(7){ d13(bb 0 insn -1) }u59(13){ d18(bb 0 insn -1) }u60(102){ d184(bb 0 insn -1) }u61(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; lr  def 	 124 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 127
;; live  gen 	 124 137
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[184],103[185],121[198],127[206],135[210]
;; rd  gen 	(2) 124[201],137[211]
;; rd  kill	(5) 124[200,201,202,203],137[211]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[13],13[18],102[184],103[185],124[201]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 3 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(7){ d13(bb 0 insn -1) }u66(13){ d18(bb 0 insn -1) }u67(102){ d184(bb 0 insn -1) }u68(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 124
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[184],103[185],120[197],125[204],127[206]
;; rd  gen 	(1) 124[202]
;; rd  kill	(4) 124[200,201,202,203]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[13],13[18],102[184],103[185],124[202]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(7){ d13(bb 0 insn -1) }u70(13){ d18(bb 0 insn -1) }u71(102){ d184(bb 0 insn -1) }u72(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 124
;; live  kill	
;; rd  in  	(7) 7[13],13[18],102[184],103[185],121[198],127[206],135[210]
;; rd  gen 	(1) 124[200]
;; rd  kill	(4) 124[200,201,202,203]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; rd  out 	(5) 7[13],13[18],102[184],103[185],124[200]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 8 6 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u74(7){ d13(bb 0 insn -1) }u75(13){ d18(bb 0 insn -1) }u76(102){ d184(bb 0 insn -1) }u77(103){ d185(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[13],13[18],102[184],103[185],124[200,201,202,203]
;; rd  gen 	(1) 0[0]
;; rd  kill	(4) 0[0,1,2,3]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[13],13[18],102[184],103[185]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }
;;   reg 103 { d185(bb 0 insn -1) }

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u80(0){ d0(bb 11 insn 90) }u81(7){ d13(bb 0 insn -1) }u82(13){ d18(bb 0 insn -1) }u83(102){ d184(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[13],13[18],102[184],103[185]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 11 insn 90) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 13 { d18(bb 0 insn -1) }
;;   reg 102 { d184(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 43 to worklist
  Adding insn 37 to worklist
  Adding insn 56 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 80 to worklist
  Adding insn 91 to worklist
Finished finding needed instructions:
  Adding insn 90 to worklist
Processing use of (reg 124 [ <retval> ]) in insn 90:
  Adding insn 5 to worklist
  Adding insn 4 to worklist
  Adding insn 6 to worklist
  Adding insn 7 to worklist
Processing use of (reg 135) in insn 7:
  Adding insn 70 to worklist
Processing use of (reg 122 [ _21 ]) in insn 70:
Processing use of (reg 121 [ error ]) in insn 6:
  Adding insn 39 to worklist
Processing use of (reg 117 [ _5 ]) in insn 39:
Processing use of (reg 130) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 0 r0) in insn 91:
Processing use of (reg 127) in insn 80:
  Adding insn 28 to worklist
Processing use of (reg 137) in insn 80:
  Adding insn 79 to worklist
Processing use of (reg 127) in insn 69:
Processing use of (reg 100 cc) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 135) in insn 71:
Processing use of (reg 131) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 119 [ _7 ]) in insn 50:
  Adding insn 48 to worklist
Processing use of (reg 131) in insn 50:
Processing use of (reg 118 [ _6 ]) in insn 48:
Processing use of (reg 121 [ error ]) in insn 48:
Processing use of (reg 121 [ error ]) in insn 56:
Processing use of (reg 127) in insn 56:
Processing use of (reg 127) in insn 37:
Processing use of (reg 100 cc) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 121 [ error ]) in insn 42:
Processing use of (reg 127) in insn 29:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 128) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 115 [ _3 ]) in insn 31:
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 100 cc) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 125 [ Timeout ]) in insn 23:
  Adding insn 2 to worklist
Processing use of (reg 126) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 113 [ _1 ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 120 [ tickstart ]) in insn 22:
  Adding insn 12 to worklist
Processing use of (reg 0 r0) in insn 12:
Processing use of (reg 0 r0) in insn 21:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


FLASH_WaitForLastOperation

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,6u} r1={3d} r2={3d} r3={3d} r7={1d,11u} r12={4d} r13={1d,13u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={6d,4u} r101={2d} r102={1d,11u} r103={1d,10u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r115={1d,1u} r117={1d,1u,1e} r118={1d,1u} r119={1d,1u} r120={1d,2u} r121={1d,5u} r122={1d,1u} r124={4d,1u} r125={1d,1u} r126={1d,1u} r127={1d,5u} r128={1d,1u} r130={1d,1u} r131={1d,2u} r135={1d,2u} r137={1d,1u} 
;;    total ref usage 296{212d,83u,1e} in 64{62 regular + 2 call} insns.
(note 8 0 101 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 8 2 2 (var_location:SI D#18 (reg:SI 0 r0 [ Timeout ])) -1
     (nil))
(insn 2 101 3 2 (set (reg/v:SI 125 [ Timeout ])
        (reg:SI 0 r0 [ Timeout ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":653:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Timeout ])
        (nil)))
(note 3 2 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 3 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:3 -1
     (nil))
(call_insn 11 10 12 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 12 11 13 2 (set (reg/v:SI 120 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 13 12 14 2 (var_location:SI tickstart (reg/v:SI 120 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":658:24 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":659:3 -1
     (nil))
(debug_insn 15 14 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:3 -1
     (nil))
(insn 28 15 30 2 (set (reg/f:SI 127)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 4
(code_label 30 28 18 3 144 (nil) [1 uses])
(note 18 30 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:5 -1
     (nil))
(call_insn 20 19 21 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006c79f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 21 20 22 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 22 21 23 3 (set (reg:SI 126)
        (minus:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 120 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (reg/v:SI 125 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":663:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 96)
(code_label 25 24 26 4 142 (nil) [0 uses])
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 -1
     (nil))
(insn 29 27 31 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 29 32 4 (set (reg:SI 128)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":661:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 30)
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:3 -1
     (nil))
(insn 37 35 38 5 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 5 (set (reg:SI 130)
        (const_int 50170 [0xc3fa])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 5 (set (reg/v:SI 121 [ error ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 117 [ _5 ])
                    (const_int 50170 [0xc3fa]))
                (nil)))))
(debug_insn 40 39 41 5 (var_location:SI error (reg/v:SI 121 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":670:9 -1
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:3 -1
     (nil))
(insn 42 41 43 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 121 [ error ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 44 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":671:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 61)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:5 -1
     (nil))
(insn 46 45 47 6 (set (reg/f:SI 131)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 6 (set (reg:SI 118 [ _6 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 131)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 50 6 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (reg/v:SI 121 [ error ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 50 48 51 6 (set (mem/v/c:SI (plus:SI (reg/f:SI 131)
                (const_int 4 [0x4])) [1 pFlash.ErrorCode+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":674:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 51 50 52 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 54 53 56 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(insn 56 54 57 6 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg/v:SI 121 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_DEAD (reg/v:SI 121 [ error ])
            (nil))))
(debug_insn 57 56 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":677:5 -1
     (nil))
(debug_insn 58 57 5 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:5 -1
     (nil))
(insn 5 58 61 6 (set (reg:SI 124 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":679:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 61 5 62 7 145 (nil) [1 uses])
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 7 (var_location:SI D#1 (debug_expr:SI D#18)) -1
     (nil))
(debug_insn 64 63 65 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":652:19 -1
     (nil))
(debug_insn 65 64 66 7 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 66 65 67 7 (var_location:SI Timeout (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 67 66 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:3 -1
     (nil))
(insn 69 67 70 7 (set (reg:SI 122 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 7 (set (reg:SI 135)
        (and:SI (reg:SI 122 [ _21 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _21 ])
        (nil)))
(insn 71 70 72 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 72 71 73 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":683:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 100)
(note 73 72 74 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 75 74 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 76 75 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(debug_insn 77 76 79 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 -1
     (nil))
(insn 79 77 80 8 (set (reg:SI 137)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 6 8 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 16 [0x10])) [1 MEM[(struct FLASH_TypeDef *)1073881088B].SR+0 S4 A64])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/f:SI 127)
            (nil))))
(insn 6 80 96 8 (set (reg:SI 124 [ <retval> ])
        (reg/v:SI 121 [ error ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":686:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 121 [ error ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 11
(code_label 96 6 95 9 146 (nil) [1 uses])
(note 95 96 4 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 4 95 100 9 (set (reg:SI 124 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":665:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 11
(code_label 100 4 99 10 147 (nil) [1 uses])
(note 99 100 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 99 81 10 (set (reg:SI 124 [ <retval> ])
        (reg:SI 135)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 81 7 82 11 143 (nil) [0 uses])
(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 11 (var_location:SI tickstart (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 84 83 85 11 (var_location:SI error (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 85 84 90 11 (var_location:SI Timeout (clobber (const_int 0 [0]))) -1
     (nil))
(insn 90 85 91 11 (set (reg/i:SI 0 r0)
        (reg:SI 124 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":691:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ <retval> ])
        (nil)))
(insn 91 90 0 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_flash.c":691:1 -1
     (nil))
