

================================================================
== Vitis HLS Report for 'cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2'
================================================================
* Date:           Thu Nov  6 13:30:11 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        proj_smoke
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.225 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_1_VITIS_LOOP_86_2  |       17|       17|         3|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten7"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i5 %indvar_flatten7" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 13 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.63ns)   --->   "%icmp_ln85 = icmp_eq  i5 %indvar_flatten7_load, i5 16" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 15 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln85_1 = add i5 %indvar_flatten7_load, i5 1" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 16 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.preheader, void %_Z8SubBytesPA4_A4_h.exit43.exitStub" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 17 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [/home/CryptoHLS/test/aes_raw.cpp:86]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln85 = add i3 %i_load, i3 1" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 20 'add' 'add_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.49ns)   --->   "%icmp_ln86 = icmp_eq  i3 %j_load, i3 4" [/home/CryptoHLS/test/aes_raw.cpp:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln85 = select i1 %icmp_ln86, i3 0, i3 %j_load" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 22 'select' 'select_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln85_1 = select i1 %icmp_ln86, i3 %add_ln85, i3 %i_load" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 23 'select' 'select_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln85_1_cast = zext i3 %select_ln85_1" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 24 'zext' 'select_ln85_1_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i3 %select_ln85" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 25 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_19_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln87, i2 0" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 26 'bitconcatenate' 'tmp_19_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln87 = add i4 %tmp_19_cast, i4 %select_ln85_1_cast" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 27 'add' 'add_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i4 %add_ln87" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 28 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln87_1" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 29 'getelementptr' 'state_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.66ns)   --->   "%state_load = load i4 %state_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 30 'load' 'state_load' <Predicate = (!icmp_ln85)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.57ns)   --->   "%add_ln86 = add i3 %select_ln85, i3 1" [/home/CryptoHLS/test/aes_raw.cpp:86]   --->   Operation 31 'add' 'add_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln85 = store i5 %add_ln85_1, i5 %indvar_flatten7" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 32 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln85 = store i3 %select_ln85_1, i3 %i" [/home/CryptoHLS/test/aes_raw.cpp:85]   --->   Operation 33 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln86 = store i3 %add_ln86, i3 %j" [/home/CryptoHLS/test/aes_raw.cpp:86]   --->   Operation 34 'store' 'store_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 35 [1/2] (0.66ns)   --->   "%state_load = load i4 %state_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 35 'load' 'state_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %state_load" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 36 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln87" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 37 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 38 'load' 'sbox_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_1_VITIS_LOOP_86_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/CryptoHLS/test/aes_raw.cpp:86]   --->   Operation 42 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 43 'load' 'sbox_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 44 [1/1] (0.66ns)   --->   "%store_ln87 = store i8 %sbox_load, i4 %state_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 44 'store' 'store_ln87' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 0100]
i                    (alloca           ) [ 0100]
indvar_flatten7      (alloca           ) [ 0100]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
store_ln0            (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
indvar_flatten7_load (load             ) [ 0000]
specpipeline_ln0     (specpipeline     ) [ 0000]
icmp_ln85            (icmp             ) [ 0110]
add_ln85_1           (add              ) [ 0000]
br_ln85              (br               ) [ 0000]
j_load               (load             ) [ 0000]
i_load               (load             ) [ 0000]
add_ln85             (add              ) [ 0000]
icmp_ln86            (icmp             ) [ 0000]
select_ln85          (select           ) [ 0000]
select_ln85_1        (select           ) [ 0000]
select_ln85_1_cast   (zext             ) [ 0000]
trunc_ln87           (trunc            ) [ 0000]
tmp_19_cast          (bitconcatenate   ) [ 0000]
add_ln87             (add              ) [ 0000]
zext_ln87_1          (zext             ) [ 0000]
state_addr           (getelementptr    ) [ 0111]
add_ln86             (add              ) [ 0000]
store_ln85           (store            ) [ 0000]
store_ln85           (store            ) [ 0000]
store_ln86           (store            ) [ 0000]
state_load           (load             ) [ 0000]
zext_ln87            (zext             ) [ 0000]
sbox_addr            (getelementptr    ) [ 0101]
specloopname_ln0     (specloopname     ) [ 0000]
empty                (speclooptripcount) [ 0000]
specpipeline_ln0     (specpipeline     ) [ 0000]
specloopname_ln86    (specloopname     ) [ 0000]
sbox_load            (load             ) [ 0000]
store_ln87           (store            ) [ 0000]
br_ln0               (br               ) [ 0000]
ret_ln0              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sbox">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_85_1_VITIS_LOOP_86_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten7_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="state_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="2"/>
<pin id="63" dir="0" index="1" bw="8" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="69" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 store_ln87/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="sbox_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sbox_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="5" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="3" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten7_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln85_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln85_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="j_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln85_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln86_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln85_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln85_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln85_1_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln85_1_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln87_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_19_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln87_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln87_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln86_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln85_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln85_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln86_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln87_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="j_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="216" class="1005" name="indvar_flatten7_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln85_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="227" class="1005" name="state_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="sbox_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="78" pin="3"/><net_sink comp="61" pin=1"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="115" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="115" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="127" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="121" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="118" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="133" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="149" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="180"><net_src comp="133" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="109" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="141" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="176" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="61" pin="7"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="205"><net_src comp="42" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="212"><net_src comp="46" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="219"><net_src comp="50" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="226"><net_src comp="103" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="54" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="236"><net_src comp="71" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {3 }
 - Input state : 
	Port: cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2 : state | {1 2 }
	Port: cipher_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_86_2 : sbox | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten7_load : 1
		icmp_ln85 : 2
		add_ln85_1 : 2
		br_ln85 : 3
		j_load : 1
		i_load : 1
		add_ln85 : 2
		icmp_ln86 : 2
		select_ln85 : 3
		select_ln85_1 : 3
		select_ln85_1_cast : 4
		trunc_ln87 : 4
		tmp_19_cast : 5
		add_ln87 : 6
		zext_ln87_1 : 7
		state_addr : 8
		state_load : 9
		add_ln86 : 4
		store_ln85 : 3
		store_ln85 : 4
		store_ln86 : 5
	State 2
		zext_ln87 : 1
		sbox_addr : 2
		sbox_load : 3
	State 3
		store_ln87 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln85_1_fu_109     |    0    |    12   |
|    add   |      add_ln85_fu_121      |    0    |    10   |
|          |      add_ln87_fu_165      |    0    |    12   |
|          |      add_ln86_fu_176      |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln85_fu_103     |    0    |    9    |
|          |      icmp_ln86_fu_127     |    0    |    8    |
|----------|---------------------------|---------|---------|
|  select  |     select_ln85_fu_133    |    0    |    3    |
|          |    select_ln85_1_fu_141   |    0    |    3    |
|----------|---------------------------|---------|---------|
|          | select_ln85_1_cast_fu_149 |    0    |    0    |
|   zext   |     zext_ln87_1_fu_171    |    0    |    0    |
|          |      zext_ln87_fu_197     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln87_fu_153     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     tmp_19_cast_fu_157    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    67   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_209       |    3   |
|   icmp_ln85_reg_223   |    1   |
|indvar_flatten7_reg_216|    5   |
|       j_reg_202       |    3   |
|   sbox_addr_reg_233   |    8   |
|   state_addr_reg_227  |    4   |
+-----------------------+--------+
|         Total         |   24   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   24   |   85   |
+-----------+--------+--------+--------+
