

================================================================
== Vitis HLS Report for 'check_in_multiplexer'
================================================================
* Date:           Sat Mar 18 14:38:55 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       59|    -|
|Register             |        -|     -|       20|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       20|       75|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_131                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_44_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  16|           8|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done                               |   9|          2|    1|          2|
    |pt_dstFifo_blk_n                      |   9|          2|    1|          2|
    |pt_dstFifo_din                        |  14|          3|    1|          3|
    |pt_portCheckListening_req_fifo_blk_n  |   9|          2|    1|          2|
    |pt_portCheckUsed_req_fifo_blk_n       |   9|          2|    1|          2|
    |rxEng2portTable_check_req_blk_n       |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  59|         13|    6|         13|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |p_Result_i_reg_115       |  8|   0|    8|          0|
    |tmp_i_reg_111            |  1|   0|    1|          0|
    |tmp_reg_125              |  1|   0|    1|          0|
    |trunc_ln414_reg_120      |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 20|   0|   20|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|            check_in_multiplexer|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|            check_in_multiplexer|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|            check_in_multiplexer|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|            check_in_multiplexer|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|            check_in_multiplexer|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|            check_in_multiplexer|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|            check_in_multiplexer|  return value|
|rxEng2portTable_check_req_dout         |   in|   16|     ap_fifo|       rxEng2portTable_check_req|       pointer|
|rxEng2portTable_check_req_empty_n      |   in|    1|     ap_fifo|       rxEng2portTable_check_req|       pointer|
|rxEng2portTable_check_req_read         |  out|    1|     ap_fifo|       rxEng2portTable_check_req|       pointer|
|pt_portCheckListening_req_fifo_din     |  out|   15|     ap_fifo|  pt_portCheckListening_req_fifo|       pointer|
|pt_portCheckListening_req_fifo_full_n  |   in|    1|     ap_fifo|  pt_portCheckListening_req_fifo|       pointer|
|pt_portCheckListening_req_fifo_write   |  out|    1|     ap_fifo|  pt_portCheckListening_req_fifo|       pointer|
|pt_dstFifo_din                         |  out|    1|     ap_fifo|                      pt_dstFifo|       pointer|
|pt_dstFifo_full_n                      |   in|    1|     ap_fifo|                      pt_dstFifo|       pointer|
|pt_dstFifo_write                       |  out|    1|     ap_fifo|                      pt_dstFifo|       pointer|
|pt_portCheckUsed_req_fifo_din          |  out|   15|     ap_fifo|       pt_portCheckUsed_req_fifo|       pointer|
|pt_portCheckUsed_req_fifo_full_n       |   in|    1|     ap_fifo|       pt_portCheckUsed_req_fifo|       pointer|
|pt_portCheckUsed_req_fifo_write        |  out|    1|     ap_fifo|       pt_portCheckUsed_req_fifo|       pointer|
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

