Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: Phy.xcvr_native_a10_0: The "tx_pma_div_clkout" port should not be used for register mode data transfers (Relevant parameter: "Enable tx_pma_div_clkout port" (enable_port_tx_pma_div_clkout)).
Info: Phy.xcvr_native_a10_0: The "rx_pma_div_clkout" port should not be used for register mode data transfers (Relevant parameter: "Enable rx_pma_div_clkout port" (enable_port_rx_pma_div_clkout)).
Info: Phy.xcvr_native_a10_0: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: Phy.xcvr_native_a10_0: For the selected device(10AT115S2F45E2SG), transceiver speed grade is 2 and core speed grade is 2.
Info: Phy.xcvr_native_a10_0: Note - The external TX PLL IP must be configured with an output clock frequency of 5156.25 MHz.
Info: Skipping generation of Phy: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/Phy.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/Phy.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Platform Designer system
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy.ipx
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy.ip --testbench=STANDARD --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: Phy.xcvr_native_a10_0: The "tx_pma_div_clkout" port should not be used for register mode data transfers (Relevant parameter: "Enable tx_pma_div_clkout port" (enable_port_tx_pma_div_clkout)).
Info: Phy.xcvr_native_a10_0: The "rx_pma_div_clkout" port should not be used for register mode data transfers (Relevant parameter: "Enable rx_pma_div_clkout port" (enable_port_rx_pma_div_clkout)).
Info: Phy.xcvr_native_a10_0: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: Phy.xcvr_native_a10_0: For the selected device(10AT115S2F45E2SG), transceiver speed grade is 2 and core speed grade is 2.
Info: Phy.xcvr_native_a10_0: Note - The external TX PLL IP must be configured with an output clock frequency of 5156.25 MHz.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx (ipx file)
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy.ipx
Progress: Loading XG/XG.ip
Progress: Loading XG/Phy.ip
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/* matched 10 files in 0.02 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/**/* matched 0 files in 0.00 seconds
Progress: Loading XG_tb/XG_tb.qsys
Info: Reading index /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG.ipx
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: Reading index /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy.ipx
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/*/* matched 53 files in 0.01 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy.ipx described 0 plugins, 3 paths, in 0.02 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/* matched 3 files in 0.02 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/*/* matched 0 files in 0.00 seconds
Info: /home/dai/.altera.quartus/ip/17.1.2/**/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/altera_components.ipx
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/hw_altera_components.ipx.iipx
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/hw_altera_components.ipx.iipx described 2328 plugins, 0 paths, in 0.17 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/sw_altera_components.ipx.iipx
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/sw_altera_components.ipx.iipx described 70 plugins, 0 paths, in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/altera_components.ipx described 0 plugins, 2 paths, in 0.19 seconds
Info: /home/tools/intelFPGA_pro/17.1/ip/**/* matched 103 files in 0.19 seconds
Info: /home/tools/intelFPGA_pro/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx: Loading now from components.ipx
Info: /home/tools/intelFPGA_pro/17.1/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx described 0 plugins, 13 paths, in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/builtin.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/builtin.ipx described 81 plugins, 0 paths, in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/**/* matched 95 files in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx described 0 plugins, 13 paths, in 0.23 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx matched 1 files in 0.23 seconds
Info: Running script /home/tools/intelFPGA_pro/17.1/qsys/lib/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: Phy
Info: TB_Gen: System design is: Phy
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property reconfig_avmm EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.reconfig_avmm
Info: get_interface_property reconfig_clk EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.reconfig_clk
Info: get_interface_property reconfig_reset EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.reconfig_reset
Info: get_interface_property rx_analogreset EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_analogreset
Info: get_interface_property rx_cal_busy EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_cal_busy
Info: get_interface_property rx_cdr_refclk0 EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_cdr_refclk0
Info: get_interface_property rx_clkout EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_clkout
Info: get_interface_property rx_control EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_control
Info: get_interface_property rx_coreclkin EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_coreclkin
Info: get_interface_property rx_digitalreset EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_digitalreset
Info: get_interface_property rx_enh_blk_lock EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_enh_blk_lock
Info: get_interface_property rx_enh_data_valid EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_enh_data_valid
Info: get_interface_property rx_enh_fifo_del EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_enh_fifo_del
Info: get_interface_property rx_enh_fifo_empty EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_enh_fifo_empty
Info: get_interface_property rx_enh_fifo_full EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_enh_fifo_full
Info: get_interface_property rx_enh_fifo_insert EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_enh_fifo_insert
Info: get_interface_property rx_enh_highber EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_enh_highber
Info: get_interface_property rx_is_lockedtodata EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_is_lockedtodata
Info: get_interface_property rx_is_lockedtoref EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_is_lockedtoref
Info: get_interface_property rx_parallel_data EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_parallel_data
Info: get_interface_property rx_pma_div_clkout EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_pma_div_clkout
Info: get_interface_property rx_serial_data EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.rx_serial_data
Info: get_interface_property tx_analogreset EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_analogreset
Info: get_interface_property tx_cal_busy EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_cal_busy
Info: get_interface_property tx_clkout EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_clkout
Info: get_interface_property tx_control EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_control
Info: get_interface_property tx_coreclkin EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_coreclkin
Info: get_interface_property tx_digitalreset EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_digitalreset
Info: get_interface_property tx_enh_data_valid EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_enh_data_valid
Info: get_interface_property tx_enh_fifo_empty EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_enh_fifo_empty
Info: get_interface_property tx_enh_fifo_full EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_enh_fifo_full
Info: get_interface_property tx_enh_fifo_pempty EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_enh_fifo_pempty
Info: get_interface_property tx_enh_fifo_pfull EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_enh_fifo_pfull
Info: get_interface_property tx_err_ins EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_err_ins
Info: get_interface_property tx_parallel_data EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_parallel_data
Info: get_interface_property tx_pma_div_clkout EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_pma_div_clkout
Info: get_interface_property tx_serial_clk0 EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_serial_clk0
Info: get_interface_property tx_serial_data EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.tx_serial_data
Info: get_interface_property unused_rx_control EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.unused_rx_control
Info: get_interface_property unused_rx_parallel_data EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.unused_rx_parallel_data
Info: get_interface_property unused_tx_control EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.unused_tx_control
Info: get_interface_property unused_tx_parallel_data EXPORT_OF
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_property xcvr_native_a10_0 CLASS_NAME
Info: get_instance_assignment xcvr_native_a10_0 testbench.partner.map.unused_tx_parallel_data
Info: get_module_property FILE
Info: send_message Info TB_Gen: Creating testbench system : Phy_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : Phy_tb with all standard BFMs
Info: create_system Phy_tb
Info: add_component Phy_inst /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy.ip
Info: Phy_inst: Generic Component validation successful.
Info: send_message Info TB_Gen: Saving testbench system: Phy_tb.qsys
Info: TB_Gen: Saving testbench system: Phy_tb.qsys
Info: save_system Phy_tb.qsys
Progress: Saving changes to Phy_tb.qsys
Info: All modules have been converted to Generic Components.
Info: set_use_testbench_naming_pattern true Phy
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interfaces 
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_avmm CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_clk CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_reset CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_analogreset CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_cal_busy CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_cdr_refclk0 CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_clkout CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_control CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_coreclkin CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_digitalreset CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_blk_lock CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_data_valid CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_del CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_empty CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_full CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_insert CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_highber CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_is_lockedtodata CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_is_lockedtoref CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_parallel_data CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_pma_div_clkout CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_serial_data CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_analogreset CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_cal_busy CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_clkout CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_control CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_coreclkin CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_digitalreset CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_data_valid CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_empty CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_full CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_pempty CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_pfull CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_err_ins CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_parallel_data CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_pma_div_clkout CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_serial_clk0 CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_serial_data CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_rx_control CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_rx_parallel_data CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_tx_control CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_tx_parallel_data CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_avmm CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reconfig_avmm
Info: TB_Gen: conduit_end found: reconfig_avmm
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_avmm CLASS_NAME
Info: add_component Phy_inst_reconfig_avmm_bfm Phy_inst_reconfig_avmm_bfm_ip.ip altera_conduit_bfm Phy_inst_reconfig_avmm_bfm
Info: Phy_inst_reconfig_avmm_bfm: Generic Component validation successful.
Info: load_component Phy_inst_reconfig_avmm_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value reconfig_avmm associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value reconfig_avmm associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports reconfig_avmm
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_address ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_address WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_address DIRECTION
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_read ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_read WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_read DIRECTION
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_readdata ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_readdata WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_readdata DIRECTION
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_waitrequest ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_waitrequest WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_waitrequest DIRECTION
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_write ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_write WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_write DIRECTION
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_writedata ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_writedata WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_avmm reconfig_writedata DIRECTION
Info: load_component Phy_inst_reconfig_avmm_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES address read readdata waitrequest write writedata
Info: set_component_parameter_value SIGNAL_WIDTHS 10 1 32 1 1 32
Info: set_component_parameter_value SIGNAL_DIRECTIONS output output input input output output
Info: save_component 
Info: load_component Phy_inst_reconfig_avmm_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_avmm CLASS_NAME
Info: get_instance_property Phy_inst_reconfig_avmm_bfm CLASS_NAME
Info: load_component Phy_inst_reconfig_avmm_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_reconfig_avmm_bfm CLASS_NAME
Info: load_component Phy_inst_reconfig_avmm_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_reconfig_avmm_bfm.conduit Phy_inst.reconfig_avmm
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_clk CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reconfig_clk
Info: TB_Gen: conduit_end found: reconfig_clk
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_clk CLASS_NAME
Info: add_component Phy_inst_reconfig_clk_bfm Phy_inst_reconfig_clk_bfm_ip.ip altera_conduit_bfm Phy_inst_reconfig_clk_bfm
Info: Phy_inst_reconfig_clk_bfm: Generic Component validation successful.
Info: load_component Phy_inst_reconfig_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value reconfig_clk associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value reconfig_clk associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports reconfig_clk
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_clk reconfig_clk ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_clk reconfig_clk WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_clk reconfig_clk DIRECTION
Info: load_component Phy_inst_reconfig_clk_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_reconfig_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_clk CLASS_NAME
Info: get_instance_property Phy_inst_reconfig_clk_bfm CLASS_NAME
Info: load_component Phy_inst_reconfig_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_reconfig_clk_bfm CLASS_NAME
Info: load_component Phy_inst_reconfig_clk_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_reconfig_clk_bfm.conduit Phy_inst.reconfig_clk
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_reset CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: reconfig_reset
Info: TB_Gen: conduit_end found: reconfig_reset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_reset CLASS_NAME
Info: add_component Phy_inst_reconfig_reset_bfm Phy_inst_reconfig_reset_bfm_ip.ip altera_conduit_bfm Phy_inst_reconfig_reset_bfm
Info: Phy_inst_reconfig_reset_bfm: Generic Component validation successful.
Info: load_component Phy_inst_reconfig_reset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value reconfig_reset associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value reconfig_reset associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports reconfig_reset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_reset reconfig_reset ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_reset reconfig_reset WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property reconfig_reset reconfig_reset DIRECTION
Info: load_component Phy_inst_reconfig_reset_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES reset
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_reconfig_reset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property reconfig_reset CLASS_NAME
Info: get_instance_property Phy_inst_reconfig_reset_bfm CLASS_NAME
Info: load_component Phy_inst_reconfig_reset_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_reconfig_reset_bfm CLASS_NAME
Info: load_component Phy_inst_reconfig_reset_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_reconfig_reset_bfm.conduit Phy_inst.reconfig_reset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_analogreset CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_analogreset
Info: TB_Gen: conduit_end found: rx_analogreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_analogreset CLASS_NAME
Info: add_component Phy_inst_rx_analogreset_bfm Phy_inst_rx_analogreset_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_analogreset_bfm
Info: Phy_inst_rx_analogreset_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_analogreset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_analogreset associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_analogreset associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_analogreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_analogreset rx_analogreset ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_analogreset rx_analogreset WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_analogreset rx_analogreset DIRECTION
Info: load_component Phy_inst_rx_analogreset_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_analogreset
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_rx_analogreset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_analogreset CLASS_NAME
Info: get_instance_property Phy_inst_rx_analogreset_bfm CLASS_NAME
Info: load_component Phy_inst_rx_analogreset_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_analogreset_bfm CLASS_NAME
Info: load_component Phy_inst_rx_analogreset_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_analogreset_bfm.conduit Phy_inst.rx_analogreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_cal_busy CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_cal_busy
Info: TB_Gen: conduit_end found: rx_cal_busy
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_cal_busy CLASS_NAME
Info: add_component Phy_inst_rx_cal_busy_bfm Phy_inst_rx_cal_busy_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_cal_busy_bfm
Info: Phy_inst_rx_cal_busy_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_cal_busy_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_cal_busy associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_cal_busy associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_cal_busy
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_cal_busy rx_cal_busy ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_cal_busy rx_cal_busy WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_cal_busy rx_cal_busy DIRECTION
Info: load_component Phy_inst_rx_cal_busy_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_cal_busy
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_cal_busy_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_cal_busy CLASS_NAME
Info: get_instance_property Phy_inst_rx_cal_busy_bfm CLASS_NAME
Info: load_component Phy_inst_rx_cal_busy_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_cal_busy_bfm CLASS_NAME
Info: load_component Phy_inst_rx_cal_busy_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_cal_busy_bfm.conduit Phy_inst.rx_cal_busy
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_cdr_refclk0 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_cdr_refclk0
Info: TB_Gen: conduit_end found: rx_cdr_refclk0
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_cdr_refclk0 CLASS_NAME
Info: add_component Phy_inst_rx_cdr_refclk0_bfm Phy_inst_rx_cdr_refclk0_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_cdr_refclk0_bfm
Info: Phy_inst_rx_cdr_refclk0_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_cdr_refclk0_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_cdr_refclk0 associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_cdr_refclk0 associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_cdr_refclk0
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_cdr_refclk0 rx_cdr_refclk0 ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_cdr_refclk0 rx_cdr_refclk0 WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_cdr_refclk0 rx_cdr_refclk0 DIRECTION
Info: load_component Phy_inst_rx_cdr_refclk0_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_rx_cdr_refclk0_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_cdr_refclk0 CLASS_NAME
Info: get_instance_property Phy_inst_rx_cdr_refclk0_bfm CLASS_NAME
Info: load_component Phy_inst_rx_cdr_refclk0_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_cdr_refclk0_bfm CLASS_NAME
Info: load_component Phy_inst_rx_cdr_refclk0_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_cdr_refclk0_bfm.conduit Phy_inst.rx_cdr_refclk0
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_clkout CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_clkout
Info: TB_Gen: conduit_end found: rx_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_clkout CLASS_NAME
Info: add_component Phy_inst_rx_clkout_bfm Phy_inst_rx_clkout_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_clkout_bfm
Info: Phy_inst_rx_clkout_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_clkout_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_clkout associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_clkout associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_clkout rx_clkout ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_clkout rx_clkout WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_clkout rx_clkout DIRECTION
Info: load_component Phy_inst_rx_clkout_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_clkout_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_clkout CLASS_NAME
Info: get_instance_property Phy_inst_rx_clkout_bfm CLASS_NAME
Info: load_component Phy_inst_rx_clkout_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_clkout_bfm CLASS_NAME
Info: load_component Phy_inst_rx_clkout_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_clkout_bfm.conduit Phy_inst.rx_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_control CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_control
Info: TB_Gen: conduit_end found: rx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_control CLASS_NAME
Info: add_component Phy_inst_rx_control_bfm Phy_inst_rx_control_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_control_bfm
Info: Phy_inst_rx_control_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_control associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_control associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_control rx_control ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_control rx_control WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_control rx_control DIRECTION
Info: load_component Phy_inst_rx_control_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_control
Info: set_component_parameter_value SIGNAL_WIDTHS 8
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_control CLASS_NAME
Info: get_instance_property Phy_inst_rx_control_bfm CLASS_NAME
Info: load_component Phy_inst_rx_control_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_control_bfm CLASS_NAME
Info: load_component Phy_inst_rx_control_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_control_bfm.conduit Phy_inst.rx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_coreclkin CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_coreclkin
Info: TB_Gen: conduit_end found: rx_coreclkin
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_coreclkin CLASS_NAME
Info: add_component Phy_inst_rx_coreclkin_bfm Phy_inst_rx_coreclkin_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_coreclkin_bfm
Info: Phy_inst_rx_coreclkin_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_coreclkin_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_coreclkin associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_coreclkin associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_coreclkin
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_coreclkin rx_coreclkin ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_coreclkin rx_coreclkin WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_coreclkin rx_coreclkin DIRECTION
Info: load_component Phy_inst_rx_coreclkin_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_rx_coreclkin_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_coreclkin CLASS_NAME
Info: get_instance_property Phy_inst_rx_coreclkin_bfm CLASS_NAME
Info: load_component Phy_inst_rx_coreclkin_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_coreclkin_bfm CLASS_NAME
Info: load_component Phy_inst_rx_coreclkin_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_coreclkin_bfm.conduit Phy_inst.rx_coreclkin
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_digitalreset CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_digitalreset
Info: TB_Gen: conduit_end found: rx_digitalreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_digitalreset CLASS_NAME
Info: add_component Phy_inst_rx_digitalreset_bfm Phy_inst_rx_digitalreset_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_digitalreset_bfm
Info: Phy_inst_rx_digitalreset_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_digitalreset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_digitalreset associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_digitalreset associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_digitalreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_digitalreset rx_digitalreset ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_digitalreset rx_digitalreset WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_digitalreset rx_digitalreset DIRECTION
Info: load_component Phy_inst_rx_digitalreset_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_digitalreset
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_rx_digitalreset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_digitalreset CLASS_NAME
Info: get_instance_property Phy_inst_rx_digitalreset_bfm CLASS_NAME
Info: load_component Phy_inst_rx_digitalreset_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_digitalreset_bfm CLASS_NAME
Info: load_component Phy_inst_rx_digitalreset_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_digitalreset_bfm.conduit Phy_inst.rx_digitalreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_blk_lock CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_enh_blk_lock
Info: TB_Gen: conduit_end found: rx_enh_blk_lock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_blk_lock CLASS_NAME
Info: add_component Phy_inst_rx_enh_blk_lock_bfm Phy_inst_rx_enh_blk_lock_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_enh_blk_lock_bfm
Info: Phy_inst_rx_enh_blk_lock_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_enh_blk_lock_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_blk_lock associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_blk_lock associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_enh_blk_lock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_blk_lock rx_enh_blk_lock ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_blk_lock rx_enh_blk_lock WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_blk_lock rx_enh_blk_lock DIRECTION
Info: load_component Phy_inst_rx_enh_blk_lock_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_enh_blk_lock
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_enh_blk_lock_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_blk_lock CLASS_NAME
Info: get_instance_property Phy_inst_rx_enh_blk_lock_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_blk_lock_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_enh_blk_lock_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_blk_lock_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_enh_blk_lock_bfm.conduit Phy_inst.rx_enh_blk_lock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_data_valid CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_enh_data_valid
Info: TB_Gen: conduit_end found: rx_enh_data_valid
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_data_valid CLASS_NAME
Info: add_component Phy_inst_rx_enh_data_valid_bfm Phy_inst_rx_enh_data_valid_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_enh_data_valid_bfm
Info: Phy_inst_rx_enh_data_valid_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_enh_data_valid_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_data_valid associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_data_valid associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_enh_data_valid
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_data_valid rx_enh_data_valid ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_data_valid rx_enh_data_valid WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_data_valid rx_enh_data_valid DIRECTION
Info: load_component Phy_inst_rx_enh_data_valid_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_enh_data_valid
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_enh_data_valid_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_data_valid CLASS_NAME
Info: get_instance_property Phy_inst_rx_enh_data_valid_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_data_valid_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_enh_data_valid_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_data_valid_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_enh_data_valid_bfm.conduit Phy_inst.rx_enh_data_valid
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_del CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_enh_fifo_del
Info: TB_Gen: conduit_end found: rx_enh_fifo_del
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_del CLASS_NAME
Info: add_component Phy_inst_rx_enh_fifo_del_bfm Phy_inst_rx_enh_fifo_del_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_enh_fifo_del_bfm
Info: Phy_inst_rx_enh_fifo_del_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_enh_fifo_del_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_fifo_del associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_fifo_del associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_enh_fifo_del
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_del rx_enh_fifo_del ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_del rx_enh_fifo_del WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_del rx_enh_fifo_del DIRECTION
Info: load_component Phy_inst_rx_enh_fifo_del_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_enh_fifo_del
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_enh_fifo_del_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_del CLASS_NAME
Info: get_instance_property Phy_inst_rx_enh_fifo_del_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_fifo_del_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_enh_fifo_del_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_fifo_del_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_enh_fifo_del_bfm.conduit Phy_inst.rx_enh_fifo_del
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_empty CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_enh_fifo_empty
Info: TB_Gen: conduit_end found: rx_enh_fifo_empty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_empty CLASS_NAME
Info: add_component Phy_inst_rx_enh_fifo_empty_bfm Phy_inst_rx_enh_fifo_empty_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_enh_fifo_empty_bfm
Info: Phy_inst_rx_enh_fifo_empty_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_enh_fifo_empty_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_fifo_empty associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_fifo_empty associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_enh_fifo_empty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_empty rx_enh_fifo_empty ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_empty rx_enh_fifo_empty WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_empty rx_enh_fifo_empty DIRECTION
Info: load_component Phy_inst_rx_enh_fifo_empty_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_enh_fifo_empty
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_enh_fifo_empty_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_empty CLASS_NAME
Info: get_instance_property Phy_inst_rx_enh_fifo_empty_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_fifo_empty_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_enh_fifo_empty_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_fifo_empty_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_enh_fifo_empty_bfm.conduit Phy_inst.rx_enh_fifo_empty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_full CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_enh_fifo_full
Info: TB_Gen: conduit_end found: rx_enh_fifo_full
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_full CLASS_NAME
Info: add_component Phy_inst_rx_enh_fifo_full_bfm Phy_inst_rx_enh_fifo_full_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_enh_fifo_full_bfm
Info: Phy_inst_rx_enh_fifo_full_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_enh_fifo_full_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_fifo_full associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_fifo_full associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_enh_fifo_full
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_full rx_enh_fifo_full ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_full rx_enh_fifo_full WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_full rx_enh_fifo_full DIRECTION
Info: load_component Phy_inst_rx_enh_fifo_full_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_enh_fifo_full
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_enh_fifo_full_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_full CLASS_NAME
Info: get_instance_property Phy_inst_rx_enh_fifo_full_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_fifo_full_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_enh_fifo_full_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_fifo_full_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_enh_fifo_full_bfm.conduit Phy_inst.rx_enh_fifo_full
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_insert CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_enh_fifo_insert
Info: TB_Gen: conduit_end found: rx_enh_fifo_insert
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_insert CLASS_NAME
Info: add_component Phy_inst_rx_enh_fifo_insert_bfm Phy_inst_rx_enh_fifo_insert_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_enh_fifo_insert_bfm
Info: Phy_inst_rx_enh_fifo_insert_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_enh_fifo_insert_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_fifo_insert associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_fifo_insert associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_enh_fifo_insert
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_insert rx_enh_fifo_insert ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_insert rx_enh_fifo_insert WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_fifo_insert rx_enh_fifo_insert DIRECTION
Info: load_component Phy_inst_rx_enh_fifo_insert_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_enh_fifo_insert
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_enh_fifo_insert_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_fifo_insert CLASS_NAME
Info: get_instance_property Phy_inst_rx_enh_fifo_insert_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_fifo_insert_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_enh_fifo_insert_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_fifo_insert_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_enh_fifo_insert_bfm.conduit Phy_inst.rx_enh_fifo_insert
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_highber CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_enh_highber
Info: TB_Gen: conduit_end found: rx_enh_highber
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_highber CLASS_NAME
Info: add_component Phy_inst_rx_enh_highber_bfm Phy_inst_rx_enh_highber_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_enh_highber_bfm
Info: Phy_inst_rx_enh_highber_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_enh_highber_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_highber associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_enh_highber associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_enh_highber
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_highber rx_enh_highber ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_highber rx_enh_highber WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_enh_highber rx_enh_highber DIRECTION
Info: load_component Phy_inst_rx_enh_highber_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_enh_highber
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_enh_highber_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_enh_highber CLASS_NAME
Info: get_instance_property Phy_inst_rx_enh_highber_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_highber_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_enh_highber_bfm CLASS_NAME
Info: load_component Phy_inst_rx_enh_highber_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_enh_highber_bfm.conduit Phy_inst.rx_enh_highber
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_is_lockedtodata CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_is_lockedtodata
Info: TB_Gen: conduit_end found: rx_is_lockedtodata
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_is_lockedtodata CLASS_NAME
Info: add_component Phy_inst_rx_is_lockedtodata_bfm Phy_inst_rx_is_lockedtodata_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_is_lockedtodata_bfm
Info: Phy_inst_rx_is_lockedtodata_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_is_lockedtodata_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_is_lockedtodata associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_is_lockedtodata associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_is_lockedtodata
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_is_lockedtodata rx_is_lockedtodata ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_is_lockedtodata rx_is_lockedtodata WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_is_lockedtodata rx_is_lockedtodata DIRECTION
Info: load_component Phy_inst_rx_is_lockedtodata_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_is_lockedtodata
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_is_lockedtodata_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_is_lockedtodata CLASS_NAME
Info: get_instance_property Phy_inst_rx_is_lockedtodata_bfm CLASS_NAME
Info: load_component Phy_inst_rx_is_lockedtodata_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_is_lockedtodata_bfm CLASS_NAME
Info: load_component Phy_inst_rx_is_lockedtodata_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_is_lockedtodata_bfm.conduit Phy_inst.rx_is_lockedtodata
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_is_lockedtoref CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_is_lockedtoref
Info: TB_Gen: conduit_end found: rx_is_lockedtoref
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_is_lockedtoref CLASS_NAME
Info: add_component Phy_inst_rx_is_lockedtoref_bfm Phy_inst_rx_is_lockedtoref_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_is_lockedtoref_bfm
Info: Phy_inst_rx_is_lockedtoref_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_is_lockedtoref_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_is_lockedtoref associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_is_lockedtoref associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_is_lockedtoref
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_is_lockedtoref rx_is_lockedtoref ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_is_lockedtoref rx_is_lockedtoref WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_is_lockedtoref rx_is_lockedtoref DIRECTION
Info: load_component Phy_inst_rx_is_lockedtoref_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_is_lockedtoref
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_is_lockedtoref_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_is_lockedtoref CLASS_NAME
Info: get_instance_property Phy_inst_rx_is_lockedtoref_bfm CLASS_NAME
Info: load_component Phy_inst_rx_is_lockedtoref_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_is_lockedtoref_bfm CLASS_NAME
Info: load_component Phy_inst_rx_is_lockedtoref_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_is_lockedtoref_bfm.conduit Phy_inst.rx_is_lockedtoref
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_parallel_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_parallel_data
Info: TB_Gen: conduit_end found: rx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_parallel_data CLASS_NAME
Info: add_component Phy_inst_rx_parallel_data_bfm Phy_inst_rx_parallel_data_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_parallel_data_bfm
Info: Phy_inst_rx_parallel_data_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_parallel_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_parallel_data associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_parallel_data associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_parallel_data rx_parallel_data ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_parallel_data rx_parallel_data WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_parallel_data rx_parallel_data DIRECTION
Info: load_component Phy_inst_rx_parallel_data_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_parallel_data
Info: set_component_parameter_value SIGNAL_WIDTHS 64
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_parallel_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_parallel_data CLASS_NAME
Info: get_instance_property Phy_inst_rx_parallel_data_bfm CLASS_NAME
Info: load_component Phy_inst_rx_parallel_data_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_parallel_data_bfm CLASS_NAME
Info: load_component Phy_inst_rx_parallel_data_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_parallel_data_bfm.conduit Phy_inst.rx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_pma_div_clkout CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_pma_div_clkout
Info: TB_Gen: conduit_end found: rx_pma_div_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_pma_div_clkout CLASS_NAME
Info: add_component Phy_inst_rx_pma_div_clkout_bfm Phy_inst_rx_pma_div_clkout_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_pma_div_clkout_bfm
Info: Phy_inst_rx_pma_div_clkout_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_pma_div_clkout_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_pma_div_clkout associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_pma_div_clkout associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_pma_div_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_pma_div_clkout rx_pma_div_clkout ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_pma_div_clkout rx_pma_div_clkout WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_pma_div_clkout rx_pma_div_clkout DIRECTION
Info: load_component Phy_inst_rx_pma_div_clkout_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_rx_pma_div_clkout_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_pma_div_clkout CLASS_NAME
Info: get_instance_property Phy_inst_rx_pma_div_clkout_bfm CLASS_NAME
Info: load_component Phy_inst_rx_pma_div_clkout_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_pma_div_clkout_bfm CLASS_NAME
Info: load_component Phy_inst_rx_pma_div_clkout_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_pma_div_clkout_bfm.conduit Phy_inst.rx_pma_div_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_serial_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: rx_serial_data
Info: TB_Gen: conduit_end found: rx_serial_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_serial_data CLASS_NAME
Info: add_component Phy_inst_rx_serial_data_bfm Phy_inst_rx_serial_data_bfm_ip.ip altera_conduit_bfm Phy_inst_rx_serial_data_bfm
Info: Phy_inst_rx_serial_data_bfm: Generic Component validation successful.
Info: load_component Phy_inst_rx_serial_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_serial_data associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value rx_serial_data associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports rx_serial_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_serial_data rx_serial_data ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_serial_data rx_serial_data WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property rx_serial_data rx_serial_data DIRECTION
Info: load_component Phy_inst_rx_serial_data_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES rx_serial_data
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_rx_serial_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property rx_serial_data CLASS_NAME
Info: get_instance_property Phy_inst_rx_serial_data_bfm CLASS_NAME
Info: load_component Phy_inst_rx_serial_data_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_rx_serial_data_bfm CLASS_NAME
Info: load_component Phy_inst_rx_serial_data_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_rx_serial_data_bfm.conduit Phy_inst.rx_serial_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_analogreset CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_analogreset
Info: TB_Gen: conduit_end found: tx_analogreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_analogreset CLASS_NAME
Info: add_component Phy_inst_tx_analogreset_bfm Phy_inst_tx_analogreset_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_analogreset_bfm
Info: Phy_inst_tx_analogreset_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_analogreset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_analogreset associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_analogreset associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_analogreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_analogreset tx_analogreset ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_analogreset tx_analogreset WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_analogreset tx_analogreset DIRECTION
Info: load_component Phy_inst_tx_analogreset_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_analogreset
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_tx_analogreset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_analogreset CLASS_NAME
Info: get_instance_property Phy_inst_tx_analogreset_bfm CLASS_NAME
Info: load_component Phy_inst_tx_analogreset_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_analogreset_bfm CLASS_NAME
Info: load_component Phy_inst_tx_analogreset_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_analogreset_bfm.conduit Phy_inst.tx_analogreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_cal_busy CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_cal_busy
Info: TB_Gen: conduit_end found: tx_cal_busy
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_cal_busy CLASS_NAME
Info: add_component Phy_inst_tx_cal_busy_bfm Phy_inst_tx_cal_busy_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_cal_busy_bfm
Info: Phy_inst_tx_cal_busy_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_cal_busy_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_cal_busy associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_cal_busy associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_cal_busy
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_cal_busy tx_cal_busy ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_cal_busy tx_cal_busy WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_cal_busy tx_cal_busy DIRECTION
Info: load_component Phy_inst_tx_cal_busy_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_cal_busy
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_tx_cal_busy_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_cal_busy CLASS_NAME
Info: get_instance_property Phy_inst_tx_cal_busy_bfm CLASS_NAME
Info: load_component Phy_inst_tx_cal_busy_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_cal_busy_bfm CLASS_NAME
Info: load_component Phy_inst_tx_cal_busy_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_cal_busy_bfm.conduit Phy_inst.tx_cal_busy
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_clkout CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_clkout
Info: TB_Gen: conduit_end found: tx_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_clkout CLASS_NAME
Info: add_component Phy_inst_tx_clkout_bfm Phy_inst_tx_clkout_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_clkout_bfm
Info: Phy_inst_tx_clkout_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_clkout_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_clkout associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_clkout associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_clkout tx_clkout ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_clkout tx_clkout WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_clkout tx_clkout DIRECTION
Info: load_component Phy_inst_tx_clkout_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_tx_clkout_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_clkout CLASS_NAME
Info: get_instance_property Phy_inst_tx_clkout_bfm CLASS_NAME
Info: load_component Phy_inst_tx_clkout_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_clkout_bfm CLASS_NAME
Info: load_component Phy_inst_tx_clkout_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_clkout_bfm.conduit Phy_inst.tx_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_control CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_control
Info: TB_Gen: conduit_end found: tx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_control CLASS_NAME
Info: add_component Phy_inst_tx_control_bfm Phy_inst_tx_control_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_control_bfm
Info: Phy_inst_tx_control_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_control associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_control associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_control tx_control ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_control tx_control WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_control tx_control DIRECTION
Info: load_component Phy_inst_tx_control_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_control
Info: set_component_parameter_value SIGNAL_WIDTHS 8
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_tx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_control CLASS_NAME
Info: get_instance_property Phy_inst_tx_control_bfm CLASS_NAME
Info: load_component Phy_inst_tx_control_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_control_bfm CLASS_NAME
Info: load_component Phy_inst_tx_control_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_control_bfm.conduit Phy_inst.tx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_coreclkin CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_coreclkin
Info: TB_Gen: conduit_end found: tx_coreclkin
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_coreclkin CLASS_NAME
Info: add_component Phy_inst_tx_coreclkin_bfm Phy_inst_tx_coreclkin_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_coreclkin_bfm
Info: Phy_inst_tx_coreclkin_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_coreclkin_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_coreclkin associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_coreclkin associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_coreclkin
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_coreclkin tx_coreclkin ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_coreclkin tx_coreclkin WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_coreclkin tx_coreclkin DIRECTION
Info: load_component Phy_inst_tx_coreclkin_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_tx_coreclkin_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_coreclkin CLASS_NAME
Info: get_instance_property Phy_inst_tx_coreclkin_bfm CLASS_NAME
Info: load_component Phy_inst_tx_coreclkin_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_coreclkin_bfm CLASS_NAME
Info: load_component Phy_inst_tx_coreclkin_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_coreclkin_bfm.conduit Phy_inst.tx_coreclkin
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_digitalreset CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_digitalreset
Info: TB_Gen: conduit_end found: tx_digitalreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_digitalreset CLASS_NAME
Info: add_component Phy_inst_tx_digitalreset_bfm Phy_inst_tx_digitalreset_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_digitalreset_bfm
Info: Phy_inst_tx_digitalreset_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_digitalreset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_digitalreset associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_digitalreset associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_digitalreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_digitalreset tx_digitalreset ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_digitalreset tx_digitalreset WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_digitalreset tx_digitalreset DIRECTION
Info: load_component Phy_inst_tx_digitalreset_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_digitalreset
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_tx_digitalreset_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_digitalreset CLASS_NAME
Info: get_instance_property Phy_inst_tx_digitalreset_bfm CLASS_NAME
Info: load_component Phy_inst_tx_digitalreset_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_digitalreset_bfm CLASS_NAME
Info: load_component Phy_inst_tx_digitalreset_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_digitalreset_bfm.conduit Phy_inst.tx_digitalreset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_data_valid CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_enh_data_valid
Info: TB_Gen: conduit_end found: tx_enh_data_valid
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_data_valid CLASS_NAME
Info: add_component Phy_inst_tx_enh_data_valid_bfm Phy_inst_tx_enh_data_valid_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_enh_data_valid_bfm
Info: Phy_inst_tx_enh_data_valid_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_enh_data_valid_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_data_valid associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_data_valid associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_enh_data_valid
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_data_valid tx_enh_data_valid ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_data_valid tx_enh_data_valid WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_data_valid tx_enh_data_valid DIRECTION
Info: load_component Phy_inst_tx_enh_data_valid_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_enh_data_valid
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_tx_enh_data_valid_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_data_valid CLASS_NAME
Info: get_instance_property Phy_inst_tx_enh_data_valid_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_data_valid_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_enh_data_valid_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_data_valid_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_enh_data_valid_bfm.conduit Phy_inst.tx_enh_data_valid
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_empty CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_enh_fifo_empty
Info: TB_Gen: conduit_end found: tx_enh_fifo_empty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_empty CLASS_NAME
Info: add_component Phy_inst_tx_enh_fifo_empty_bfm Phy_inst_tx_enh_fifo_empty_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_enh_fifo_empty_bfm
Info: Phy_inst_tx_enh_fifo_empty_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_enh_fifo_empty_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_fifo_empty associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_fifo_empty associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_enh_fifo_empty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_empty tx_enh_fifo_empty ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_empty tx_enh_fifo_empty WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_empty tx_enh_fifo_empty DIRECTION
Info: load_component Phy_inst_tx_enh_fifo_empty_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_enh_fifo_empty
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_tx_enh_fifo_empty_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_empty CLASS_NAME
Info: get_instance_property Phy_inst_tx_enh_fifo_empty_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_fifo_empty_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_enh_fifo_empty_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_fifo_empty_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_enh_fifo_empty_bfm.conduit Phy_inst.tx_enh_fifo_empty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_full CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_enh_fifo_full
Info: TB_Gen: conduit_end found: tx_enh_fifo_full
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_full CLASS_NAME
Info: add_component Phy_inst_tx_enh_fifo_full_bfm Phy_inst_tx_enh_fifo_full_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_enh_fifo_full_bfm
Info: Phy_inst_tx_enh_fifo_full_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_enh_fifo_full_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_fifo_full associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_fifo_full associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_enh_fifo_full
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_full tx_enh_fifo_full ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_full tx_enh_fifo_full WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_full tx_enh_fifo_full DIRECTION
Info: load_component Phy_inst_tx_enh_fifo_full_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_enh_fifo_full
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_tx_enh_fifo_full_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_full CLASS_NAME
Info: get_instance_property Phy_inst_tx_enh_fifo_full_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_fifo_full_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_enh_fifo_full_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_fifo_full_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_enh_fifo_full_bfm.conduit Phy_inst.tx_enh_fifo_full
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_pempty CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_enh_fifo_pempty
Info: TB_Gen: conduit_end found: tx_enh_fifo_pempty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_pempty CLASS_NAME
Info: add_component Phy_inst_tx_enh_fifo_pempty_bfm Phy_inst_tx_enh_fifo_pempty_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_enh_fifo_pempty_bfm
Info: Phy_inst_tx_enh_fifo_pempty_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_enh_fifo_pempty_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_fifo_pempty associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_fifo_pempty associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_enh_fifo_pempty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_pempty tx_enh_fifo_pempty ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_pempty tx_enh_fifo_pempty WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_pempty tx_enh_fifo_pempty DIRECTION
Info: load_component Phy_inst_tx_enh_fifo_pempty_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_enh_fifo_pempty
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_tx_enh_fifo_pempty_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_pempty CLASS_NAME
Info: get_instance_property Phy_inst_tx_enh_fifo_pempty_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_fifo_pempty_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_enh_fifo_pempty_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_fifo_pempty_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_enh_fifo_pempty_bfm.conduit Phy_inst.tx_enh_fifo_pempty
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_pfull CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_enh_fifo_pfull
Info: TB_Gen: conduit_end found: tx_enh_fifo_pfull
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_pfull CLASS_NAME
Info: add_component Phy_inst_tx_enh_fifo_pfull_bfm Phy_inst_tx_enh_fifo_pfull_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_enh_fifo_pfull_bfm
Info: Phy_inst_tx_enh_fifo_pfull_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_enh_fifo_pfull_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_fifo_pfull associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_enh_fifo_pfull associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_enh_fifo_pfull
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_pfull tx_enh_fifo_pfull ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_pfull tx_enh_fifo_pfull WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_enh_fifo_pfull tx_enh_fifo_pfull DIRECTION
Info: load_component Phy_inst_tx_enh_fifo_pfull_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_enh_fifo_pfull
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_tx_enh_fifo_pfull_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_enh_fifo_pfull CLASS_NAME
Info: get_instance_property Phy_inst_tx_enh_fifo_pfull_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_fifo_pfull_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_enh_fifo_pfull_bfm CLASS_NAME
Info: load_component Phy_inst_tx_enh_fifo_pfull_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_enh_fifo_pfull_bfm.conduit Phy_inst.tx_enh_fifo_pfull
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_err_ins CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_err_ins
Info: TB_Gen: conduit_end found: tx_err_ins
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_err_ins CLASS_NAME
Info: add_component Phy_inst_tx_err_ins_bfm Phy_inst_tx_err_ins_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_err_ins_bfm
Info: Phy_inst_tx_err_ins_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_err_ins_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_err_ins associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_err_ins associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_err_ins
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_err_ins tx_err_ins ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_err_ins tx_err_ins WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_err_ins tx_err_ins DIRECTION
Info: load_component Phy_inst_tx_err_ins_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_err_ins
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_tx_err_ins_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_err_ins CLASS_NAME
Info: get_instance_property Phy_inst_tx_err_ins_bfm CLASS_NAME
Info: load_component Phy_inst_tx_err_ins_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_err_ins_bfm CLASS_NAME
Info: load_component Phy_inst_tx_err_ins_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_err_ins_bfm.conduit Phy_inst.tx_err_ins
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_parallel_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_parallel_data
Info: TB_Gen: conduit_end found: tx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_parallel_data CLASS_NAME
Info: add_component Phy_inst_tx_parallel_data_bfm Phy_inst_tx_parallel_data_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_parallel_data_bfm
Info: Phy_inst_tx_parallel_data_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_parallel_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_parallel_data associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_parallel_data associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_parallel_data tx_parallel_data ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_parallel_data tx_parallel_data WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_parallel_data tx_parallel_data DIRECTION
Info: load_component Phy_inst_tx_parallel_data_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_parallel_data
Info: set_component_parameter_value SIGNAL_WIDTHS 64
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_tx_parallel_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_parallel_data CLASS_NAME
Info: get_instance_property Phy_inst_tx_parallel_data_bfm CLASS_NAME
Info: load_component Phy_inst_tx_parallel_data_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_parallel_data_bfm CLASS_NAME
Info: load_component Phy_inst_tx_parallel_data_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_parallel_data_bfm.conduit Phy_inst.tx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_pma_div_clkout CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_pma_div_clkout
Info: TB_Gen: conduit_end found: tx_pma_div_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_pma_div_clkout CLASS_NAME
Info: add_component Phy_inst_tx_pma_div_clkout_bfm Phy_inst_tx_pma_div_clkout_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_pma_div_clkout_bfm
Info: Phy_inst_tx_pma_div_clkout_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_pma_div_clkout_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_pma_div_clkout associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_pma_div_clkout associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_pma_div_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_pma_div_clkout tx_pma_div_clkout ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_pma_div_clkout tx_pma_div_clkout WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_pma_div_clkout tx_pma_div_clkout DIRECTION
Info: load_component Phy_inst_tx_pma_div_clkout_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_tx_pma_div_clkout_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_pma_div_clkout CLASS_NAME
Info: get_instance_property Phy_inst_tx_pma_div_clkout_bfm CLASS_NAME
Info: load_component Phy_inst_tx_pma_div_clkout_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_pma_div_clkout_bfm CLASS_NAME
Info: load_component Phy_inst_tx_pma_div_clkout_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_pma_div_clkout_bfm.conduit Phy_inst.tx_pma_div_clkout
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_serial_clk0 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_serial_clk0
Info: TB_Gen: conduit_end found: tx_serial_clk0
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_serial_clk0 CLASS_NAME
Info: add_component Phy_inst_tx_serial_clk0_bfm Phy_inst_tx_serial_clk0_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_serial_clk0_bfm
Info: Phy_inst_tx_serial_clk0_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_serial_clk0_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_serial_clk0 associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_serial_clk0 associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_serial_clk0
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_serial_clk0 tx_serial_clk0 ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_serial_clk0 tx_serial_clk0 WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_serial_clk0 tx_serial_clk0 DIRECTION
Info: load_component Phy_inst_tx_serial_clk0_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES clk
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_tx_serial_clk0_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_serial_clk0 CLASS_NAME
Info: get_instance_property Phy_inst_tx_serial_clk0_bfm CLASS_NAME
Info: load_component Phy_inst_tx_serial_clk0_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_serial_clk0_bfm CLASS_NAME
Info: load_component Phy_inst_tx_serial_clk0_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_serial_clk0_bfm.conduit Phy_inst.tx_serial_clk0
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_serial_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: tx_serial_data
Info: TB_Gen: conduit_end found: tx_serial_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_serial_data CLASS_NAME
Info: add_component Phy_inst_tx_serial_data_bfm Phy_inst_tx_serial_data_bfm_ip.ip altera_conduit_bfm Phy_inst_tx_serial_data_bfm
Info: Phy_inst_tx_serial_data_bfm: Generic Component validation successful.
Info: load_component Phy_inst_tx_serial_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_serial_data associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value tx_serial_data associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports tx_serial_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_serial_data tx_serial_data ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_serial_data tx_serial_data WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property tx_serial_data tx_serial_data DIRECTION
Info: load_component Phy_inst_tx_serial_data_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES tx_serial_data
Info: set_component_parameter_value SIGNAL_WIDTHS 1
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_tx_serial_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property tx_serial_data CLASS_NAME
Info: get_instance_property Phy_inst_tx_serial_data_bfm CLASS_NAME
Info: load_component Phy_inst_tx_serial_data_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_tx_serial_data_bfm CLASS_NAME
Info: load_component Phy_inst_tx_serial_data_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_tx_serial_data_bfm.conduit Phy_inst.tx_serial_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_rx_control CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: unused_rx_control
Info: TB_Gen: conduit_end found: unused_rx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_rx_control CLASS_NAME
Info: add_component Phy_inst_unused_rx_control_bfm Phy_inst_unused_rx_control_bfm_ip.ip altera_conduit_bfm Phy_inst_unused_rx_control_bfm
Info: Phy_inst_unused_rx_control_bfm: Generic Component validation successful.
Info: load_component Phy_inst_unused_rx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value unused_rx_control associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value unused_rx_control associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports unused_rx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_rx_control unused_rx_control ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_rx_control unused_rx_control WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_rx_control unused_rx_control DIRECTION
Info: load_component Phy_inst_unused_rx_control_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES unused_rx_control
Info: set_component_parameter_value SIGNAL_WIDTHS 12
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_unused_rx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_rx_control CLASS_NAME
Info: get_instance_property Phy_inst_unused_rx_control_bfm CLASS_NAME
Info: load_component Phy_inst_unused_rx_control_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_unused_rx_control_bfm CLASS_NAME
Info: load_component Phy_inst_unused_rx_control_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_unused_rx_control_bfm.conduit Phy_inst.unused_rx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_rx_parallel_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: unused_rx_parallel_data
Info: TB_Gen: conduit_end found: unused_rx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_rx_parallel_data CLASS_NAME
Info: add_component Phy_inst_unused_rx_parallel_data_bfm Phy_inst_unused_rx_parallel_data_bfm_ip.ip altera_conduit_bfm Phy_inst_unused_rx_parallel_data_bfm
Info: Phy_inst_unused_rx_parallel_data_bfm: Generic Component validation successful.
Info: load_component Phy_inst_unused_rx_parallel_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value unused_rx_parallel_data associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value unused_rx_parallel_data associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports unused_rx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_rx_parallel_data unused_rx_parallel_data ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_rx_parallel_data unused_rx_parallel_data WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_rx_parallel_data unused_rx_parallel_data DIRECTION
Info: load_component Phy_inst_unused_rx_parallel_data_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES unused_rx_parallel_data
Info: set_component_parameter_value SIGNAL_WIDTHS 64
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component Phy_inst_unused_rx_parallel_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_rx_parallel_data CLASS_NAME
Info: get_instance_property Phy_inst_unused_rx_parallel_data_bfm CLASS_NAME
Info: load_component Phy_inst_unused_rx_parallel_data_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_unused_rx_parallel_data_bfm CLASS_NAME
Info: load_component Phy_inst_unused_rx_parallel_data_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_unused_rx_parallel_data_bfm.conduit Phy_inst.unused_rx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_tx_control CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: unused_tx_control
Info: TB_Gen: conduit_end found: unused_tx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_tx_control CLASS_NAME
Info: add_component Phy_inst_unused_tx_control_bfm Phy_inst_unused_tx_control_bfm_ip.ip altera_conduit_bfm Phy_inst_unused_tx_control_bfm
Info: Phy_inst_unused_tx_control_bfm: Generic Component validation successful.
Info: load_component Phy_inst_unused_tx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value unused_tx_control associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value unused_tx_control associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports unused_tx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_tx_control unused_tx_control ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_tx_control unused_tx_control WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_tx_control unused_tx_control DIRECTION
Info: load_component Phy_inst_unused_tx_control_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES unused_tx_control
Info: set_component_parameter_value SIGNAL_WIDTHS 9
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_unused_tx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_tx_control CLASS_NAME
Info: get_instance_property Phy_inst_unused_tx_control_bfm CLASS_NAME
Info: load_component Phy_inst_unused_tx_control_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_unused_tx_control_bfm CLASS_NAME
Info: load_component Phy_inst_unused_tx_control_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_unused_tx_control_bfm.conduit Phy_inst.unused_tx_control
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_tx_parallel_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: unused_tx_parallel_data
Info: TB_Gen: conduit_end found: unused_tx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_tx_parallel_data CLASS_NAME
Info: add_component Phy_inst_unused_tx_parallel_data_bfm Phy_inst_unused_tx_parallel_data_bfm_ip.ip altera_conduit_bfm Phy_inst_unused_tx_parallel_data_bfm
Info: Phy_inst_unused_tx_parallel_data_bfm: Generic Component validation successful.
Info: load_component Phy_inst_unused_tx_parallel_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value unused_tx_parallel_data associatedClock
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_parameter_value unused_tx_parallel_data associatedReset
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_ports unused_tx_parallel_data
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_tx_parallel_data unused_tx_parallel_data ROLE
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_tx_parallel_data unused_tx_parallel_data WIDTH
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_port_property unused_tx_parallel_data unused_tx_parallel_data DIRECTION
Info: load_component Phy_inst_unused_tx_parallel_data_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES unused_tx_parallel_data
Info: set_component_parameter_value SIGNAL_WIDTHS 64
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component Phy_inst_unused_tx_parallel_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property Phy_inst CLASS_NAME
Info: load_component Phy_inst
Info: get_component_interface_property unused_tx_parallel_data CLASS_NAME
Info: get_instance_property Phy_inst_unused_tx_parallel_data_bfm CLASS_NAME
Info: load_component Phy_inst_unused_tx_parallel_data_bfm
Info: get_component_interfaces 
Info: get_instance_property Phy_inst_unused_tx_parallel_data_bfm CLASS_NAME
Info: load_component Phy_inst_unused_tx_parallel_data_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection Phy_inst_unused_tx_parallel_data_bfm.conduit Phy_inst.unused_tx_parallel_data
Info: send_message Info TB_Gen: Saving testbench system: Phy_tb.qsys
Info: TB_Gen: Saving testbench system: Phy_tb.qsys
Info: save_system Phy_tb.qsys
Progress: Saving changes to Phy_tb.qsys
Info: All modules have been converted to Generic Components.
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb.qsys
Info: Done
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_del_bfm_ip_tb/Phy_inst_rx_enh_fifo_del_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_del_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_del_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: "Transforming system: Phy_inst_rx_enh_fifo_del_bfm_ip"
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_fifo_del_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_enh_fifo_del_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: "Naming system components in system: Phy_inst_rx_enh_fifo_del_bfm_ip"
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: "Generating: Phy_inst_rx_enh_fifo_del_bfm_ip"
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: "Generating: Phy_inst_rx_enh_fifo_del_bfm_ip_altera_conduit_bfm_171_oi4ohtq"
Info: Phy_inst_rx_enh_fifo_del_bfm_ip: Done "Phy_inst_rx_enh_fifo_del_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_cal_busy_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_cal_busy_bfm_ip_tb/Phy_inst_tx_cal_busy_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_cal_busy_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_cal_busy_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_cal_busy_bfm_ip: "Transforming system: Phy_inst_tx_cal_busy_bfm_ip"
Info: Phy_inst_tx_cal_busy_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_cal_busy_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_cal_busy_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_cal_busy_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_cal_busy_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_cal_busy_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_cal_busy_bfm_ip: "Naming system components in system: Phy_inst_tx_cal_busy_bfm_ip"
Info: Phy_inst_tx_cal_busy_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_cal_busy_bfm_ip: "Generating: Phy_inst_tx_cal_busy_bfm_ip"
Info: Phy_inst_tx_cal_busy_bfm_ip: "Generating: Phy_inst_tx_cal_busy_bfm_ip_altera_conduit_bfm_171_s7zyary"
Info: Phy_inst_tx_cal_busy_bfm_ip: Done "Phy_inst_tx_cal_busy_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_blk_lock_bfm_ip_tb/Phy_inst_rx_enh_blk_lock_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_blk_lock_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_blk_lock_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: "Transforming system: Phy_inst_rx_enh_blk_lock_bfm_ip"
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_blk_lock_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_enh_blk_lock_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: "Naming system components in system: Phy_inst_rx_enh_blk_lock_bfm_ip"
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: "Generating: Phy_inst_rx_enh_blk_lock_bfm_ip"
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: "Generating: Phy_inst_rx_enh_blk_lock_bfm_ip_altera_conduit_bfm_171_tqzop6q"
Info: Phy_inst_rx_enh_blk_lock_bfm_ip: Done "Phy_inst_rx_enh_blk_lock_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_full_bfm_ip_tb/Phy_inst_tx_enh_fifo_full_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_full_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_full_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: "Transforming system: Phy_inst_tx_enh_fifo_full_bfm_ip"
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_fifo_full_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_enh_fifo_full_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: Running transform interconnect_transform_chooser took 0.007s
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: "Naming system components in system: Phy_inst_tx_enh_fifo_full_bfm_ip"
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: "Generating: Phy_inst_tx_enh_fifo_full_bfm_ip"
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: "Generating: Phy_inst_tx_enh_fifo_full_bfm_ip_altera_conduit_bfm_171_bkhzbdi"
Info: Phy_inst_tx_enh_fifo_full_bfm_ip: Done "Phy_inst_tx_enh_fifo_full_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_coreclkin_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_coreclkin_bfm_ip_tb/Phy_inst_rx_coreclkin_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_coreclkin_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_coreclkin_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_coreclkin_bfm_ip: "Transforming system: Phy_inst_rx_coreclkin_bfm_ip"
Info: Phy_inst_rx_coreclkin_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_coreclkin_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_coreclkin_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_coreclkin_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_coreclkin_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_coreclkin_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_coreclkin_bfm_ip: "Naming system components in system: Phy_inst_rx_coreclkin_bfm_ip"
Info: Phy_inst_rx_coreclkin_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_coreclkin_bfm_ip: "Generating: Phy_inst_rx_coreclkin_bfm_ip"
Info: Phy_inst_rx_coreclkin_bfm_ip: "Generating: Phy_inst_rx_coreclkin_bfm_ip_altera_conduit_bfm_171_sfxe7bq"
Info: Phy_inst_rx_coreclkin_bfm_ip: Done "Phy_inst_rx_coreclkin_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_full_bfm_ip_tb/Phy_inst_rx_enh_fifo_full_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_full_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_full_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: "Transforming system: Phy_inst_rx_enh_fifo_full_bfm_ip"
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_fifo_full_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_enh_fifo_full_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: "Naming system components in system: Phy_inst_rx_enh_fifo_full_bfm_ip"
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: "Generating: Phy_inst_rx_enh_fifo_full_bfm_ip"
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: "Generating: Phy_inst_rx_enh_fifo_full_bfm_ip_altera_conduit_bfm_171_4lsjyvq"
Info: Phy_inst_rx_enh_fifo_full_bfm_ip: Done "Phy_inst_rx_enh_fifo_full_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_parallel_data_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_parallel_data_bfm_ip_tb/Phy_inst_tx_parallel_data_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_parallel_data_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_parallel_data_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_parallel_data_bfm_ip: "Transforming system: Phy_inst_tx_parallel_data_bfm_ip"
Info: Phy_inst_tx_parallel_data_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_parallel_data_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_parallel_data_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_parallel_data_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_parallel_data_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_parallel_data_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_parallel_data_bfm_ip: "Naming system components in system: Phy_inst_tx_parallel_data_bfm_ip"
Info: Phy_inst_tx_parallel_data_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_parallel_data_bfm_ip: "Generating: Phy_inst_tx_parallel_data_bfm_ip"
Info: Phy_inst_tx_parallel_data_bfm_ip: "Generating: Phy_inst_tx_parallel_data_bfm_ip_altera_conduit_bfm_171_krd3h5a"
Info: Phy_inst_tx_parallel_data_bfm_ip: Done "Phy_inst_tx_parallel_data_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_analogreset_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_analogreset_bfm_ip_tb/Phy_inst_rx_analogreset_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_analogreset_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_analogreset_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_analogreset_bfm_ip: "Transforming system: Phy_inst_rx_analogreset_bfm_ip"
Info: Phy_inst_rx_analogreset_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_analogreset_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_analogreset_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_analogreset_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_analogreset_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_analogreset_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_analogreset_bfm_ip: "Naming system components in system: Phy_inst_rx_analogreset_bfm_ip"
Info: Phy_inst_rx_analogreset_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_analogreset_bfm_ip: "Generating: Phy_inst_rx_analogreset_bfm_ip"
Info: Phy_inst_rx_analogreset_bfm_ip: "Generating: Phy_inst_rx_analogreset_bfm_ip_altera_conduit_bfm_171_suzcfci"
Info: Phy_inst_rx_analogreset_bfm_ip: Done "Phy_inst_rx_analogreset_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_clkout_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_clkout_bfm_ip_tb/Phy_inst_tx_clkout_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_clkout_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_clkout_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_clkout_bfm_ip: "Transforming system: Phy_inst_tx_clkout_bfm_ip"
Info: Phy_inst_tx_clkout_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_clkout_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_clkout_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_clkout_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_clkout_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_clkout_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_clkout_bfm_ip: "Naming system components in system: Phy_inst_tx_clkout_bfm_ip"
Info: Phy_inst_tx_clkout_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_clkout_bfm_ip: "Generating: Phy_inst_tx_clkout_bfm_ip"
Info: Phy_inst_tx_clkout_bfm_ip: "Generating: Phy_inst_tx_clkout_bfm_ip_altera_conduit_bfm_171_dvp26vy"
Info: Phy_inst_tx_clkout_bfm_ip: Done "Phy_inst_tx_clkout_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_parallel_data_bfm_ip_tb/Phy_inst_unused_tx_parallel_data_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_parallel_data_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_parallel_data_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: "Transforming system: Phy_inst_unused_tx_parallel_data_bfm_ip"
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_unused_tx_parallel_data_bfm: Running transform generation_view_transform
Info: Phy_inst_unused_tx_parallel_data_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: Running transform interconnect_transform_chooser took 0.007s
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: "Naming system components in system: Phy_inst_unused_tx_parallel_data_bfm_ip"
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: "Processing generation queue"
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: "Generating: Phy_inst_unused_tx_parallel_data_bfm_ip"
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: "Generating: Phy_inst_unused_tx_parallel_data_bfm_ip_altera_conduit_bfm_171_pvaewry"
Info: Phy_inst_unused_tx_parallel_data_bfm_ip: Done "Phy_inst_unused_tx_parallel_data_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_cal_busy_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cal_busy_bfm_ip_tb/Phy_inst_rx_cal_busy_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cal_busy_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cal_busy_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_cal_busy_bfm_ip: "Transforming system: Phy_inst_rx_cal_busy_bfm_ip"
Info: Phy_inst_rx_cal_busy_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_cal_busy_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_cal_busy_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_cal_busy_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_cal_busy_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_cal_busy_bfm_ip: Running transform interconnect_transform_chooser took 0.007s
Info: Phy_inst_rx_cal_busy_bfm_ip: "Naming system components in system: Phy_inst_rx_cal_busy_bfm_ip"
Info: Phy_inst_rx_cal_busy_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_cal_busy_bfm_ip: "Generating: Phy_inst_rx_cal_busy_bfm_ip"
Info: Phy_inst_rx_cal_busy_bfm_ip: "Generating: Phy_inst_rx_cal_busy_bfm_ip_altera_conduit_bfm_171_3ukswuy"
Info: Phy_inst_rx_cal_busy_bfm_ip: Done "Phy_inst_rx_cal_busy_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_reconfig_clk_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_clk_bfm_ip_tb/Phy_inst_reconfig_clk_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_clk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_clk_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_reconfig_clk_bfm_ip: "Transforming system: Phy_inst_reconfig_clk_bfm_ip"
Info: Phy_inst_reconfig_clk_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_reconfig_clk_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_reconfig_clk_bfm: Running transform generation_view_transform
Info: Phy_inst_reconfig_clk_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_reconfig_clk_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_reconfig_clk_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_reconfig_clk_bfm_ip: "Naming system components in system: Phy_inst_reconfig_clk_bfm_ip"
Info: Phy_inst_reconfig_clk_bfm_ip: "Processing generation queue"
Info: Phy_inst_reconfig_clk_bfm_ip: "Generating: Phy_inst_reconfig_clk_bfm_ip"
Info: Phy_inst_reconfig_clk_bfm_ip: "Generating: Phy_inst_reconfig_clk_bfm_ip_altera_conduit_bfm_171_sfxe7bq"
Info: Phy_inst_reconfig_clk_bfm_ip: Done "Phy_inst_reconfig_clk_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_clkout_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_clkout_bfm_ip_tb/Phy_inst_rx_clkout_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_clkout_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_clkout_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_clkout_bfm_ip: "Transforming system: Phy_inst_rx_clkout_bfm_ip"
Info: Phy_inst_rx_clkout_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_clkout_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_clkout_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_clkout_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_clkout_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_clkout_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_clkout_bfm_ip: "Naming system components in system: Phy_inst_rx_clkout_bfm_ip"
Info: Phy_inst_rx_clkout_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_clkout_bfm_ip: "Generating: Phy_inst_rx_clkout_bfm_ip"
Info: Phy_inst_rx_clkout_bfm_ip: "Generating: Phy_inst_rx_clkout_bfm_ip_altera_conduit_bfm_171_dvp26vy"
Info: Phy_inst_rx_clkout_bfm_ip: Done "Phy_inst_rx_clkout_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_digitalreset_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_digitalreset_bfm_ip_tb/Phy_inst_rx_digitalreset_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_digitalreset_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_digitalreset_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_digitalreset_bfm_ip: "Transforming system: Phy_inst_rx_digitalreset_bfm_ip"
Info: Phy_inst_rx_digitalreset_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_digitalreset_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_digitalreset_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_digitalreset_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_digitalreset_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_digitalreset_bfm_ip: Running transform interconnect_transform_chooser took 0.009s
Info: Phy_inst_rx_digitalreset_bfm_ip: "Naming system components in system: Phy_inst_rx_digitalreset_bfm_ip"
Info: Phy_inst_rx_digitalreset_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_digitalreset_bfm_ip: "Generating: Phy_inst_rx_digitalreset_bfm_ip"
Info: Phy_inst_rx_digitalreset_bfm_ip: "Generating: Phy_inst_rx_digitalreset_bfm_ip_altera_conduit_bfm_171_jemqyza"
Info: Phy_inst_rx_digitalreset_bfm_ip: Done "Phy_inst_rx_digitalreset_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pfull_bfm_ip_tb/Phy_inst_tx_enh_fifo_pfull_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pfull_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pfull_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: "Transforming system: Phy_inst_tx_enh_fifo_pfull_bfm_ip"
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_fifo_pfull_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_enh_fifo_pfull_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: "Naming system components in system: Phy_inst_tx_enh_fifo_pfull_bfm_ip"
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: "Generating: Phy_inst_tx_enh_fifo_pfull_bfm_ip"
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: "Generating: Phy_inst_tx_enh_fifo_pfull_bfm_ip_altera_conduit_bfm_171_7va4hdi"
Info: Phy_inst_tx_enh_fifo_pfull_bfm_ip: Done "Phy_inst_tx_enh_fifo_pfull_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_serial_clk0_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_clk0_bfm_ip_tb/Phy_inst_tx_serial_clk0_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_clk0_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_clk0_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_serial_clk0_bfm_ip: "Transforming system: Phy_inst_tx_serial_clk0_bfm_ip"
Info: Phy_inst_tx_serial_clk0_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_serial_clk0_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_serial_clk0_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_serial_clk0_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_serial_clk0_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_serial_clk0_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_serial_clk0_bfm_ip: "Naming system components in system: Phy_inst_tx_serial_clk0_bfm_ip"
Info: Phy_inst_tx_serial_clk0_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_serial_clk0_bfm_ip: "Generating: Phy_inst_tx_serial_clk0_bfm_ip"
Info: Phy_inst_tx_serial_clk0_bfm_ip: "Generating: Phy_inst_tx_serial_clk0_bfm_ip_altera_conduit_bfm_171_sfxe7bq"
Info: Phy_inst_tx_serial_clk0_bfm_ip: Done "Phy_inst_tx_serial_clk0_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_reconfig_reset_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_reset_bfm_ip_tb/Phy_inst_reconfig_reset_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_reset_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_reset_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_reconfig_reset_bfm_ip: "Transforming system: Phy_inst_reconfig_reset_bfm_ip"
Info: Phy_inst_reconfig_reset_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_reconfig_reset_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_reconfig_reset_bfm: Running transform generation_view_transform
Info: Phy_inst_reconfig_reset_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_reconfig_reset_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_reconfig_reset_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_reconfig_reset_bfm_ip: "Naming system components in system: Phy_inst_reconfig_reset_bfm_ip"
Info: Phy_inst_reconfig_reset_bfm_ip: "Processing generation queue"
Info: Phy_inst_reconfig_reset_bfm_ip: "Generating: Phy_inst_reconfig_reset_bfm_ip"
Info: Phy_inst_reconfig_reset_bfm_ip: "Generating: Phy_inst_reconfig_reset_bfm_ip_altera_conduit_bfm_171_tzm3ryi"
Info: Phy_inst_reconfig_reset_bfm_ip: Done "Phy_inst_reconfig_reset_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_empty_bfm_ip_tb/Phy_inst_tx_enh_fifo_empty_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_empty_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_empty_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: "Transforming system: Phy_inst_tx_enh_fifo_empty_bfm_ip"
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_fifo_empty_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_enh_fifo_empty_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: Running transform interconnect_transform_chooser took 0.007s
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: "Naming system components in system: Phy_inst_tx_enh_fifo_empty_bfm_ip"
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: "Generating: Phy_inst_tx_enh_fifo_empty_bfm_ip"
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: "Generating: Phy_inst_tx_enh_fifo_empty_bfm_ip_altera_conduit_bfm_171_rpvn5oi"
Info: Phy_inst_tx_enh_fifo_empty_bfm_ip: Done "Phy_inst_tx_enh_fifo_empty_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_control_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_control_bfm_ip_tb/Phy_inst_tx_control_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_control_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_control_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_control_bfm_ip: "Transforming system: Phy_inst_tx_control_bfm_ip"
Info: Phy_inst_tx_control_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_control_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_control_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_control_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_control_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_control_bfm_ip: Running transform interconnect_transform_chooser took 0.007s
Info: Phy_inst_tx_control_bfm_ip: "Naming system components in system: Phy_inst_tx_control_bfm_ip"
Info: Phy_inst_tx_control_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_control_bfm_ip: "Generating: Phy_inst_tx_control_bfm_ip"
Info: Phy_inst_tx_control_bfm_ip: "Generating: Phy_inst_tx_control_bfm_ip_altera_conduit_bfm_171_od2ecna"
Info: Phy_inst_tx_control_bfm_ip: Done "Phy_inst_tx_control_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_pma_div_clkout_bfm_ip_tb/Phy_inst_rx_pma_div_clkout_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_pma_div_clkout_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_pma_div_clkout_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: "Transforming system: Phy_inst_rx_pma_div_clkout_bfm_ip"
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_pma_div_clkout_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_pma_div_clkout_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: Running transform interconnect_transform_chooser took 0.046s
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: "Naming system components in system: Phy_inst_rx_pma_div_clkout_bfm_ip"
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: "Generating: Phy_inst_rx_pma_div_clkout_bfm_ip"
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: "Generating: Phy_inst_rx_pma_div_clkout_bfm_ip_altera_conduit_bfm_171_dvp26vy"
Info: Phy_inst_rx_pma_div_clkout_bfm_ip: Done "Phy_inst_rx_pma_div_clkout_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cdr_refclk0_bfm_ip_tb/Phy_inst_rx_cdr_refclk0_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cdr_refclk0_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cdr_refclk0_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: "Transforming system: Phy_inst_rx_cdr_refclk0_bfm_ip"
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_cdr_refclk0_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_cdr_refclk0_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: "Naming system components in system: Phy_inst_rx_cdr_refclk0_bfm_ip"
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: "Generating: Phy_inst_rx_cdr_refclk0_bfm_ip"
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: "Generating: Phy_inst_rx_cdr_refclk0_bfm_ip_altera_conduit_bfm_171_sfxe7bq"
Info: Phy_inst_rx_cdr_refclk0_bfm_ip: Done "Phy_inst_rx_cdr_refclk0_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_parallel_data_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_parallel_data_bfm_ip_tb/Phy_inst_rx_parallel_data_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_parallel_data_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_parallel_data_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_parallel_data_bfm_ip: "Transforming system: Phy_inst_rx_parallel_data_bfm_ip"
Info: Phy_inst_rx_parallel_data_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_parallel_data_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_parallel_data_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_parallel_data_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_parallel_data_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_parallel_data_bfm_ip: Running transform interconnect_transform_chooser took 0.007s
Info: Phy_inst_rx_parallel_data_bfm_ip: "Naming system components in system: Phy_inst_rx_parallel_data_bfm_ip"
Info: Phy_inst_rx_parallel_data_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_parallel_data_bfm_ip: "Generating: Phy_inst_rx_parallel_data_bfm_ip"
Info: Phy_inst_rx_parallel_data_bfm_ip: "Generating: Phy_inst_rx_parallel_data_bfm_ip_altera_conduit_bfm_171_2fwttky"
Info: Phy_inst_rx_parallel_data_bfm_ip: Done "Phy_inst_rx_parallel_data_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_control_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_control_bfm_ip_tb/Phy_inst_rx_control_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_control_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_control_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_control_bfm_ip: "Transforming system: Phy_inst_rx_control_bfm_ip"
Info: Phy_inst_rx_control_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_control_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_control_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_control_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_control_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_control_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_control_bfm_ip: "Naming system components in system: Phy_inst_rx_control_bfm_ip"
Info: Phy_inst_rx_control_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_control_bfm_ip: "Generating: Phy_inst_rx_control_bfm_ip"
Info: Phy_inst_rx_control_bfm_ip: "Generating: Phy_inst_rx_control_bfm_ip_altera_conduit_bfm_171_zi5pipy"
Info: Phy_inst_rx_control_bfm_ip: Done "Phy_inst_rx_control_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_enh_highber_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_highber_bfm_ip_tb/Phy_inst_rx_enh_highber_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_highber_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_highber_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_enh_highber_bfm_ip: "Transforming system: Phy_inst_rx_enh_highber_bfm_ip"
Info: Phy_inst_rx_enh_highber_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_enh_highber_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_highber_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_enh_highber_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_highber_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_enh_highber_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_enh_highber_bfm_ip: "Naming system components in system: Phy_inst_rx_enh_highber_bfm_ip"
Info: Phy_inst_rx_enh_highber_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_enh_highber_bfm_ip: "Generating: Phy_inst_rx_enh_highber_bfm_ip"
Info: Phy_inst_rx_enh_highber_bfm_ip: "Generating: Phy_inst_rx_enh_highber_bfm_ip_altera_conduit_bfm_171_yxtgjaq"
Info: Phy_inst_rx_enh_highber_bfm_ip: Done "Phy_inst_rx_enh_highber_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_coreclkin_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_coreclkin_bfm_ip_tb/Phy_inst_tx_coreclkin_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_coreclkin_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_coreclkin_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_coreclkin_bfm_ip: "Transforming system: Phy_inst_tx_coreclkin_bfm_ip"
Info: Phy_inst_tx_coreclkin_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_coreclkin_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_coreclkin_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_coreclkin_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_coreclkin_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_coreclkin_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_coreclkin_bfm_ip: "Naming system components in system: Phy_inst_tx_coreclkin_bfm_ip"
Info: Phy_inst_tx_coreclkin_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_coreclkin_bfm_ip: "Generating: Phy_inst_tx_coreclkin_bfm_ip"
Info: Phy_inst_tx_coreclkin_bfm_ip: "Generating: Phy_inst_tx_coreclkin_bfm_ip_altera_conduit_bfm_171_sfxe7bq"
Info: Phy_inst_tx_coreclkin_bfm_ip: Done "Phy_inst_tx_coreclkin_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_digitalreset_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_digitalreset_bfm_ip_tb/Phy_inst_tx_digitalreset_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_digitalreset_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_digitalreset_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_digitalreset_bfm_ip: "Transforming system: Phy_inst_tx_digitalreset_bfm_ip"
Info: Phy_inst_tx_digitalreset_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_digitalreset_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_digitalreset_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_digitalreset_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_digitalreset_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_digitalreset_bfm_ip: Running transform interconnect_transform_chooser took 0.007s
Info: Phy_inst_tx_digitalreset_bfm_ip: "Naming system components in system: Phy_inst_tx_digitalreset_bfm_ip"
Info: Phy_inst_tx_digitalreset_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_digitalreset_bfm_ip: "Generating: Phy_inst_tx_digitalreset_bfm_ip"
Info: Phy_inst_tx_digitalreset_bfm_ip: "Generating: Phy_inst_tx_digitalreset_bfm_ip_altera_conduit_bfm_171_kpoqata"
Info: Phy_inst_tx_digitalreset_bfm_ip: Done "Phy_inst_tx_digitalreset_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_reconfig_avmm_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_avmm_bfm_ip_tb/Phy_inst_reconfig_avmm_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_avmm_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_avmm_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_reconfig_avmm_bfm_ip: "Transforming system: Phy_inst_reconfig_avmm_bfm_ip"
Info: Phy_inst_reconfig_avmm_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_reconfig_avmm_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_reconfig_avmm_bfm: Running transform generation_view_transform
Info: Phy_inst_reconfig_avmm_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_reconfig_avmm_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_reconfig_avmm_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_reconfig_avmm_bfm_ip: "Naming system components in system: Phy_inst_reconfig_avmm_bfm_ip"
Info: Phy_inst_reconfig_avmm_bfm_ip: "Processing generation queue"
Info: Phy_inst_reconfig_avmm_bfm_ip: "Generating: Phy_inst_reconfig_avmm_bfm_ip"
Info: Phy_inst_reconfig_avmm_bfm_ip: "Generating: Phy_inst_reconfig_avmm_bfm_ip_altera_conduit_bfm_171_k2a7pti"
Info: Phy_inst_reconfig_avmm_bfm_ip: Done "Phy_inst_reconfig_avmm_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_serial_data_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_data_bfm_ip_tb/Phy_inst_tx_serial_data_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_data_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_data_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_serial_data_bfm_ip: "Transforming system: Phy_inst_tx_serial_data_bfm_ip"
Info: Phy_inst_tx_serial_data_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_serial_data_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_serial_data_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_serial_data_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_serial_data_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_serial_data_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_serial_data_bfm_ip: "Naming system components in system: Phy_inst_tx_serial_data_bfm_ip"
Info: Phy_inst_tx_serial_data_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_serial_data_bfm_ip: "Generating: Phy_inst_tx_serial_data_bfm_ip"
Info: Phy_inst_tx_serial_data_bfm_ip: "Generating: Phy_inst_tx_serial_data_bfm_ip_altera_conduit_bfm_171_ydb2hoq"
Info: Phy_inst_tx_serial_data_bfm_ip: Done "Phy_inst_tx_serial_data_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_empty_bfm_ip_tb/Phy_inst_rx_enh_fifo_empty_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_empty_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_empty_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: "Transforming system: Phy_inst_rx_enh_fifo_empty_bfm_ip"
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_fifo_empty_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_enh_fifo_empty_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: "Naming system components in system: Phy_inst_rx_enh_fifo_empty_bfm_ip"
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: "Generating: Phy_inst_rx_enh_fifo_empty_bfm_ip"
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: "Generating: Phy_inst_rx_enh_fifo_empty_bfm_ip_altera_conduit_bfm_171_aw4q3sa"
Info: Phy_inst_rx_enh_fifo_empty_bfm_ip: Done "Phy_inst_rx_enh_fifo_empty_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_insert_bfm_ip_tb/Phy_inst_rx_enh_fifo_insert_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_insert_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_insert_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: "Transforming system: Phy_inst_rx_enh_fifo_insert_bfm_ip"
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_fifo_insert_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_enh_fifo_insert_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: "Naming system components in system: Phy_inst_rx_enh_fifo_insert_bfm_ip"
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: "Generating: Phy_inst_rx_enh_fifo_insert_bfm_ip"
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: "Generating: Phy_inst_rx_enh_fifo_insert_bfm_ip_altera_conduit_bfm_171_te4nuui"
Info: Phy_inst_rx_enh_fifo_insert_bfm_ip: Done "Phy_inst_rx_enh_fifo_insert_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_pma_div_clkout_bfm_ip_tb/Phy_inst_tx_pma_div_clkout_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_pma_div_clkout_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_pma_div_clkout_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: "Transforming system: Phy_inst_tx_pma_div_clkout_bfm_ip"
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_pma_div_clkout_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_pma_div_clkout_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: "Naming system components in system: Phy_inst_tx_pma_div_clkout_bfm_ip"
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: "Generating: Phy_inst_tx_pma_div_clkout_bfm_ip"
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: "Generating: Phy_inst_tx_pma_div_clkout_bfm_ip_altera_conduit_bfm_171_dvp26vy"
Info: Phy_inst_tx_pma_div_clkout_bfm_ip: Done "Phy_inst_tx_pma_div_clkout_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_enh_data_valid_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_data_valid_bfm_ip_tb/Phy_inst_rx_enh_data_valid_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_data_valid_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_data_valid_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_enh_data_valid_bfm_ip: "Transforming system: Phy_inst_rx_enh_data_valid_bfm_ip"
Info: Phy_inst_rx_enh_data_valid_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_enh_data_valid_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_data_valid_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_enh_data_valid_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_enh_data_valid_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_enh_data_valid_bfm_ip: Running transform interconnect_transform_chooser took 0.007s
Info: Phy_inst_rx_enh_data_valid_bfm_ip: "Naming system components in system: Phy_inst_rx_enh_data_valid_bfm_ip"
Info: Phy_inst_rx_enh_data_valid_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_enh_data_valid_bfm_ip: "Generating: Phy_inst_rx_enh_data_valid_bfm_ip"
Info: Phy_inst_rx_enh_data_valid_bfm_ip: "Generating: Phy_inst_rx_enh_data_valid_bfm_ip_altera_conduit_bfm_171_cp6emyy"
Info: Phy_inst_rx_enh_data_valid_bfm_ip: Done "Phy_inst_rx_enh_data_valid_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_err_ins_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_err_ins_bfm_ip_tb/Phy_inst_tx_err_ins_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_err_ins_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_err_ins_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_err_ins_bfm_ip: "Transforming system: Phy_inst_tx_err_ins_bfm_ip"
Info: Phy_inst_tx_err_ins_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_err_ins_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_err_ins_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_err_ins_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_err_ins_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_err_ins_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_err_ins_bfm_ip: "Naming system components in system: Phy_inst_tx_err_ins_bfm_ip"
Info: Phy_inst_tx_err_ins_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_err_ins_bfm_ip: "Generating: Phy_inst_tx_err_ins_bfm_ip"
Info: Phy_inst_tx_err_ins_bfm_ip: "Generating: Phy_inst_tx_err_ins_bfm_ip_altera_conduit_bfm_171_b5kmjbi"
Info: Phy_inst_tx_err_ins_bfm_ip: Done "Phy_inst_tx_err_ins_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pempty_bfm_ip_tb/Phy_inst_tx_enh_fifo_pempty_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pempty_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pempty_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: "Transforming system: Phy_inst_tx_enh_fifo_pempty_bfm_ip"
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_fifo_pempty_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_enh_fifo_pempty_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: "Naming system components in system: Phy_inst_tx_enh_fifo_pempty_bfm_ip"
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: "Generating: Phy_inst_tx_enh_fifo_pempty_bfm_ip"
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: "Generating: Phy_inst_tx_enh_fifo_pempty_bfm_ip_altera_conduit_bfm_171_zii6uui"
Info: Phy_inst_tx_enh_fifo_pempty_bfm_ip: Done "Phy_inst_tx_enh_fifo_pempty_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_parallel_data_bfm_ip_tb/Phy_inst_unused_rx_parallel_data_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_parallel_data_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_parallel_data_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: "Transforming system: Phy_inst_unused_rx_parallel_data_bfm_ip"
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_unused_rx_parallel_data_bfm: Running transform generation_view_transform
Info: Phy_inst_unused_rx_parallel_data_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: "Naming system components in system: Phy_inst_unused_rx_parallel_data_bfm_ip"
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: "Processing generation queue"
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: "Generating: Phy_inst_unused_rx_parallel_data_bfm_ip"
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: "Generating: Phy_inst_unused_rx_parallel_data_bfm_ip_altera_conduit_bfm_171_lmva6xi"
Info: Phy_inst_unused_rx_parallel_data_bfm_ip: Done "Phy_inst_unused_rx_parallel_data_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_analogreset_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_analogreset_bfm_ip_tb/Phy_inst_tx_analogreset_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_analogreset_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_analogreset_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_analogreset_bfm_ip: "Transforming system: Phy_inst_tx_analogreset_bfm_ip"
Info: Phy_inst_tx_analogreset_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_analogreset_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_analogreset_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_analogreset_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_analogreset_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_analogreset_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_analogreset_bfm_ip: "Naming system components in system: Phy_inst_tx_analogreset_bfm_ip"
Info: Phy_inst_tx_analogreset_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_analogreset_bfm_ip: "Generating: Phy_inst_tx_analogreset_bfm_ip"
Info: Phy_inst_tx_analogreset_bfm_ip: "Generating: Phy_inst_tx_analogreset_bfm_ip_altera_conduit_bfm_171_wvxppvq"
Info: Phy_inst_tx_analogreset_bfm_ip: Done "Phy_inst_tx_analogreset_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_unused_tx_control_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_control_bfm_ip_tb/Phy_inst_unused_tx_control_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_control_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_control_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_unused_tx_control_bfm_ip: "Transforming system: Phy_inst_unused_tx_control_bfm_ip"
Info: Phy_inst_unused_tx_control_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_unused_tx_control_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_unused_tx_control_bfm: Running transform generation_view_transform
Info: Phy_inst_unused_tx_control_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_unused_tx_control_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_unused_tx_control_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_unused_tx_control_bfm_ip: "Naming system components in system: Phy_inst_unused_tx_control_bfm_ip"
Info: Phy_inst_unused_tx_control_bfm_ip: "Processing generation queue"
Info: Phy_inst_unused_tx_control_bfm_ip: "Generating: Phy_inst_unused_tx_control_bfm_ip"
Info: Phy_inst_unused_tx_control_bfm_ip: "Generating: Phy_inst_unused_tx_control_bfm_ip_altera_conduit_bfm_171_fgfakmq"
Info: Phy_inst_unused_tx_control_bfm_ip: Done "Phy_inst_unused_tx_control_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_serial_data_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_serial_data_bfm_ip_tb/Phy_inst_rx_serial_data_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_serial_data_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_serial_data_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_serial_data_bfm_ip: "Transforming system: Phy_inst_rx_serial_data_bfm_ip"
Info: Phy_inst_rx_serial_data_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_serial_data_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_serial_data_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_serial_data_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_serial_data_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_serial_data_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_serial_data_bfm_ip: "Naming system components in system: Phy_inst_rx_serial_data_bfm_ip"
Info: Phy_inst_rx_serial_data_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_serial_data_bfm_ip: "Generating: Phy_inst_rx_serial_data_bfm_ip"
Info: Phy_inst_rx_serial_data_bfm_ip: "Generating: Phy_inst_rx_serial_data_bfm_ip_altera_conduit_bfm_171_xh3a7uq"
Info: Phy_inst_rx_serial_data_bfm_ip: Done "Phy_inst_rx_serial_data_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_unused_rx_control_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_control_bfm_ip_tb/Phy_inst_unused_rx_control_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_control_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_control_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_unused_rx_control_bfm_ip: "Transforming system: Phy_inst_unused_rx_control_bfm_ip"
Info: Phy_inst_unused_rx_control_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_unused_rx_control_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_unused_rx_control_bfm: Running transform generation_view_transform
Info: Phy_inst_unused_rx_control_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_unused_rx_control_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_unused_rx_control_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_unused_rx_control_bfm_ip: "Naming system components in system: Phy_inst_unused_rx_control_bfm_ip"
Info: Phy_inst_unused_rx_control_bfm_ip: "Processing generation queue"
Info: Phy_inst_unused_rx_control_bfm_ip: "Generating: Phy_inst_unused_rx_control_bfm_ip"
Info: Phy_inst_unused_rx_control_bfm_ip: "Generating: Phy_inst_unused_rx_control_bfm_ip_altera_conduit_bfm_171_a6vkyjy"
Info: Phy_inst_unused_rx_control_bfm_ip: Done "Phy_inst_unused_rx_control_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: Phy.xcvr_native_a10_0: The "tx_pma_div_clkout" port should not be used for register mode data transfers (Relevant parameter: "Enable tx_pma_div_clkout port" (enable_port_tx_pma_div_clkout)).
Info: Phy.xcvr_native_a10_0: The "rx_pma_div_clkout" port should not be used for register mode data transfers (Relevant parameter: "Enable rx_pma_div_clkout port" (enable_port_rx_pma_div_clkout)).
Info: Phy.xcvr_native_a10_0: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: Phy.xcvr_native_a10_0: For the selected device(10AT115S2F45E2SG), transceiver speed grade is 2 and core speed grade is 2.
Info: Phy.xcvr_native_a10_0: Note - The external TX PLL IP must be configured with an output clock frequency of 5156.25 MHz.
Info: Skipping generation of Phy: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtoref_bfm_ip_tb/Phy_inst_rx_is_lockedtoref_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtoref_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtoref_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: "Transforming system: Phy_inst_rx_is_lockedtoref_bfm_ip"
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_is_lockedtoref_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_is_lockedtoref_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: "Naming system components in system: Phy_inst_rx_is_lockedtoref_bfm_ip"
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: "Generating: Phy_inst_rx_is_lockedtoref_bfm_ip"
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: "Generating: Phy_inst_rx_is_lockedtoref_bfm_ip_altera_conduit_bfm_171_cht2buy"
Info: Phy_inst_rx_is_lockedtoref_bfm_ip: Done "Phy_inst_rx_is_lockedtoref_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtodata_bfm_ip_tb/Phy_inst_rx_is_lockedtodata_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtodata_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtodata_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: "Transforming system: Phy_inst_rx_is_lockedtodata_bfm_ip"
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_is_lockedtodata_bfm: Running transform generation_view_transform
Info: Phy_inst_rx_is_lockedtodata_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: "Naming system components in system: Phy_inst_rx_is_lockedtodata_bfm_ip"
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: "Processing generation queue"
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: "Generating: Phy_inst_rx_is_lockedtodata_bfm_ip"
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: "Generating: Phy_inst_rx_is_lockedtodata_bfm_ip_altera_conduit_bfm_171_hqmdh2y"
Info: Phy_inst_rx_is_lockedtodata_bfm_ip: Done "Phy_inst_rx_is_lockedtodata_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Phy_inst_tx_enh_data_valid_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_data_valid_bfm_ip_tb/Phy_inst_tx_enh_data_valid_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_data_valid_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_data_valid_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: Phy_inst_tx_enh_data_valid_bfm_ip: "Transforming system: Phy_inst_tx_enh_data_valid_bfm_ip"
Info: Phy_inst_tx_enh_data_valid_bfm_ip: Running transform generation_view_transform
Info: Phy_inst_tx_enh_data_valid_bfm_ip: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_data_valid_bfm: Running transform generation_view_transform
Info: Phy_inst_tx_enh_data_valid_bfm: Running transform generation_view_transform took 0.000s
Info: Phy_inst_tx_enh_data_valid_bfm_ip: Running transform interconnect_transform_chooser
Info: Phy_inst_tx_enh_data_valid_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: Phy_inst_tx_enh_data_valid_bfm_ip: "Naming system components in system: Phy_inst_tx_enh_data_valid_bfm_ip"
Info: Phy_inst_tx_enh_data_valid_bfm_ip: "Processing generation queue"
Info: Phy_inst_tx_enh_data_valid_bfm_ip: "Generating: Phy_inst_tx_enh_data_valid_bfm_ip"
Info: Phy_inst_tx_enh_data_valid_bfm_ip: "Generating: Phy_inst_tx_enh_data_valid_bfm_ip_altera_conduit_bfm_171_ku5zdby"
Info: Phy_inst_tx_enh_data_valid_bfm_ip: Done "Phy_inst_tx_enh_data_valid_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy.ip --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading Phy_tb/Phy_tb.qsys
Progress: Reading input file
Progress: Adding Phy_inst [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst
Progress: Adding Phy_inst_reconfig_avmm_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_reconfig_avmm_bfm
Progress: Adding Phy_inst_reconfig_clk_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_reconfig_clk_bfm
Progress: Adding Phy_inst_reconfig_reset_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_reconfig_reset_bfm
Progress: Adding Phy_inst_rx_analogreset_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_analogreset_bfm
Progress: Adding Phy_inst_rx_cal_busy_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_cal_busy_bfm
Progress: Adding Phy_inst_rx_cdr_refclk0_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_cdr_refclk0_bfm
Progress: Adding Phy_inst_rx_clkout_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_clkout_bfm
Progress: Adding Phy_inst_rx_control_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_control_bfm
Progress: Adding Phy_inst_rx_coreclkin_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_coreclkin_bfm
Progress: Adding Phy_inst_rx_digitalreset_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_digitalreset_bfm
Progress: Adding Phy_inst_rx_enh_blk_lock_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_enh_blk_lock_bfm
Progress: Adding Phy_inst_rx_enh_data_valid_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_enh_data_valid_bfm
Progress: Adding Phy_inst_rx_enh_fifo_del_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_enh_fifo_del_bfm
Progress: Adding Phy_inst_rx_enh_fifo_empty_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_enh_fifo_empty_bfm
Progress: Adding Phy_inst_rx_enh_fifo_full_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_enh_fifo_full_bfm
Progress: Adding Phy_inst_rx_enh_fifo_insert_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_enh_fifo_insert_bfm
Progress: Adding Phy_inst_rx_enh_highber_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_enh_highber_bfm
Progress: Adding Phy_inst_rx_is_lockedtodata_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_is_lockedtodata_bfm
Progress: Adding Phy_inst_rx_is_lockedtoref_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_is_lockedtoref_bfm
Progress: Adding Phy_inst_rx_parallel_data_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_parallel_data_bfm
Progress: Adding Phy_inst_rx_pma_div_clkout_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_pma_div_clkout_bfm
Progress: Adding Phy_inst_rx_serial_data_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_rx_serial_data_bfm
Progress: Adding Phy_inst_tx_analogreset_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_analogreset_bfm
Progress: Adding Phy_inst_tx_cal_busy_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_cal_busy_bfm
Progress: Adding Phy_inst_tx_clkout_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_clkout_bfm
Progress: Adding Phy_inst_tx_control_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_control_bfm
Progress: Adding Phy_inst_tx_coreclkin_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_coreclkin_bfm
Progress: Adding Phy_inst_tx_digitalreset_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_digitalreset_bfm
Progress: Adding Phy_inst_tx_enh_data_valid_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_enh_data_valid_bfm
Progress: Adding Phy_inst_tx_enh_fifo_empty_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_enh_fifo_empty_bfm
Progress: Adding Phy_inst_tx_enh_fifo_full_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_enh_fifo_full_bfm
Progress: Adding Phy_inst_tx_enh_fifo_pempty_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_enh_fifo_pempty_bfm
Progress: Adding Phy_inst_tx_enh_fifo_pfull_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_enh_fifo_pfull_bfm
Progress: Adding Phy_inst_tx_err_ins_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_err_ins_bfm
Progress: Adding Phy_inst_tx_parallel_data_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_parallel_data_bfm
Progress: Adding Phy_inst_tx_pma_div_clkout_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_pma_div_clkout_bfm
Progress: Adding Phy_inst_tx_serial_clk0_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_serial_clk0_bfm
Progress: Adding Phy_inst_tx_serial_data_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_tx_serial_data_bfm
Progress: Adding Phy_inst_unused_rx_control_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_unused_rx_control_bfm
Progress: Adding Phy_inst_unused_rx_parallel_data_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_unused_rx_parallel_data_bfm
Progress: Adding Phy_inst_unused_tx_control_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_unused_tx_control_bfm
Progress: Adding Phy_inst_unused_tx_parallel_data_bfm [altera_generic_component 1.0]
Progress: Parameterizing module Phy_inst_unused_tx_parallel_data_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Phy_tb: "Transforming system: Phy_tb"
Info: Phy_tb: Running transform generation_view_transform
Info: Phy_tb: Running transform generation_view_transform took 0.000s
Info: Phy_tb: Running transform interconnect_transform_chooser
Info: Phy_tb: Running transform interconnect_transform_chooser took 0.012s
Info: Phy_tb: "Naming system components in system: Phy_tb"
Info: Phy_tb: "Processing generation queue"
Info: Phy_tb: "Generating: Phy_tb"
Info: Phy_tb: "Generating: Phy"
Info: Phy_tb: "Generating: Phy_inst_reconfig_avmm_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_reconfig_clk_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_reconfig_reset_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_analogreset_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_cal_busy_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_cdr_refclk0_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_clkout_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_control_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_coreclkin_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_digitalreset_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_enh_blk_lock_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_enh_data_valid_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_enh_fifo_del_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_enh_fifo_empty_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_enh_fifo_full_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_enh_fifo_insert_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_enh_highber_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_is_lockedtodata_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_is_lockedtoref_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_parallel_data_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_pma_div_clkout_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_rx_serial_data_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_analogreset_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_cal_busy_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_clkout_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_control_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_coreclkin_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_digitalreset_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_enh_data_valid_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_enh_fifo_empty_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_enh_fifo_full_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_enh_fifo_pempty_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_enh_fifo_pfull_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_err_ins_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_parallel_data_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_pma_div_clkout_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_serial_clk0_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_tx_serial_data_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_unused_rx_control_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_unused_rx_parallel_data_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_unused_tx_control_bfm_ip"
Info: Phy_tb: "Generating: Phy_inst_unused_tx_parallel_data_bfm_ip"
Info: Phy_tb: Done "Phy_tb" with 44 modules, 1 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/Phy.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_del_bfm_ip/Phy_inst_rx_enh_fifo_del_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_cal_busy_bfm_ip/Phy_inst_tx_cal_busy_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_blk_lock_bfm_ip/Phy_inst_rx_enh_blk_lock_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_full_bfm_ip/Phy_inst_tx_enh_fifo_full_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_coreclkin_bfm_ip/Phy_inst_rx_coreclkin_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_full_bfm_ip/Phy_inst_rx_enh_fifo_full_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_parallel_data_bfm_ip/Phy_inst_tx_parallel_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_analogreset_bfm_ip/Phy_inst_rx_analogreset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_clkout_bfm_ip/Phy_inst_tx_clkout_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_parallel_data_bfm_ip/Phy_inst_unused_tx_parallel_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cal_busy_bfm_ip/Phy_inst_rx_cal_busy_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_clk_bfm_ip/Phy_inst_reconfig_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_clkout_bfm_ip/Phy_inst_rx_clkout_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_digitalreset_bfm_ip/Phy_inst_rx_digitalreset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pfull_bfm_ip/Phy_inst_tx_enh_fifo_pfull_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_clk0_bfm_ip/Phy_inst_tx_serial_clk0_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_reset_bfm_ip/Phy_inst_reconfig_reset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_empty_bfm_ip/Phy_inst_tx_enh_fifo_empty_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_control_bfm_ip/Phy_inst_tx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_pma_div_clkout_bfm_ip/Phy_inst_rx_pma_div_clkout_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cdr_refclk0_bfm_ip/Phy_inst_rx_cdr_refclk0_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_parallel_data_bfm_ip/Phy_inst_rx_parallel_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_control_bfm_ip/Phy_inst_rx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_highber_bfm_ip/Phy_inst_rx_enh_highber_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_coreclkin_bfm_ip/Phy_inst_tx_coreclkin_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_digitalreset_bfm_ip/Phy_inst_tx_digitalreset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_avmm_bfm_ip/Phy_inst_reconfig_avmm_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_data_bfm_ip/Phy_inst_tx_serial_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_empty_bfm_ip/Phy_inst_rx_enh_fifo_empty_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_insert_bfm_ip/Phy_inst_rx_enh_fifo_insert_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_pma_div_clkout_bfm_ip/Phy_inst_tx_pma_div_clkout_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_data_valid_bfm_ip/Phy_inst_rx_enh_data_valid_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_err_ins_bfm_ip/Phy_inst_tx_err_ins_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pempty_bfm_ip/Phy_inst_tx_enh_fifo_pempty_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_parallel_data_bfm_ip/Phy_inst_unused_rx_parallel_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_analogreset_bfm_ip/Phy_inst_tx_analogreset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_control_bfm_ip/Phy_inst_unused_tx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_serial_data_bfm_ip/Phy_inst_rx_serial_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_control_bfm_ip/Phy_inst_unused_rx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtoref_bfm_ip/Phy_inst_rx_is_lockedtoref_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtodata_bfm_ip/Phy_inst_rx_is_lockedtodata_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_data_valid_bfm_ip/Phy_inst_tx_enh_data_valid_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/Phy_tb.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy/Phy.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_del_bfm_ip/Phy_inst_rx_enh_fifo_del_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_cal_busy_bfm_ip/Phy_inst_tx_cal_busy_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_blk_lock_bfm_ip/Phy_inst_rx_enh_blk_lock_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_full_bfm_ip/Phy_inst_tx_enh_fifo_full_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_coreclkin_bfm_ip/Phy_inst_rx_coreclkin_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_full_bfm_ip/Phy_inst_rx_enh_fifo_full_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_parallel_data_bfm_ip/Phy_inst_tx_parallel_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_analogreset_bfm_ip/Phy_inst_rx_analogreset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_clkout_bfm_ip/Phy_inst_tx_clkout_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_parallel_data_bfm_ip/Phy_inst_unused_tx_parallel_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cal_busy_bfm_ip/Phy_inst_rx_cal_busy_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_clk_bfm_ip/Phy_inst_reconfig_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_clkout_bfm_ip/Phy_inst_rx_clkout_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_digitalreset_bfm_ip/Phy_inst_rx_digitalreset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pfull_bfm_ip/Phy_inst_tx_enh_fifo_pfull_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_clk0_bfm_ip/Phy_inst_tx_serial_clk0_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_reset_bfm_ip/Phy_inst_reconfig_reset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_empty_bfm_ip/Phy_inst_tx_enh_fifo_empty_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_control_bfm_ip/Phy_inst_tx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_pma_div_clkout_bfm_ip/Phy_inst_rx_pma_div_clkout_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_cdr_refclk0_bfm_ip/Phy_inst_rx_cdr_refclk0_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_parallel_data_bfm_ip/Phy_inst_rx_parallel_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_control_bfm_ip/Phy_inst_rx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_highber_bfm_ip/Phy_inst_rx_enh_highber_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_coreclkin_bfm_ip/Phy_inst_tx_coreclkin_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_digitalreset_bfm_ip/Phy_inst_tx_digitalreset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_reconfig_avmm_bfm_ip/Phy_inst_reconfig_avmm_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_serial_data_bfm_ip/Phy_inst_tx_serial_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_empty_bfm_ip/Phy_inst_rx_enh_fifo_empty_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_fifo_insert_bfm_ip/Phy_inst_rx_enh_fifo_insert_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_pma_div_clkout_bfm_ip/Phy_inst_tx_pma_div_clkout_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_enh_data_valid_bfm_ip/Phy_inst_rx_enh_data_valid_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_err_ins_bfm_ip/Phy_inst_tx_err_ins_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_fifo_pempty_bfm_ip/Phy_inst_tx_enh_fifo_pempty_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_parallel_data_bfm_ip/Phy_inst_unused_rx_parallel_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_analogreset_bfm_ip/Phy_inst_tx_analogreset_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_tx_control_bfm_ip/Phy_inst_unused_tx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_serial_data_bfm_ip/Phy_inst_rx_serial_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_unused_rx_control_bfm_ip/Phy_inst_unused_rx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtoref_bfm_ip/Phy_inst_rx_is_lockedtoref_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_rx_is_lockedtodata_bfm_ip/Phy_inst_rx_is_lockedtodata_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/ip/Phy_tb/Phy_inst_tx_enh_data_valid_bfm_ip/Phy_inst_tx_enh_data_valid_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/Phy_tb.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	47 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy_tb/Phy_tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
