{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 15:30:17 2012 " "Info: Processing started: Fri Nov 09 15:30:17 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ram -c Ram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ram -c Ram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg0 RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_memory_reg0 195.01 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 195.01 MHz between source memory \"RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.780 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X41_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.780 ns) 2.780 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X41_Y8 0 " "Info: 2: + IC(0.000 ns) + CELL(2.780 ns) = 2.780 ns; Loc. = M4K_X41_Y8; Fanout = 0; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.780 ns ( 100.00 % ) " "Info: Total cell delay = 2.780 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.780ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns - Smallest " "Info: - Smallest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.892 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 14 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.724 ns) 2.892 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X41_Y8 0 " "Info: 3: + IC(0.910 ns) + CELL(0.724 ns) = 2.892 ns; Loc. = M4K_X41_Y8; Fanout = 0; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 60.51 % ) " "Info: Total cell delay = 1.750 ns ( 60.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 39.49 % ) " "Info: Total interconnect delay = 1.142 ns ( 39.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.914 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 14 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.746 ns) 2.914 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X41_Y8 1 " "Info: 3: + IC(0.910 ns) + CELL(0.746 ns) = 2.914 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.81 % ) " "Info: Total cell delay = 1.772 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.142 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.780ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg OEn clock 5.304 ns memory " "Info: tsu for memory \"RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"OEn\", clock pin = \"clock\") is 5.304 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.179 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns OEn 1 PIN PIN_T22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 2; PIN Node = 'OEn'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OEn } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 8 152 320 24 "OEn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.871 ns) + CELL(0.542 ns) 6.287 ns inst13~0 2 COMB LCCOMB_X49_Y9_N18 1 " "Info: 2: + IC(4.871 ns) + CELL(0.542 ns) = 6.287 ns; Loc. = LCCOMB_X49_Y9_N18; Fanout = 1; COMB Node = 'inst13~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { OEn inst13~0 } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 56 496 560 104 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.346 ns) 8.179 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X41_Y8 4 " "Info: 3: + IC(1.546 ns) + CELL(0.346 ns) = 8.179 ns; Loc. = M4K_X41_Y8; Fanout = 4; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { inst13~0 RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.762 ns ( 21.54 % ) " "Info: Total cell delay = 1.762 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.417 ns ( 78.46 % ) " "Info: Total interconnect delay = 6.417 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.179 ns" { OEn inst13~0 RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.179 ns" { OEn {} OEn~combout {} inst13~0 {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.871ns 1.546ns } { 0.000ns 0.874ns 0.542ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.915 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 14 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.747 ns) 2.915 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X41_Y8 4 " "Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.915 ns; Loc. = M4K_X41_Y8; Fanout = 4; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.82 % ) " "Info: Total cell delay = 1.773 ns ( 60.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 39.18 % ) " "Info: Total interconnect delay = 1.142 ns ( 39.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.179 ns" { OEn inst13~0 RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.179 ns" { OEn {} OEn~combout {} inst13~0 {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.871ns 1.546ns } { 0.000ns 0.874ns 0.542ns 0.346ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Dout\[3\] RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg 11.382 ns memory " "Info: tco from clock \"clock\" to destination pin \"Dout\[3\]\" through memory \"RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg\" is 11.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.915 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 14 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.747 ns) 2.915 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X41_Y8 4 " "Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.915 ns; Loc. = M4K_X41_Y8; Fanout = 4; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.82 % ) " "Info: Total cell delay = 1.773 ns ( 60.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 39.18 % ) " "Info: Total interconnect delay = 1.142 ns ( 39.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.233 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X41_Y8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y8; Fanout = 4; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|q_a\[3\] 2 MEM M4K_X41_Y8 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|q_a\[3\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(2.850 ns) 8.233 ns Dout\[3\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(2.006 ns) + CELL(2.850 ns) = 8.233 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'Dout\[3\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|q_a[3] Dout[3] } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 160 704 880 176 "Dout\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.227 ns ( 75.63 % ) " "Info: Total cell delay = 6.227 ns ( 75.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.006 ns ( 24.37 % ) " "Info: Total interconnect delay = 2.006 ns ( 24.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.233 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|q_a[3] Dout[3] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.233 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|q_a[3] {} Dout[3] {} } { 0.000ns 0.000ns 2.006ns } { 0.000ns 3.377ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.233 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|q_a[3] Dout[3] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.233 ns" { RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|q_a[3] {} Dout[3] {} } { 0.000ns 0.000ns 2.006ns } { 0.000ns 3.377ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "WRn Dout\[3\] 10.488 ns Longest " "Info: Longest tpd from source pin \"WRn\" to destination pin \"Dout\[3\]\" is 10.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns WRn 1 PIN PIN_R22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 2; PIN Node = 'WRn'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRn } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 32 152 320 48 "WRn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.187 ns) + CELL(0.178 ns) 6.229 ns inst9~0 2 COMB LCCOMB_X49_Y9_N16 4 " "Info: 2: + IC(5.187 ns) + CELL(0.178 ns) = 6.229 ns; Loc. = LCCOMB_X49_Y9_N16; Fanout = 4; COMB Node = 'inst9~0'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.365 ns" { WRn inst9~0 } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { -8 560 624 40 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(2.883 ns) 10.488 ns Dout\[3\] 3 PIN PIN_Y19 0 " "Info: 3: + IC(1.376 ns) + CELL(2.883 ns) = 10.488 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'Dout\[3\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { inst9~0 Dout[3] } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 160 704 880 176 "Dout\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.925 ns ( 37.42 % ) " "Info: Total cell delay = 3.925 ns ( 37.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.563 ns ( 62.58 % ) " "Info: Total interconnect delay = 6.563 ns ( 62.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.488 ns" { WRn inst9~0 Dout[3] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.488 ns" { WRn {} WRn~combout {} inst9~0 {} Dout[3] {} } { 0.000ns 0.000ns 5.187ns 1.376ns } { 0.000ns 0.864ns 0.178ns 2.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg1 Din\[1\] clock 0.325 ns memory " "Info: th for memory \"RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg1\" (data pin = \"Din\[1\]\", clock pin = \"clock\") is 0.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.914 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 14 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 240 152 320 256 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.746 ns) 2.914 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X41_Y8 1 " "Info: 3: + IC(0.910 ns) + CELL(0.746 ns) = 2.914 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.81 % ) " "Info: Total cell delay = 1.772 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.142 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.839 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Din\[1\] 1 PIN PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1; PIN Node = 'Din\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[1] } "NODE_NAME" } } { "Ram.bdf" "" { Schematic "G:/EET/ECET22900/Lab 13/Part 1/Ram.bdf" { { 160 152 320 176 "Din\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.117 ns) 2.839 ns RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg1 2 MEM M4K_X41_Y8 1 " "Info: 2: + IC(1.696 ns) + CELL(0.117 ns) = 2.839 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst\|altsyncram:altsyncram_component\|altsyncram_hpa1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { Din[1] RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_hpa1.tdf" "" { Text "G:/EET/ECET22900/Lab 13/Part 1/db/altsyncram_hpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.143 ns ( 40.26 % ) " "Info: Total cell delay = 1.143 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.696 ns ( 59.74 % ) " "Info: Total interconnect delay = 1.696 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Din[1] RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Din[1] {} Din[1]~combout {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.696ns } { 0.000ns 1.026ns 0.117ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.232ns 0.910ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Din[1] RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Din[1] {} Din[1]~combout {} RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.696ns } { 0.000ns 1.026ns 0.117ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 09 15:30:18 2012 " "Info: Processing ended: Fri Nov 09 15:30:18 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
