[{"DBLP title": "Exploring architectural heterogeneity in intelligent vision systems.", "DBLP authors": ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056017", "OA papers": [{"PaperId": "https://openalex.org/W1974967412", "PaperTitle": "Exploring architectural heterogeneity in intelligent vision systems", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Pennsylvania State University": 7.0, "University of Bologna": 2.0, "ETH Z\u00fcrich": 1.0}, "Authors": ["Nanchini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew J. Cotter", "John H. Sampson", "Vijaykrishnan Narayanan", "Luca Benini"]}]}, {"DBLP title": "BeBoP: A cost effective predictor infrastructure for superscalar value prediction.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056018", "OA papers": [{"PaperId": "https://openalex.org/W1984884994", "PaperTitle": "BeBoP: A cost effective predictor infrastructure for superscalar value prediction", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"French Institute for Research in Computer Science and Automation": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5}, "Authors": ["Arthur Perais", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors.", "DBLP authors": ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056019", "OA papers": [{"PaperId": "https://openalex.org/W2022643129", "PaperTitle": "VSR sort: A novel vectorised sorting algorithm &amp;amp; architecture extensions for future microprocessors", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Barcelona Supercomputing Center": 5.0}, "Authors": ["Timothy Hayes", "Oscar Palomar", "Osman Unsal", "Adrian Cristal", "Mateo Valero"]}]}, {"DBLP title": "Increasing multicore system efficiency through intelligent bandwidth shifting.", "DBLP authors": ["V\u00edctor Jim\u00e9nez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. O'Connell", "Francisco J. Cazorla", "Mateo Valero"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056020", "OA papers": [{"PaperId": "https://openalex.org/W2088895605", "PaperTitle": "Increasing multicore system efficiency through intelligent bandwidth shifting", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM (United States)": 3.0, "Apple (United States)": 1.0, "Barcelona Supercomputing Center": 2.0}, "Authors": ["V\u00edctor P. Gil Jim\u00e9nez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis Patrick O'Connell", "Francisco J. Cazorla", "Mateo Valero"]}]}, {"DBLP title": "Exploiting compressed block size as an indicator of future reuse.", "DBLP authors": ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056021", "OA papers": [{"PaperId": "https://openalex.org/W1983305800", "PaperTitle": "Exploiting compressed block size as an indicator of future reuse", "Year": 2015, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Carnegie Mellon University": 5.0, "Intel (United Kingdom)": 2.0}, "Authors": ["Gennady Pekhimenko", "Tyler J. Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael Kozuch", "Todd C. Mowry"]}]}, {"DBLP title": "Talus: A simple way to remove cliffs in cache performance.", "DBLP authors": ["Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056022", "OA papers": [{"PaperId": "https://openalex.org/W2043557409", "PaperTitle": "Talus: A simple way to remove cliffs in cache performance", "Year": 2015, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Nathan Beckmann", "Daniel S. Sanchez"]}]}, {"DBLP title": "Coordinated static and dynamic cache bypassing for GPUs.", "DBLP authors": ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056023", "OA papers": [{"PaperId": "https://openalex.org/W1982996921", "PaperTitle": "Coordinated static and dynamic cache bypassing for GPUs", "Year": 2015, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"Peking University": 4.0, "Tsinghua University": 1.0}, "Authors": ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"]}]}, {"DBLP title": "Priority-based cache allocation in throughput processors.", "DBLP authors": ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike O'Connor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056024", "OA papers": [{"PaperId": "https://openalex.org/W1968775993", "PaperTitle": "Priority-based cache allocation in throughput processors", "Year": 2015, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"The University of Texas at Austin": 6.0, "NVIDIA": 1.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Dong Li", "Minsoo Rhu", "Daniel Johnson", "Mike O'Connor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"]}]}, {"DBLP title": "Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory.", "DBLP authors": ["Jungrae Kim", "Michael B. Sullivan", "Mattan Erez"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056025", "OA papers": [{"PaperId": "https://openalex.org/W2065171379", "PaperTitle": "Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory", "Year": 2015, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Jungrae Kim", "Michael J. Sullivan", "Mattan Erez"]}]}, {"DBLP title": "XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures.", "DBLP authors": ["Xiaodong Wang", "Jos\u00e9 F. Mart\u00ednez"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056026", "OA papers": [{"PaperId": "https://openalex.org/W2033392534", "PaperTitle": "XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Xiaodong Wang", "Jos\u00e9 Luis Mart\u00ednez"]}]}, {"DBLP title": "Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories.", "DBLP authors": ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056027", "OA papers": [{"PaperId": "https://openalex.org/W2092212481", "PaperTitle": "Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories", "Year": 2015, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {"Advanced Micro Devices (Canada)": 6.0}, "Authors": ["Mitesh R. Meswani", "Sergey Blagodurov", "David D. Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"]}]}, {"DBLP title": "Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications.", "DBLP authors": ["Yuhao Zhu", "Matthew Halpern", "Vijay Janapa Reddi"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056028", "OA papers": [{"PaperId": "https://openalex.org/W2064707793", "PaperTitle": "Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications", "Year": 2015, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Yuhao Zhu", "Matthew Halpern", "Vijay Janapa Reddi"]}]}, {"DBLP title": "Domain knowledge based energy management in handhelds.", "DBLP authors": ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056029", "OA papers": [{"PaperId": "https://openalex.org/W2072358789", "PaperTitle": "Domain knowledge based energy management in handhelds", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Pennsylvania State University": 5.0, "INTEL Corporation#TAB#": 2.0}, "Authors": ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut Kandemir", "Ravi Iyer", "Chita R. Das"]}]}, {"DBLP title": "GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures.", "DBLP authors": ["Jingwen Leng", "Yazhou Zu", "Vijay Janapa Reddi"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056030", "OA papers": [{"PaperId": "https://openalex.org/W1994172067", "PaperTitle": "GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Jingwen Leng", "Yazhou Zu", "Vijay Janapa Reddi"]}]}, {"DBLP title": "Mascar: Speeding up GPU warps by reducing memory pitstops.", "DBLP authors": ["Ankit Sethia", "Davoud Anoushe Jamshidi", "Scott A. Mahlke"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056031", "OA papers": [{"PaperId": "https://openalex.org/W2053744175", "PaperTitle": "Mascar: Speeding up GPU warps by reducing memory pitstops", "Year": 2015, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Ankit Sethia", "D. Anoushe Jamshidi", "Scott Mahlke"]}]}, {"DBLP title": "Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies.", "DBLP authors": ["Alberto Ros", "Mahdad Davari", "Stefanos Kaxiras"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056032", "OA papers": [{"PaperId": "https://openalex.org/W2013946423", "PaperTitle": "Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Murcia": 1.0, "Informa (Sweden)": 1.0, "Uppsala University": 1.0}, "Authors": ["Alberto Ros", "Mahdad Davari", "Stefanos Kaxiras"]}]}, {"DBLP title": "Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability.", "DBLP authors": ["Lucia G. Menezo", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056033", "OA papers": [{"PaperId": "https://openalex.org/W1980316130", "PaperTitle": "Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Cantabria": 3.0}, "Authors": ["Lucia G. Menezo", "Valentin Puente", "Jose Angel Gregorio"]}]}, {"DBLP title": "Prediction-based superpage-friendly TLB designs.", "DBLP authors": ["Misel-Myrto Papadopoulou", "Xin Tong", "Andr\u00e9 Seznec", "Andreas Moshovos"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056034", "OA papers": [{"PaperId": "https://openalex.org/W2041195705", "PaperTitle": "Prediction-based superpage-friendly TLB designs", "Year": 2015, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of Toronto": 3.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Misel-Myrto Papadopoulou", "Xin Tong", "Andr\u00e9 Seznec", "Andreas Moshovos"]}]}, {"DBLP title": "Supporting superpages in non-contiguous physical memory.", "DBLP authors": ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Moss\u00e9", "Rami G. Melhem"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056035", "OA papers": [{"PaperId": "https://openalex.org/W2036250095", "PaperTitle": "Supporting superpages in non-contiguous physical memory", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami Melhem"]}]}, {"DBLP title": "Paying to save: Reducing cost of colocation data center via rewards.", "DBLP authors": ["Mohammad A. Islam", "A. Hasan Mahmud", "Shaolei Ren", "Xiaorui Wang"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056036", "OA papers": [{"PaperId": "https://openalex.org/W1995587272", "PaperTitle": "Paying to save: Reducing cost of colocation data center via rewards", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Florida International University": 3.0, "The Ohio State University": 1.0}, "Authors": ["Mohammad Tariqul Islam", "Hasan Mahmud", "Shaolei Ren", "Xiaorui Wang"]}]}, {"DBLP title": "Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers.", "DBLP authors": ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Moss\u00e9", "Jason Mars", "Lingjia Tang"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056037", "OA papers": [{"PaperId": "https://openalex.org/W1971910541", "PaperTitle": "Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers", "Year": 2015, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Federal University of Bahia": 1.0, "University of Michigan\u2013Ann Arbor": 5.0, "University of Pittsburgh": 1.0}, "Authors": ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"]}]}, {"DBLP title": "Understanding the virtualization \"Tax\" of scale-out pass-through GPUs in GaaS clouds: An empirical study.", "DBLP authors": ["Ming Liu", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056038", "OA papers": [{"PaperId": "https://openalex.org/W1980731865", "PaperTitle": "Understanding the virtualization &amp;#x0022;Tax&amp;#x0022; of scale-out pass-through GPUs in GaaS clouds: An empirical study", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Florida": 2.0, "Nvidia (United Kingdom)": 3.0}, "Authors": ["Ming Li", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"]}]}, {"DBLP title": "Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting.", "DBLP authors": ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056039", "OA papers": [{"PaperId": "https://openalex.org/W2061884403", "PaperTitle": "Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", "Year": 2015, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"University of Michigan\u2013Ann Arbor": 7.0, "Meta (United States)": 1.0}, "Authors": ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"]}]}, {"DBLP title": "NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.", "DBLP authors": ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056040", "OA papers": [{"PaperId": "https://openalex.org/W2045431893", "PaperTitle": "NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules", "Year": 2015, "CitationCount": 177, "EstimatedCitation": 177, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "Seoul National University": 1.0}, "Authors": ["Amin Farmahini-Farahani", "Jung Yong Ahn", "Katherine L. Morrow", "Nam Kim"]}]}, {"DBLP title": "Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems.", "DBLP authors": ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056041", "OA papers": [{"PaperId": "https://openalex.org/W2006997396", "PaperTitle": "Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Samsung (South Korea)": 1.0, "Southern Methodist University": 1.0, "Seoul National University": 1.0}, "Authors": ["Hao Wang", "Chang-Jae Park", "Gyung-Su Byun", "Jung Yong Ahn", "Nam Kim"]}]}, {"DBLP title": "Reducing read latency of phase change memory via early read and Turbo Read.", "DBLP authors": ["Prashant J. Nair", "Chia-Chen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056042", "OA papers": [{"PaperId": "https://openalex.org/W2083383375", "PaperTitle": "Reducing read latency of phase change memory via early read and Turbo Read", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Georgia Institute of Technology": 3.0, "Indian Institute of Technology Bombay": 1.0}, "Authors": ["Prashant Nair", "Chiachen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "CAFO: Cost aware flip optimization for asymmetric memories.", "DBLP authors": ["Rakan Maddah", "Seyed Mohammad Seyedzadeh", "Rami G. Melhem"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056043", "OA papers": [{"PaperId": "https://openalex.org/W2074385563", "PaperTitle": "CAFO: Cost aware flip optimization for asymmetric memories", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Rakan Maddah", "Seyed Mohammad Seyedzadeh", "Rami Melhem"]}]}, {"DBLP title": "Understanding GPU errors on large-scale HPC systems and the implications for system design and operation.", "DBLP authors": ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056044", "OA papers": [{"PaperId": "https://openalex.org/W1999900893", "PaperTitle": "Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", "Year": 2015, "CitationCount": 109, "EstimatedCitation": 109, "Affiliations": {"Oak Ridge National Laboratory": 6.0, "Federal University of Rio Grande do Sul": 2.0, "University of Rio Grande and Rio Grande Community College": 2.0, "CRAY INC.": 1.0, "Los Alamos National Laboratory": 1.0}, "Authors": ["Devesh Tiwari", "Saurabh Gupta", "James R. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel V. Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe O. A. Navaux", "Luigi Carro", "Arthur S. Bland"]}]}, {"DBLP title": "High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches.", "DBLP authors": ["Aamer Jaleel", "Joseph Nuzman", "Adrian Moga", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056045", "OA papers": [{"PaperId": "https://openalex.org/W2051265981", "PaperTitle": "High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Intel (United States)": 4.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Aamer Jaleel", "Joseph Nuzman", "Adrian C. Moga", "Simon C. Steely", "Joel Emer"]}]}, {"DBLP title": "Unlocking bandwidth for GPUs in CC-NUMA systems.", "DBLP authors": ["Neha Agarwal", "David W. Nellans", "Mike O'Connor", "Stephen W. Keckler", "Thomas F. Wenisch"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056046", "OA papers": [{"PaperId": "https://openalex.org/W2082000934", "PaperTitle": "Unlocking bandwidth for GPUs in CC-NUMA systems", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0, "NVIDIA": 4.0}, "Authors": ["Neha Agarwal", "David Nellans", "Mike O'Connor", "Stephen W. Keckler", "Thomas F. Wenisch"]}]}, {"DBLP title": "Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.", "DBLP authors": ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056047", "OA papers": [{"PaperId": "https://openalex.org/W2015140512", "PaperTitle": "Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Advanced Micro Devices (Canada)": 4.0, "University of California\u2014San Diego": 1.0}, "Authors": ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"]}]}, {"DBLP title": "Power punch: Towards non-blocking power-gating of NoC routers.", "DBLP authors": ["Lizhong Chen", "Di Zhu", "Massoud Pedram", "Timothy Mark Pinkston"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056048", "OA papers": [{"PaperId": "https://openalex.org/W2010301929", "PaperTitle": "Power punch: Towards non-blocking power-gating of NoC routers", "Year": 2015, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Oregon State University": 1.0, "University of Southern California": 3.0}, "Authors": ["Lizhong Chen", "Di Zhu", "Massoud Pedram", "Timothy Mark Pinkston"]}]}, {"DBLP title": "Augmenting low-latency HPC network with free-space optical links.", "DBLP authors": ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056049", "OA papers": [{"PaperId": "https://openalex.org/W2037968852", "PaperTitle": "Augmenting low-latency HPC network with free-space optical links", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Institute of Informatics": 1.5, "The Graduate University for Advanced Studies, SOKENDAI": 0.5, "Keio University": 2.0, "University of Hawai\u02bbi at M\u0101noa": 1.0}, "Authors": ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"]}]}, {"DBLP title": "SCOC: High-radix switches made of bufferless clos networks.", "DBLP authors": ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Brian Vanderpool"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056050", "OA papers": [{"PaperId": "https://openalex.org/W2063347653", "PaperTitle": "SCOC: High-radix switches made of bufferless clos networks", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"IBM Research - Zurich": 2.0, "IBM (United States)": 3.0}, "Authors": ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Beth A. Vanderpool"]}]}, {"DBLP title": "Overcoming far-end congestion in large-scale networks.", "DBLP authors": ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056051", "OA papers": [{"PaperId": "https://openalex.org/W2017026974", "PaperTitle": "Overcoming far-end congestion in large-scale networks", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Nvidia (United Kingdom)": 1.0, "INTEL Corporation#TAB#": 1.0, "CRAY INC.": 1.0}, "Authors": ["Jong-Min Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Michael Parker", "Steve Scott"]}]}, {"DBLP title": "iPatch: Intelligent fault patching to improve energy efficiency.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056052", "OA papers": [{"PaperId": "https://openalex.org/W1988962623", "PaperTitle": "iPatch: Intelligent fault patching to improve energy efficiency", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["David J. Palframan", "Nam Kim", "Mikko H. Lipasti"]}]}, {"DBLP title": "Balancing reliability, cost, and performance tradeoffs with FreeFault.", "DBLP authors": ["Dong-Wan Kim", "Mattan Erez"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056053", "OA papers": [{"PaperId": "https://openalex.org/W1993040433", "PaperTitle": "Balancing reliability, cost, and performance tradeoffs with FreeFault", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Dong-Hyun Kim", "Mattan Erez"]}]}, {"DBLP title": "FTXen: Making hypervisor resilient to hardware faults on relaxed cores.", "DBLP authors": ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056054", "OA papers": [{"PaperId": "https://openalex.org/W2023738018", "PaperTitle": "FTXen: Making hypervisor resilient to hardware faults on relaxed cores", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California\u2014San Diego": 4.0, "Whova Inc": 2.0}, "Authors": ["Xinxin Jin", "So Yeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"]}]}, {"DBLP title": "Correction prediction: Reducing error correction latency for on-chip memories.", "DBLP authors": ["Henry Duwe", "Xun Jian", "Rakesh Kumar"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056055", "OA papers": [{"PaperId": "https://openalex.org/W2074610787", "PaperTitle": "Correction prediction: Reducing error correction latency for on-chip memories", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Henry Duwe", "Xun Jian", "Rakesh Kumar"]}]}, {"DBLP title": "Overcoming the challenges of crossbar resistive memory architectures.", "DBLP authors": ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056056", "OA papers": [{"PaperId": "https://openalex.org/W2013028205", "PaperTitle": "Overcoming the challenges of crossbar resistive memory architectures", "Year": 2015, "CitationCount": 218, "EstimatedCitation": 218, "Affiliations": {"Pennsylvania State University": 3.0, "Hewlett-Packard (United States)": 2.0, "Arizona State University": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Cong Xu", "Niu Dimin", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"]}]}, {"DBLP title": "Adaptive-latency DRAM: Optimizing DRAM timing for the common-case.", "DBLP authors": ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056057", "OA papers": [{"PaperId": "https://openalex.org/W1992487929", "PaperTitle": "Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", "Year": 2015, "CitationCount": 185, "EstimatedCitation": 185, "Affiliations": {"Carnegie Mellon University": 7.0}, "Authors": ["Donghyuk Lee", "Yoon-Gu Kim", "Gennady Pekhimenko", "Samira Khan", "Vivek Seshadri", "Ke-Vin Chang", "Onur Mutlu"]}]}, {"DBLP title": "CiDRA: A cache-inspired DRAM resilience architecture.", "DBLP authors": ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056058", "OA papers": [{"PaperId": "https://openalex.org/W2005316070", "PaperTitle": "CiDRA: A cache-inspired DRAM resilience architecture", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Seoul National University": 5.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Young Jun Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Kim", "Jung Yong Ahn"]}]}, {"DBLP title": "Tag tables.", "DBLP authors": ["Sean Franey", "Mikko H. Lipasti"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056059", "OA papers": [{"PaperId": "https://openalex.org/W2293682522", "PaperTitle": "Tag tables", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Sean Franey", "Mikko H. Lipasti"]}]}, {"DBLP title": "Architecture exploration for ambient energy harvesting nonvolatile processors.", "DBLP authors": ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056060", "OA papers": [{"PaperId": "https://openalex.org/W2009053018", "PaperTitle": "Architecture exploration for ambient energy harvesting nonvolatile processors", "Year": 2015, "CitationCount": 169, "EstimatedCitation": 169, "Affiliations": {"Pennsylvania State University": 7.0, "Tsinghua University": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Scaling distributed cache hierarchies through computation and data co-scheduling.", "DBLP authors": ["Nathan Beckmann", "Po-An Tsai", "Daniel S\u00e1nchez"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056061", "OA papers": [{"PaperId": "https://openalex.org/W1967648049", "PaperTitle": "Scaling distributed cache hierarchies through computation and data co-scheduling", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["Nathan Beckmann", "Po-An Tsai", "Daniel S. Sanchez"]}]}, {"DBLP title": "Data retention in MLC NAND flash memory: Characterization, optimization, and recovery.", "DBLP authors": ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056062", "OA papers": [{"PaperId": "https://openalex.org/W2014536047", "PaperTitle": "Data retention in MLC NAND flash memory: Characterization, optimization, and recovery", "Year": 2015, "CitationCount": 168, "EstimatedCitation": 168, "Affiliations": {"Carnegie Mellon University": 4.0, "lSI Corporation": 1.0}, "Authors": ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"]}]}, {"DBLP title": "GPGPU performance and power estimation using machine learning.", "DBLP authors": ["Gene Y. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056063", "OA papers": [{"PaperId": "https://openalex.org/W2038666141", "PaperTitle": "GPGPU performance and power estimation using machine learning", "Year": 2015, "CitationCount": 154, "EstimatedCitation": 154, "Affiliations": {"The University of Texas at Austin": 2.0, "Advanced Micro Devices (Canada)": 3.0}, "Authors": ["Gene P. K. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"]}]}, {"DBLP title": "Quantifying sources of error in McPAT and potential impacts on architectural studies.", "DBLP authors": ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056064", "OA papers": [{"PaperId": "https://openalex.org/W1981153984", "PaperTitle": "Quantifying sources of error in McPAT and potential impacts on architectural studies", "Year": 2015, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Harvard University": 3.0, "IBM (United States)": 2.0}, "Authors": ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis.", "DBLP authors": ["Minshu Zhao", "Donald Yeung"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056065", "OA papers": [{"PaperId": "https://openalex.org/W1969979082", "PaperTitle": "Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Minshu Zhao", "Donald Yeung"]}]}, {"DBLP title": "SNNAP: Approximate computing on programmable SoCs via neural acceleration.", "DBLP authors": ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056066", "OA papers": [{"PaperId": "https://openalex.org/W2005487033", "PaperTitle": "SNNAP: Approximate computing on programmable SoCs via neural acceleration", "Year": 2015, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"University of Washington": 6.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Thierry Moreau", "Mark Wyse", "Jacob A. Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"]}]}, {"DBLP title": "BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing.", "DBLP authors": ["Beayna Grigorian", "Nazanin Farahpour", "Glenn Reinman"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056067", "OA papers": [{"PaperId": "https://openalex.org/W2084732345", "PaperTitle": "BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Computer Science Department, University of California": 3.0}, "Authors": ["Beayna Grigorian", "Nazanin Farahpour", "Glenn Reinman"]}]}, {"DBLP title": "Scalable communication architecture for network-attached accelerators.", "DBLP authors": ["Sarah Neuwirth", "Dirk Frey", "Mondrian Nuessle", "Ulrich Br\u00fcning"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056068", "OA papers": [{"PaperId": "https://openalex.org/W2076198800", "PaperTitle": "Scalable communication architecture for network-attached accelerators", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Heidelberg University": 3.0, "XTOLL GmbH, Germany": 1.0}, "Authors": ["Sarah Neuwirth", "Dirk Frey", "Mondrian Nuessle", "Ulrich Bruening"]}]}, {"DBLP title": "Understanding contention-based channels and using them for defense.", "DBLP authors": ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056069", "OA papers": [{"PaperId": "https://openalex.org/W2017371166", "PaperTitle": "Understanding contention-based channels and using them for defense", "Year": 2015, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"The University of Texas at Austin": 6.0}, "Authors": ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alex Dimakis", "Sriram Vishwanath", "Mohit Tiwari"]}]}, {"DBLP title": "Malware-aware processors: A framework for efficient online malware detection.", "DBLP authors": ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056070", "OA papers": [{"PaperId": "https://openalex.org/W2034053858", "PaperTitle": "Malware-aware processors: A framework for efficient online malware detection", "Year": 2015, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"Binghamton University": 4.0, "University of California, Riverside": 1.0}, "Authors": ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael Abu-Ghazaleh", "Dmitry Ponomarev"]}]}, {"DBLP title": "Run-time monitoring with adjustable overhead using dataflow-guided filtering.", "DBLP authors": ["Daniel Lo", "Tao Chen", "Mohamed Ismail", "G. Edward Suh"], "year": 2015, "doi": "https://doi.org/10.1109/HPCA.2015.7056071", "OA papers": [{"PaperId": "https://openalex.org/W2090510313", "PaperTitle": "Run-time monitoring with adjustable overhead using dataflow-guided filtering", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Cornell University": 4.0}, "Authors": ["Daniel Lo", "Tao Chen", "Mohamed A. Ismail", "G. Edward Suh"]}]}]