// Seed: 2328425575
module module_0 (
    input supply1 id_0,
    input tri1 id_1
    , id_4,
    output wor id_2
);
  wire id_5;
  wire id_6, id_7, id_8, id_9;
  wire id_10;
  wire id_11;
  assign id_2 = 1 == 1'b0 ? 1 : 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd83,
    parameter id_11 = 32'd73
) (
    input  uwire   id_0,
    output logic   id_1,
    input  logic   id_2,
    output supply1 id_3
);
  assign id_1 = !id_0 != "";
  reg id_5;
  reg id_6, id_7, id_8;
  wire id_9;
  module_0(
      id_0, id_0, id_3
  ); defparam id_10.id_11 = 1;
  supply1 id_12;
  always @(1 or id_5) begin
    if (id_6) begin
      #(id_12)
      if (id_2 ^ 1) assign id_5 = 1;
      else begin
        id_7 <= id_2;
        id_5 <= 1;
      end
      #1;
      if (1'b0) begin
        assume (1);
      end
    end else id_1 <= 1;
  end
  id_13(
      .id_0(1), .id_1(1), .id_2(id_2)
  );
endmodule
