Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sun Jan 19 16:15:22 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.568        0.000                      0                  269        0.116        0.000                      0                  269       40.416        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              75.568        0.000                      0                  269        0.116        0.000                      0                  269       40.416        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       75.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.568ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 3.366ns (43.470%)  route 4.377ns (56.530%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.203 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.143    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.597 r  DATA_reg/DOBDO[3]
                         net (fo=8, routed)           2.498    10.095    encoder3_encoder_data_in[3]
    SLICE_X8Y91          LUT6 (Prop_lut6_I3_O)        0.124    10.219 r  transmitter_tx_data[4]_i_14/O
                         net (fo=4, routed)           0.819    11.038    transmitter_tx_data[4]_i_14_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.162 f  transmitter_tx_data[2]_i_11/O
                         net (fo=1, routed)           0.000    11.162    transmitter_tx_data[2]_i_11_n_0
    SLICE_X8Y93          MUXF7 (Prop_muxf7_I1_O)      0.247    11.409 f  transmitter_tx_data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    11.409    transmitter_tx_data_reg[2]_i_5_n_0
    SLICE_X8Y93          MUXF8 (Prop_muxf8_I0_O)      0.098    11.507 f  transmitter_tx_data_reg[2]_i_2/O
                         net (fo=1, routed)           1.061    12.567    transmitter_tx_data_reg[2]_i_2_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.319    12.886 r  transmitter_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    12.886    transmitter_tx_data_transmitter42b_next_value1[2]
    SLICE_X4Y92          FDRE                                         r  transmitter_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.506    88.203    sys_clk
    SLICE_X4Y92          FDRE                                         r  transmitter_tx_data_reg[2]/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.029    88.454    transmitter_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.454    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                 75.568    

Slack (MET) :             75.777ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 3.366ns (44.667%)  route 4.170ns (55.333%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.203 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.143    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.597 r  DATA_reg/DOBDO[3]
                         net (fo=8, routed)           2.498    10.095    encoder3_encoder_data_in[3]
    SLICE_X8Y91          LUT6 (Prop_lut6_I3_O)        0.124    10.219 r  transmitter_tx_data[4]_i_14/O
                         net (fo=4, routed)           0.595    10.814    transmitter_tx_data[4]_i_14_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I4_O)        0.124    10.938 f  transmitter_tx_data[3]_i_13/O
                         net (fo=1, routed)           0.000    10.938    transmitter_tx_data[3]_i_13_n_0
    SLICE_X8Y92          MUXF7 (Prop_muxf7_I1_O)      0.247    11.185 f  transmitter_tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.000    11.185    transmitter_tx_data_reg[3]_i_5_n_0
    SLICE_X8Y92          MUXF8 (Prop_muxf8_I0_O)      0.098    11.283 f  transmitter_tx_data_reg[3]_i_2/O
                         net (fo=1, routed)           1.077    12.360    transmitter_tx_data_reg[3]_i_2_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I0_O)        0.319    12.679 r  transmitter_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    12.679    transmitter_tx_data_transmitter42b_next_value1[3]
    SLICE_X4Y92          FDRE                                         r  transmitter_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.506    88.203    sys_clk
    SLICE_X4Y92          FDRE                                         r  transmitter_tx_data_reg[3]/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    88.456    transmitter_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.456    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 75.777    

Slack (MET) :             75.901ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        7.413ns  (logic 3.367ns (45.423%)  route 4.046ns (54.577%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.143    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.597 r  DATA_reg/DOBDO[3]
                         net (fo=8, routed)           2.498    10.095    encoder3_encoder_data_in[3]
    SLICE_X8Y91          LUT6 (Prop_lut6_I3_O)        0.124    10.219 r  transmitter_tx_data[4]_i_14/O
                         net (fo=4, routed)           0.672    10.891    transmitter_tx_data[4]_i_14_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124    11.015 f  transmitter_tx_data[1]_i_12/O
                         net (fo=1, routed)           0.000    11.015    transmitter_tx_data[1]_i_12_n_0
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.245    11.260 f  transmitter_tx_data_reg[1]_i_5/O
                         net (fo=1, routed)           0.000    11.260    transmitter_tx_data_reg[1]_i_5_n_0
    SLICE_X7Y93          MUXF8 (Prop_muxf8_I0_O)      0.104    11.364 f  transmitter_tx_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.875    12.240    transmitter_tx_data_reg[1]_i_2_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.316    12.556 r  transmitter_tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    12.556    transmitter_tx_data_transmitter42b_next_value1[1]
    SLICE_X3Y91          FDRE                                         r  transmitter_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508    88.205    sys_clk
    SLICE_X3Y91          FDRE                                         r  transmitter_tx_data_reg[1]/C
                         clock pessimism              0.257    88.463    
                         clock uncertainty           -0.035    88.427    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.029    88.456    transmitter_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.456    
                         arrival time                         -12.556    
  -------------------------------------------------------------------
                         slack                                 75.901    

Slack (MET) :             76.295ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 3.186ns (45.385%)  route 3.834ns (54.615%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.143    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.597 r  DATA_reg/DOADO[0]
                         net (fo=9, routed)           1.473     9.070    encoder1_encoder0_reg[0]
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  encoder1_encoder_disp_in_i_2/O
                         net (fo=2, routed)           1.007    10.201    encoder1_encoder_disp_in_i_2_n_0
    SLICE_X5Y91          LUT3 (Prop_lut3_I0_O)        0.152    10.353 r  transmitter_tx_data[3]_i_11/O
                         net (fo=4, routed)           0.687    11.040    transmitter_tx_data[3]_i_11_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.332    11.372 r  transmitter_tx_data[0]_i_4/O
                         net (fo=1, routed)           0.667    12.039    transmitter_tx_data[0]_i_4_n_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.124    12.163 r  transmitter_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.163    transmitter_tx_data_transmitter42b_next_value1[0]
    SLICE_X3Y91          FDRE                                         r  transmitter_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508    88.205    sys_clk
    SLICE_X3Y91          FDRE                                         r  transmitter_tx_data_reg[0]/C
                         clock pessimism              0.257    88.463    
                         clock uncertainty           -0.035    88.427    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.031    88.458    transmitter_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.458    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                 76.295    

Slack (MET) :             76.420ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            transmitter_tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 2.826ns (40.984%)  route 4.069ns (59.016%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.143    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     7.597 r  DATA_reg/DOBDO[3]
                         net (fo=8, routed)           2.498    10.095    encoder3_encoder_data_in[3]
    SLICE_X8Y91          LUT6 (Prop_lut6_I3_O)        0.124    10.219 r  transmitter_tx_data[4]_i_14/O
                         net (fo=4, routed)           0.844    11.063    transmitter_tx_data[4]_i_14_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I3_O)        0.124    11.187 r  transmitter_tx_data[4]_i_7/O
                         net (fo=1, routed)           0.727    11.914    transmitter_tx_data[4]_i_7_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124    12.038 r  transmitter_tx_data[4]_i_2/O
                         net (fo=1, routed)           0.000    12.038    transmitter_tx_data_transmitter42b_next_value1[4]
    SLICE_X3Y91          FDRE                                         r  transmitter_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508    88.205    sys_clk
    SLICE_X3Y91          FDRE                                         r  transmitter_tx_data_reg[4]/C
                         clock pessimism              0.257    88.463    
                         clock uncertainty           -0.035    88.427    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)        0.031    88.458    transmitter_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.458    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                 76.420    

Slack (MET) :             78.128ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            encoder1_encoder_disp_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.702ns (52.133%)  route 2.481ns (47.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.203 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.143    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.597 r  DATA_reg/DOADO[0]
                         net (fo=9, routed)           1.473     9.070    encoder1_encoder0_reg[0]
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     9.194 r  encoder1_encoder_disp_in_i_2/O
                         net (fo=2, routed)           1.008    10.202    encoder1_encoder_disp_in_i_2_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124    10.326 r  encoder1_encoder_disp_in_i_1/O
                         net (fo=1, routed)           0.000    10.326    encoder1_encoder_disp_out
    SLICE_X5Y91          FDRE                                         r  encoder1_encoder_disp_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.506    88.203    sys_clk
    SLICE_X5Y91          FDRE                                         r  encoder1_encoder_disp_in_reg/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X5Y91          FDRE (Setup_fdre_C_D)        0.029    88.454    encoder1_encoder_disp_in_reg
  -------------------------------------------------------------------
                         required time                         88.454    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                 78.128    

Slack (MET) :             78.205ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            encoder2_encoder_disp_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.728ns (56.329%)  route 2.115ns (43.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.202 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.143    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.597 r  DATA_reg/DOADO[8]
                         net (fo=8, routed)           1.191     8.788    encoder2_encoder_data_in[0]
    SLICE_X7Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.912 r  encoder2_encoder_disp_in_i_2/O
                         net (fo=5, routed)           0.596     9.508    encoder2_encoder_disp_in_i_2_n_0
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.150     9.658 r  encoder2_encoder_disp_in_i_1/O
                         net (fo=1, routed)           0.328     9.986    encoder2_encoder_disp_out
    SLICE_X6Y90          FDRE                                         r  encoder2_encoder_disp_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.505    88.202    sys_clk
    SLICE_X6Y90          FDRE                                         r  encoder2_encoder_disp_in_reg/C
                         clock pessimism              0.257    88.460    
                         clock uncertainty           -0.035    88.424    
    SLICE_X6Y90          FDRE (Setup_fdre_C_D)       -0.233    88.191    encoder2_encoder_disp_in_reg
  -------------------------------------------------------------------
                         required time                         88.191    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 78.205    

Slack (MET) :             78.404ns  (required time - arrival time)
  Source:                 DATA_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            encoder3_encoder_disp_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 2.702ns (55.123%)  route 2.200ns (44.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.136 - 83.333 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.599     5.143    sys_clk
    RAMB18_X0Y36         RAMB18E1                                     r  DATA_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454     7.597 r  DATA_reg/DOBDO[4]
                         net (fo=6, routed)           1.657     9.254    encoder3_encoder_data_in[4]
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124     9.378 r  encoder3_encoder_disp_in_i_2/O
                         net (fo=5, routed)           0.543     9.921    encoder3_encoder_disp_in_i_2_n_0
    SLICE_X8Y91          LUT4 (Prop_lut4_I3_O)        0.124    10.045 r  encoder3_encoder_disp_in_i_1/O
                         net (fo=1, routed)           0.000    10.045    encoder3_encoder_disp_out
    SLICE_X8Y91          FDRE                                         r  encoder3_encoder_disp_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.439    88.136    sys_clk
    SLICE_X8Y91          FDRE                                         r  encoder3_encoder_disp_in_reg/C
                         clock pessimism              0.271    88.408    
                         clock uncertainty           -0.035    88.372    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.077    88.449    encoder3_encoder_disp_in_reg
  -------------------------------------------------------------------
                         required time                         88.449    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 78.404    

Slack (MET) :             78.590ns  (required time - arrival time)
  Source:                 level0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            level0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.952ns (20.193%)  route 3.763ns (79.807%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.202 - 83.333 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.165    sys_clk
    SLICE_X0Y85          FDRE                                         r  level0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  level0_reg[0]/Q
                         net (fo=10, routed)          1.163     6.783    level0_reg[0]
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  DATA_reg_i_2/O
                         net (fo=10, routed)          0.608     7.515    syncfifo_writable
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     7.639 r  TYPE_1_reg_0_31_0_0_i_1/O
                         net (fo=15, routed)          1.430     9.069    wrport_we__0
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     9.193 r  level0[5]_i_3/O
                         net (fo=1, routed)           0.562     9.755    level0[5]_i_3_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     9.879 r  level0[5]_i_2/O
                         net (fo=1, routed)           0.000     9.879    level0[5]_i_2_n_0
    SLICE_X0Y87          FDRE                                         r  level0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.505    88.202    sys_clk
    SLICE_X0Y87          FDRE                                         r  level0_reg[5]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.031    88.469    level0_reg[5]
  -------------------------------------------------------------------
                         required time                         88.469    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                 78.590    

Slack (MET) :             78.859ns  (required time - arrival time)
  Source:                 level0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            level0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.828ns (19.555%)  route 3.406ns (80.445%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.201 - 83.333 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.165    sys_clk
    SLICE_X0Y85          FDRE                                         r  level0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.621 r  level0_reg[0]/Q
                         net (fo=10, routed)          1.163     6.783    level0_reg[0]
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.124     6.907 r  DATA_reg_i_2/O
                         net (fo=10, routed)          0.608     7.515    syncfifo_writable
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     7.639 r  TYPE_1_reg_0_31_0_0_i_1/O
                         net (fo=15, routed)          0.844     8.483    wrport_we__0
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.124     8.607 r  level0[5]_i_1/O
                         net (fo=6, routed)           0.792     9.399    level0[5]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  level0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    88.201    sys_clk
    SLICE_X0Y85          FDRE                                         r  level0_reg[0]/C
                         clock pessimism              0.296    88.498    
                         clock uncertainty           -0.035    88.462    
    SLICE_X0Y85          FDRE (Setup_fdre_C_CE)      -0.205    88.257    level0_reg[0]
  -------------------------------------------------------------------
                         required time                         88.257    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 78.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 produce_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.011%)  route 0.251ns (63.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  produce_reg[3]/Q
                         net (fo=9, routed)           0.251     1.858    TYPE_1_reg_0_31_0_0/A3
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_0_0/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.743    TYPE_1_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 produce_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.011%)  route 0.251ns (63.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  produce_reg[3]/Q
                         net (fo=9, routed)           0.251     1.858    TYPE_1_reg_0_31_0_0/A3
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_0_0/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.743    TYPE_1_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 produce_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_1_1/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.011%)  route 0.251ns (63.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  produce_reg[3]/Q
                         net (fo=9, routed)           0.251     1.858    TYPE_1_reg_0_31_1_1/A3
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_1_1/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_1_1/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_1_1/DP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.743    TYPE_1_reg_0_31_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 produce_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_1_1/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.011%)  route 0.251ns (63.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  produce_reg[3]/Q
                         net (fo=9, routed)           0.251     1.858    TYPE_1_reg_0_31_1_1/A3
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_1_1/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_1_1/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.743    TYPE_1_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.603%)  route 0.232ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128     1.595 r  produce_reg[2]/Q
                         net (fo=10, routed)          0.232     1.826    TYPE_1_reg_0_31_0_0/A2
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_0_0/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200     1.703    TYPE_1_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.603%)  route 0.232ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128     1.595 r  produce_reg[2]/Q
                         net (fo=10, routed)          0.232     1.826    TYPE_1_reg_0_31_0_0/A2
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_0_0/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200     1.703    TYPE_1_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_1_1/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.603%)  route 0.232ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128     1.595 r  produce_reg[2]/Q
                         net (fo=10, routed)          0.232     1.826    TYPE_1_reg_0_31_1_1/A2
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_1_1/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_1_1/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_1_1/DP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200     1.703    TYPE_1_reg_0_31_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_1_1/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.603%)  route 0.232ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.128     1.595 r  produce_reg[2]/Q
                         net (fo=10, routed)          0.232     1.826    TYPE_1_reg_0_31_1_1/A2
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_1_1/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_1_1/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.200     1.703    TYPE_1_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.649%)  route 0.335ns (70.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  produce_reg[1]/Q
                         net (fo=11, routed)          0.335     1.942    TYPE_1_reg_0_31_0_0/A1
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_0_0/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.812    TYPE_1_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            TYPE_1_reg_0_31_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.649%)  route 0.335ns (70.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.467    sys_clk
    SLICE_X9Y90          FDRE                                         r  produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  produce_reg[1]/Q
                         net (fo=11, routed)          0.335     1.942    TYPE_1_reg_0_31_0_0/A1
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.982    TYPE_1_reg_0_31_0_0/WCLK
    SLICE_X10Y90         RAMD32                                       r  TYPE_1_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.479     1.503    
    SLICE_X10Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.812    TYPE_1_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y36   DATA_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y36   DATA_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X0Y37   memdat_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.333      80.757     RAMB18_X0Y37   memdat_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk12_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y90    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y89    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y89    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X2Y90    FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X1Y90    FSM_sequential_tx_state_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X10Y90   TYPE_1_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X10Y90   TYPE_1_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X10Y90   TYPE_1_reg_0_31_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X10Y90   TYPE_1_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X0Y90    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X2Y90    FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y90   TYPE_1_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y90    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y89    FSM_sequential_state_reg[1]/C



