gig_ethernet_pcs_pma_0_resets.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v,
gig_ethernet_pcs_pma_0_clocking.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.v,
gig_ethernet_pcs_pma_0_support.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v,
gig_ethernet_pcs_pma_0_gt_common.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.v,
gig_ethernet_pcs_pma_0_cpll_railing.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_cpll_railing.v,
gig_ethernet_pcs_pma_0_gtwizard_init.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v,
gig_ethernet_pcs_pma_0_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v,
gig_ethernet_pcs_pma_0_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v,
gig_ethernet_pcs_pma_0_reset_wtd_timer.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v,
gig_ethernet_pcs_pma_0_gtwizard.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v,
gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v,
gig_ethernet_pcs_pma_0_gtwizard_gt.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v,
gig_ethernet_pcs_pma_0_reset_sync.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v,
gig_ethernet_pcs_pma_0_sync_block.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v,
gig_ethernet_pcs_pma_0_transceiver.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v,
gig_ethernet_pcs_pma_0_block.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v,
gig_ethernet_pcs_pma_0.v,verilog,xil_defaultlib,../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
