
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c4  00800200  00001a74  00001b08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a74  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000028  008002c4  008002c4  00001bcc  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001bcc  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  00001c28  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001e5e  00000000  00000000  00001f00  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001014  00000000  00000000  00003d5e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000175b  00000000  00000000  00004d72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000664  00000000  00000000  000064d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000071a  00000000  00000000  00006b34  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e18  00000000  00000000  0000724e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000238  00000000  00000000  00008066  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	35 c5       	rjmp	.+2666   	; 0xaf8 <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	e1 c5       	rjmp	.+3010   	; 0xc60 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	4b 06       	cpc	r4, r27
      e6:	9d 06       	cpc	r9, r29
      e8:	9d 06       	cpc	r9, r29
      ea:	9d 06       	cpc	r9, r29
      ec:	9d 06       	cpc	r9, r29
      ee:	9d 06       	cpc	r9, r29
      f0:	9d 06       	cpc	r9, r29
      f2:	9d 06       	cpc	r9, r29
      f4:	4b 06       	cpc	r4, r27
      f6:	9d 06       	cpc	r9, r29
      f8:	9d 06       	cpc	r9, r29
      fa:	9d 06       	cpc	r9, r29
      fc:	9d 06       	cpc	r9, r29
      fe:	9d 06       	cpc	r9, r29
     100:	9d 06       	cpc	r9, r29
     102:	9d 06       	cpc	r9, r29
     104:	4d 06       	cpc	r4, r29
     106:	9d 06       	cpc	r9, r29
     108:	9d 06       	cpc	r9, r29
     10a:	9d 06       	cpc	r9, r29
     10c:	9d 06       	cpc	r9, r29
     10e:	9d 06       	cpc	r9, r29
     110:	9d 06       	cpc	r9, r29
     112:	9d 06       	cpc	r9, r29
     114:	9d 06       	cpc	r9, r29
     116:	9d 06       	cpc	r9, r29
     118:	9d 06       	cpc	r9, r29
     11a:	9d 06       	cpc	r9, r29
     11c:	9d 06       	cpc	r9, r29
     11e:	9d 06       	cpc	r9, r29
     120:	9d 06       	cpc	r9, r29
     122:	9d 06       	cpc	r9, r29
     124:	4d 06       	cpc	r4, r29
     126:	9d 06       	cpc	r9, r29
     128:	9d 06       	cpc	r9, r29
     12a:	9d 06       	cpc	r9, r29
     12c:	9d 06       	cpc	r9, r29
     12e:	9d 06       	cpc	r9, r29
     130:	9d 06       	cpc	r9, r29
     132:	9d 06       	cpc	r9, r29
     134:	9d 06       	cpc	r9, r29
     136:	9d 06       	cpc	r9, r29
     138:	9d 06       	cpc	r9, r29
     13a:	9d 06       	cpc	r9, r29
     13c:	9d 06       	cpc	r9, r29
     13e:	9d 06       	cpc	r9, r29
     140:	9d 06       	cpc	r9, r29
     142:	9d 06       	cpc	r9, r29
     144:	99 06       	cpc	r9, r25
     146:	9d 06       	cpc	r9, r29
     148:	9d 06       	cpc	r9, r29
     14a:	9d 06       	cpc	r9, r29
     14c:	9d 06       	cpc	r9, r29
     14e:	9d 06       	cpc	r9, r29
     150:	9d 06       	cpc	r9, r29
     152:	9d 06       	cpc	r9, r29
     154:	76 06       	cpc	r7, r22
     156:	9d 06       	cpc	r9, r29
     158:	9d 06       	cpc	r9, r29
     15a:	9d 06       	cpc	r9, r29
     15c:	9d 06       	cpc	r9, r29
     15e:	9d 06       	cpc	r9, r29
     160:	9d 06       	cpc	r9, r29
     162:	9d 06       	cpc	r9, r29
     164:	9d 06       	cpc	r9, r29
     166:	9d 06       	cpc	r9, r29
     168:	9d 06       	cpc	r9, r29
     16a:	9d 06       	cpc	r9, r29
     16c:	9d 06       	cpc	r9, r29
     16e:	9d 06       	cpc	r9, r29
     170:	9d 06       	cpc	r9, r29
     172:	9d 06       	cpc	r9, r29
     174:	6a 06       	cpc	r6, r26
     176:	9d 06       	cpc	r9, r29
     178:	9d 06       	cpc	r9, r29
     17a:	9d 06       	cpc	r9, r29
     17c:	9d 06       	cpc	r9, r29
     17e:	9d 06       	cpc	r9, r29
     180:	9d 06       	cpc	r9, r29
     182:	9d 06       	cpc	r9, r29
     184:	88 06       	cpc	r8, r24

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e7       	ldi	r30, 0x74	; 116
     19e:	fa e1       	ldi	r31, 0x1A	; 26
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 3c       	cpi	r26, 0xC4	; 196
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 ec       	ldi	r26, 0xC4	; 196
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 3e       	cpi	r26, 0xEC	; 236
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	fd d3       	rcall	.+2042   	; 0x9bc <main>
     1c2:	0c 94 38 0d 	jmp	0x1a70	; 0x1a70 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	b0 d4       	rcall	.+2400   	; 0xb34 <SPI_init>
     1d4:	af d3       	rcall	.+1886   	; 0x934 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	ac d3       	rcall	.+1880   	; 0x93e <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	88 e0       	ldi	r24, 0x08	; 8
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 2f 09 	call	0x125e	; 0x125e <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	c7 d3       	rcall	.+1934   	; 0x994 <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	c3 d3       	rcall	.+1926   	; 0x994 <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	bf d3       	rcall	.+1918   	; 0x994 <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	92 d3       	rcall	.+1828   	; 0x93e <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	83 e3       	ldi	r24, 0x33	; 51
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 2f 09 	call	0x125e	; 0x125e <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	6d d3       	rcall	.+1754   	; 0x93e <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	62 d3       	rcall	.+1732   	; 0x95a <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	5b d3       	rcall	.+1718   	; 0x95a <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	56 d3       	rcall	.+1708   	; 0x95a <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	3c d3       	rcall	.+1656   	; 0x95a <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	42 d3       	rcall	.+1668   	; 0x978 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	06 d3       	rcall	.+1548   	; 0x93e <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	03 d3       	rcall	.+1542   	; 0x93e <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	f6 d2       	rcall	.+1516   	; 0x93e <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	dc d2       	rcall	.+1464   	; 0x93e <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 d0 02 	sts	0x02D0, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	d9 d2       	rcall	.+1458   	; 0x994 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	d5 d2       	rcall	.+1450   	; 0x994 <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 d0 02 	sts	0x02D0, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 d8 02 	lds	r24, 0x02D8
     484:	90 91 d9 02 	lds	r25, 0x02D9
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 d9 02 	sts	0x02D9, r1
     490:	10 92 d8 02 	sts	0x02D8, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:



ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 d9 02 	sts	0x02D9, r25
     4b8:	80 93 d8 02 	sts	0x02D8, r24
	//wake up the CPU
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	9d d3       	rcall	.+1850   	; 0xc08 <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	96 d3       	rcall	.+1836   	; 0xc1c <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <IR_digital_filter>:
#include "driver_ADC.h"
#include <stdio.h>



int IR_digital_filter(void){
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	c4 e0       	ldi	r28, 0x04	; 4
     506:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     508:	00 e0       	ldi	r16, 0x00	; 0
     50a:	10 e0       	ldi	r17, 0x00	; 0
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     50c:	b4 df       	rcall	.-152    	; 0x476 <ADC_read>
     50e:	08 0f       	add	r16, r24
     510:	19 1f       	adc	r17, r25
     512:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
     514:	20 97       	sbiw	r28, 0x00	; 0
     516:	d1 f7       	brne	.-12     	; 0x50c <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     518:	c8 01       	movw	r24, r16
     51a:	96 95       	lsr	r25
     51c:	87 95       	ror	r24
     51e:	96 95       	lsr	r25
     520:	87 95       	ror	r24
     522:	df 91       	pop	r29
     524:	cf 91       	pop	r28
     526:	1f 91       	pop	r17
     528:	0f 91       	pop	r16
     52a:	08 95       	ret

0000052c <IR_game_over>:

int IR_game_over(){
	if(IR_digital_filter() < 250){
     52c:	e7 df       	rcall	.-50     	; 0x4fc <IR_digital_filter>
     52e:	21 e0       	ldi	r18, 0x01	; 1
     530:	30 e0       	ldi	r19, 0x00	; 0
     532:	8a 3f       	cpi	r24, 0xFA	; 250
     534:	91 05       	cpc	r25, r1
     536:	14 f0       	brlt	.+4      	; 0x53c <IR_game_over+0x10>
     538:	20 e0       	ldi	r18, 0x00	; 0
     53a:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     53c:	c9 01       	movw	r24, r18
     53e:	08 95       	ret

00000540 <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     540:	80 91 dc 02 	lds	r24, 0x02DC
     544:	81 30       	cpi	r24, 0x01	; 1
     546:	31 f4       	brne	.+12     	; 0x554 <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     548:	e2 e0       	ldi	r30, 0x02	; 2
     54a:	f1 e0       	ldi	r31, 0x01	; 1
     54c:	80 81       	ld	r24, Z
     54e:	8d 7f       	andi	r24, 0xFD	; 253
     550:	80 83       	st	Z, r24
     552:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     554:	e2 e0       	ldi	r30, 0x02	; 2
     556:	f1 e0       	ldi	r31, 0x01	; 1
     558:	80 81       	ld	r24, Z
     55a:	82 60       	ori	r24, 0x02	; 2
     55c:	80 83       	st	Z, r24
     55e:	08 95       	ret

00000560 <motor_drive>:
	set_bit(TIMSK3, TOIE3);
}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     560:	cf 93       	push	r28
     562:	c8 2f       	mov	r28, r24
	motor_set_dir();
     564:	ed df       	rcall	.-38     	; 0x540 <motor_set_dir>
	DAC_send_data(motor_input);
     566:	8c 2f       	mov	r24, r28
     568:	b6 df       	rcall	.-148    	; 0x4d6 <DAC_send_data>
}
     56a:	cf 91       	pop	r28
     56c:	08 95       	ret

0000056e <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     56e:	e2 e0       	ldi	r30, 0x02	; 2
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	80 81       	ld	r24, Z
     574:	8f 7b       	andi	r24, 0xBF	; 191
     576:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     578:	2f ef       	ldi	r18, 0xFF	; 255
     57a:	8a e6       	ldi	r24, 0x6A	; 106
     57c:	93 e0       	ldi	r25, 0x03	; 3
     57e:	21 50       	subi	r18, 0x01	; 1
     580:	80 40       	sbci	r24, 0x00	; 0
     582:	90 40       	sbci	r25, 0x00	; 0
     584:	e1 f7       	brne	.-8      	; 0x57e <motor_reset_encoder+0x10>
     586:	00 c0       	rjmp	.+0      	; 0x588 <motor_reset_encoder+0x1a>
     588:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     58a:	80 81       	ld	r24, Z
     58c:	80 64       	ori	r24, 0x40	; 64
     58e:	80 83       	st	Z, r24
     590:	08 95       	ret

00000592 <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     592:	e2 e0       	ldi	r30, 0x02	; 2
     594:	f1 e0       	ldi	r31, 0x01	; 1
     596:	80 81       	ld	r24, Z
     598:	8f 7d       	andi	r24, 0xDF	; 223
     59a:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     59c:	80 81       	ld	r24, Z
     59e:	87 7f       	andi	r24, 0xF7	; 247
     5a0:	80 83       	st	Z, r24
     5a2:	2f ef       	ldi	r18, 0xFF	; 255
     5a4:	39 ef       	ldi	r19, 0xF9	; 249
     5a6:	40 e0       	ldi	r20, 0x00	; 0
     5a8:	21 50       	subi	r18, 0x01	; 1
     5aa:	30 40       	sbci	r19, 0x00	; 0
     5ac:	40 40       	sbci	r20, 0x00	; 0
     5ae:	e1 f7       	brne	.-8      	; 0x5a8 <motor_read_encoder_unscaled+0x16>
     5b0:	00 c0       	rjmp	.+0      	; 0x5b2 <motor_read_encoder_unscaled+0x20>
     5b2:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     5b4:	80 91 06 01 	lds	r24, 0x0106
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	98 2f       	mov	r25, r24
     5bc:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     5be:	20 81       	ld	r18, Z
     5c0:	28 60       	ori	r18, 0x08	; 8
     5c2:	20 83       	st	Z, r18
     5c4:	2f ef       	ldi	r18, 0xFF	; 255
     5c6:	39 ef       	ldi	r19, 0xF9	; 249
     5c8:	40 e0       	ldi	r20, 0x00	; 0
     5ca:	21 50       	subi	r18, 0x01	; 1
     5cc:	30 40       	sbci	r19, 0x00	; 0
     5ce:	40 40       	sbci	r20, 0x00	; 0
     5d0:	e1 f7       	brne	.-8      	; 0x5ca <motor_read_encoder_unscaled+0x38>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <motor_read_encoder_unscaled+0x42>
     5d4:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     5d6:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     5da:	30 81       	ld	r19, Z
     5dc:	30 62       	ori	r19, 0x20	; 32
     5de:	30 83       	st	Z, r19
	
	return data;
}
     5e0:	82 2b       	or	r24, r18
     5e2:	08 95       	ret

000005e4 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     5e4:	cf 92       	push	r12
     5e6:	df 92       	push	r13
     5e8:	ef 92       	push	r14
     5ea:	ff 92       	push	r15
     5ec:	cf 93       	push	r28
     5ee:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     5f0:	d0 df       	rcall	.-96     	; 0x592 <motor_read_encoder_unscaled>
     5f2:	ec 01       	movw	r28, r24
	return -((double)(255)/(left_pos-right_pos))*data;
     5f4:	60 91 da 02 	lds	r22, 0x02DA
     5f8:	70 91 db 02 	lds	r23, 0x02DB
     5fc:	80 91 dd 02 	lds	r24, 0x02DD
     600:	90 91 de 02 	lds	r25, 0x02DE
     604:	68 1b       	sub	r22, r24
     606:	79 0b       	sbc	r23, r25
     608:	88 27       	eor	r24, r24
     60a:	77 fd       	sbrc	r23, 7
     60c:	80 95       	com	r24
     60e:	98 2f       	mov	r25, r24
     610:	ae d4       	rcall	.+2396   	; 0xf6e <__floatsisf>
     612:	9b 01       	movw	r18, r22
     614:	ac 01       	movw	r20, r24
     616:	60 e0       	ldi	r22, 0x00	; 0
     618:	70 e0       	ldi	r23, 0x00	; 0
     61a:	8f e7       	ldi	r24, 0x7F	; 127
     61c:	93 e4       	ldi	r25, 0x43	; 67
     61e:	0c d4       	rcall	.+2072   	; 0xe38 <__divsf3>
     620:	6b 01       	movw	r12, r22
     622:	7c 01       	movw	r14, r24
     624:	f7 fa       	bst	r15, 7
     626:	f0 94       	com	r15
     628:	f7 f8       	bld	r15, 7
     62a:	f0 94       	com	r15
     62c:	be 01       	movw	r22, r28
     62e:	88 27       	eor	r24, r24
     630:	77 fd       	sbrc	r23, 7
     632:	80 95       	com	r24
     634:	98 2f       	mov	r25, r24
     636:	9b d4       	rcall	.+2358   	; 0xf6e <__floatsisf>
     638:	9b 01       	movw	r18, r22
     63a:	ac 01       	movw	r20, r24
     63c:	c7 01       	movw	r24, r14
     63e:	b6 01       	movw	r22, r12
     640:	4a d5       	rcall	.+2708   	; 0x10d6 <__mulsf3>
     642:	62 d4       	rcall	.+2244   	; 0xf08 <__fixsfsi>
}
     644:	cb 01       	movw	r24, r22
     646:	df 91       	pop	r29
     648:	cf 91       	pop	r28
     64a:	ff 90       	pop	r15
     64c:	ef 90       	pop	r14
     64e:	df 90       	pop	r13
     650:	cf 90       	pop	r12
     652:	08 95       	ret

00000654 <motor_calibration>:


void motor_calibration(void){
	
	//drive to left corner
	dir = LEFT;
     654:	81 e0       	ldi	r24, 0x01	; 1
     656:	80 93 dc 02 	sts	0x02DC, r24
	motor_drive(180);
     65a:	84 eb       	ldi	r24, 0xB4	; 180
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	80 df       	rcall	.-256    	; 0x560 <motor_drive>
     660:	2f ef       	ldi	r18, 0xFF	; 255
     662:	89 e6       	ldi	r24, 0x69	; 105
     664:	98 e1       	ldi	r25, 0x18	; 24
     666:	21 50       	subi	r18, 0x01	; 1
     668:	80 40       	sbci	r24, 0x00	; 0
     66a:	90 40       	sbci	r25, 0x00	; 0
     66c:	e1 f7       	brne	.-8      	; 0x666 <motor_calibration+0x12>
     66e:	00 c0       	rjmp	.+0      	; 0x670 <motor_calibration+0x1c>
     670:	00 00       	nop
	_delay_ms(500);
	
	//choose zero-position
	motor_reset_encoder();
     672:	7d df       	rcall	.-262    	; 0x56e <motor_reset_encoder>
	left_pos = motor_read_encoder_unscaled();
     674:	8e df       	rcall	.-228    	; 0x592 <motor_read_encoder_unscaled>
     676:	90 93 db 02 	sts	0x02DB, r25
     67a:	80 93 da 02 	sts	0x02DA, r24
	printf("encoder value %d\n", motor_read_encoder_unscaled());
     67e:	89 df       	rcall	.-238    	; 0x592 <motor_read_encoder_unscaled>
     680:	9f 93       	push	r25
     682:	8f 93       	push	r24
     684:	82 e5       	ldi	r24, 0x52	; 82
     686:	92 e0       	ldi	r25, 0x02	; 2
     688:	9f 93       	push	r25
     68a:	8f 93       	push	r24
     68c:	d7 d5       	rcall	.+2990   	; 0x123c <printf>
	
	dir = RIGHT;
     68e:	10 92 dc 02 	sts	0x02DC, r1
	motor_drive(180);
     692:	84 eb       	ldi	r24, 0xB4	; 180
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	64 df       	rcall	.-312    	; 0x560 <motor_drive>
     698:	2f ef       	ldi	r18, 0xFF	; 255
     69a:	89 e6       	ldi	r24, 0x69	; 105
     69c:	98 e1       	ldi	r25, 0x18	; 24
     69e:	21 50       	subi	r18, 0x01	; 1
     6a0:	80 40       	sbci	r24, 0x00	; 0
     6a2:	90 40       	sbci	r25, 0x00	; 0
     6a4:	e1 f7       	brne	.-8      	; 0x69e <motor_calibration+0x4a>
     6a6:	00 c0       	rjmp	.+0      	; 0x6a8 <motor_calibration+0x54>
     6a8:	00 00       	nop
	_delay_ms(500);
	right_pos = motor_read_encoder_unscaled();
     6aa:	73 df       	rcall	.-282    	; 0x592 <motor_read_encoder_unscaled>
     6ac:	90 93 de 02 	sts	0x02DE, r25
     6b0:	80 93 dd 02 	sts	0x02DD, r24
	motor_drive(STOP);
     6b4:	80 e0       	ldi	r24, 0x00	; 0
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	53 df       	rcall	.-346    	; 0x560 <motor_drive>
	printf("top %d\n", right_pos);
     6ba:	80 91 de 02 	lds	r24, 0x02DE
     6be:	8f 93       	push	r24
     6c0:	80 91 dd 02 	lds	r24, 0x02DD
     6c4:	8f 93       	push	r24
     6c6:	84 e6       	ldi	r24, 0x64	; 100
     6c8:	92 e0       	ldi	r25, 0x02	; 2
     6ca:	9f 93       	push	r25
     6cc:	8f 93       	push	r24
     6ce:	b6 d5       	rcall	.+2924   	; 0x123c <printf>
     6d0:	8d b7       	in	r24, 0x3d	; 61
     6d2:	9e b7       	in	r25, 0x3e	; 62
     6d4:	08 96       	adiw	r24, 0x08	; 8
     6d6:	0f b6       	in	r0, 0x3f	; 63
     6d8:	f8 94       	cli
     6da:	9e bf       	out	0x3e, r25	; 62
     6dc:	0f be       	out	0x3f, r0	; 63
     6de:	8d bf       	out	0x3d, r24	; 61
     6e0:	08 95       	ret

000006e2 <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     6e2:	f3 de       	rcall	.-538    	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     6e4:	e1 e0       	ldi	r30, 0x01	; 1
     6e6:	f1 e0       	ldi	r31, 0x01	; 1
     6e8:	80 81       	ld	r24, Z
     6ea:	80 61       	ori	r24, 0x10	; 16
     6ec:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     6ee:	a2 e0       	ldi	r26, 0x02	; 2
     6f0:	b1 e0       	ldi	r27, 0x01	; 1
     6f2:	8c 91       	ld	r24, X
     6f4:	80 61       	ori	r24, 0x10	; 16
     6f6:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     6f8:	80 81       	ld	r24, Z
     6fa:	82 60       	ori	r24, 0x02	; 2
     6fc:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     6fe:	80 81       	ld	r24, Z
     700:	80 62       	ori	r24, 0x20	; 32
     702:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     704:	80 81       	ld	r24, Z
     706:	88 60       	ori	r24, 0x08	; 8
     708:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     70a:	80 81       	ld	r24, Z
     70c:	80 64       	ori	r24, 0x40	; 64
     70e:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     710:	8c 91       	ld	r24, X
     712:	80 62       	ori	r24, 0x20	; 32
     714:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     716:	8c 91       	ld	r24, X
     718:	80 64       	ori	r24, 0x40	; 64
     71a:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     71c:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     720:	26 df       	rcall	.-436    	; 0x56e <motor_reset_encoder>
	
	sei();
     722:	78 94       	sei
	motor_calibration();
     724:	97 df       	rcall	.-210    	; 0x654 <motor_calibration>
	cli();
     726:	f8 94       	cli
	
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     728:	e0 e9       	ldi	r30, 0x90	; 144
     72a:	f0 e0       	ldi	r31, 0x00	; 0
     72c:	80 81       	ld	r24, Z
     72e:	8d 7f       	andi	r24, 0xFD	; 253
     730:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     732:	80 81       	ld	r24, Z
     734:	8e 7f       	andi	r24, 0xFE	; 254
     736:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     738:	e1 e9       	ldi	r30, 0x91	; 145
     73a:	f0 e0       	ldi	r31, 0x00	; 0
     73c:	80 81       	ld	r24, Z
     73e:	82 60       	ori	r24, 0x02	; 2
     740:	80 83       	st	Z, r24
	
	
	
	
	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     742:	e1 e7       	ldi	r30, 0x71	; 113
     744:	f0 e0       	ldi	r31, 0x00	; 0
     746:	80 81       	ld	r24, Z
     748:	81 60       	ori	r24, 0x01	; 1
     74a:	80 83       	st	Z, r24
     74c:	08 95       	ret

0000074e <motor_PID>:
	motor_drive(STOP);
	printf("top %d\n", right_pos);
}


int motor_PID(int slider_value){
     74e:	cf 92       	push	r12
     750:	df 92       	push	r13
     752:	ef 92       	push	r14
     754:	ff 92       	push	r15
     756:	cf 93       	push	r28
     758:	df 93       	push	r29
     75a:	ec 01       	movw	r28, r24
	static float integral = 0; 
	int error = slider_value - motor_read_encoder(); 
     75c:	43 df       	rcall	.-378    	; 0x5e4 <motor_read_encoder>
     75e:	c8 1b       	sub	r28, r24
     760:	d9 0b       	sbc	r29, r25
	if (error > 0){
     762:	1c 16       	cp	r1, r28
     764:	1d 06       	cpc	r1, r29
     766:	1c f4       	brge	.+6      	; 0x76e <motor_PID+0x20>
		dir = RIGHT;
     768:	10 92 dc 02 	sts	0x02DC, r1
     76c:	03 c0       	rjmp	.+6      	; 0x774 <motor_PID+0x26>
	} 
	else{
		dir = LEFT; 
     76e:	81 e0       	ldi	r24, 0x01	; 1
     770:	80 93 dc 02 	sts	0x02DC, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     774:	7e 01       	movw	r14, r28
     776:	dd 23       	and	r29, r29
     778:	24 f4       	brge	.+8      	; 0x782 <motor_PID+0x34>
     77a:	ee 24       	eor	r14, r14
     77c:	ff 24       	eor	r15, r15
     77e:	ec 1a       	sub	r14, r28
     780:	fd 0a       	sbc	r15, r29
     782:	83 e0       	ldi	r24, 0x03	; 3
     784:	e8 16       	cp	r14, r24
     786:	f1 04       	cpc	r15, r1
     788:	f4 f0       	brlt	.+60     	; 0x7c6 <motor_PID+0x78>
		integral = integral + error*dt;
     78a:	be 01       	movw	r22, r28
     78c:	88 27       	eor	r24, r24
     78e:	77 fd       	sbrc	r23, 7
     790:	80 95       	com	r24
     792:	98 2f       	mov	r25, r24
     794:	ec d3       	rcall	.+2008   	; 0xf6e <__floatsisf>
     796:	2f e6       	ldi	r18, 0x6F	; 111
     798:	32 e1       	ldi	r19, 0x12	; 18
     79a:	43 e0       	ldi	r20, 0x03	; 3
     79c:	5d e3       	ldi	r21, 0x3D	; 61
     79e:	9b d4       	rcall	.+2358   	; 0x10d6 <__mulsf3>
     7a0:	9b 01       	movw	r18, r22
     7a2:	ac 01       	movw	r20, r24
     7a4:	60 91 c4 02 	lds	r22, 0x02C4
     7a8:	70 91 c5 02 	lds	r23, 0x02C5
     7ac:	80 91 c6 02 	lds	r24, 0x02C6
     7b0:	90 91 c7 02 	lds	r25, 0x02C7
     7b4:	d9 d2       	rcall	.+1458   	; 0xd68 <__addsf3>
     7b6:	60 93 c4 02 	sts	0x02C4, r22
     7ba:	70 93 c5 02 	sts	0x02C5, r23
     7be:	80 93 c6 02 	sts	0x02C6, r24
     7c2:	90 93 c7 02 	sts	0x02C7, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     7c6:	b7 01       	movw	r22, r14
     7c8:	88 27       	eor	r24, r24
     7ca:	77 fd       	sbrc	r23, 7
     7cc:	80 95       	com	r24
     7ce:	98 2f       	mov	r25, r24
     7d0:	ce d3       	rcall	.+1948   	; 0xf6e <__floatsisf>
     7d2:	6b 01       	movw	r12, r22
     7d4:	7c 01       	movw	r14, r24
     7d6:	2a e0       	ldi	r18, 0x0A	; 10
     7d8:	37 ed       	ldi	r19, 0xD7	; 215
     7da:	43 e2       	ldi	r20, 0x23	; 35
     7dc:	5c e3       	ldi	r21, 0x3C	; 60
     7de:	60 91 c4 02 	lds	r22, 0x02C4
     7e2:	70 91 c5 02 	lds	r23, 0x02C5
     7e6:	80 91 c6 02 	lds	r24, 0x02C6
     7ea:	90 91 c7 02 	lds	r25, 0x02C7
     7ee:	73 d4       	rcall	.+2278   	; 0x10d6 <__mulsf3>
     7f0:	9b 01       	movw	r18, r22
     7f2:	ac 01       	movw	r20, r24
     7f4:	c7 01       	movw	r24, r14
     7f6:	b6 01       	movw	r22, r12
     7f8:	b7 d2       	rcall	.+1390   	; 0xd68 <__addsf3>
     7fa:	6b 01       	movw	r12, r22
     7fc:	7c 01       	movw	r14, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     7fe:	80 91 c8 02 	lds	r24, 0x02C8
     802:	90 91 c9 02 	lds	r25, 0x02C9
     806:	be 01       	movw	r22, r28
     808:	68 1b       	sub	r22, r24
     80a:	79 0b       	sbc	r23, r25
     80c:	88 27       	eor	r24, r24
     80e:	77 fd       	sbrc	r23, 7
     810:	80 95       	com	r24
     812:	98 2f       	mov	r25, r24
     814:	ac d3       	rcall	.+1880   	; 0xf6e <__floatsisf>
     816:	2f e6       	ldi	r18, 0x6F	; 111
     818:	32 e1       	ldi	r19, 0x12	; 18
     81a:	43 e0       	ldi	r20, 0x03	; 3
     81c:	5d e3       	ldi	r21, 0x3D	; 61
     81e:	0c d3       	rcall	.+1560   	; 0xe38 <__divsf3>
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     820:	2d ec       	ldi	r18, 0xCD	; 205
     822:	3c ec       	ldi	r19, 0xCC	; 204
     824:	4c ec       	ldi	r20, 0xCC	; 204
     826:	5d e3       	ldi	r21, 0x3D	; 61
     828:	56 d4       	rcall	.+2220   	; 0x10d6 <__mulsf3>
     82a:	9b 01       	movw	r18, r22
     82c:	ac 01       	movw	r20, r24
     82e:	c7 01       	movw	r24, r14
     830:	b6 01       	movw	r22, r12
     832:	9a d2       	rcall	.+1332   	; 0xd68 <__addsf3>
     834:	69 d3       	rcall	.+1746   	; 0xf08 <__fixsfsi>
     836:	77 23       	and	r23, r23
     838:	14 f4       	brge	.+4      	; 0x83e <motor_PID+0xf0>
     83a:	60 e0       	ldi	r22, 0x00	; 0
     83c:	70 e0       	ldi	r23, 0x00	; 0
		output = MAX;
	} 
	else if (output < MIN){
		output = MIN;
	} 
	prev_error = error;
     83e:	d0 93 c9 02 	sts	0x02C9, r29
     842:	c0 93 c8 02 	sts	0x02C8, r28
     846:	cb 01       	movw	r24, r22
     848:	6f 3f       	cpi	r22, 0xFF	; 255
     84a:	71 05       	cpc	r23, r1
     84c:	19 f0       	breq	.+6      	; 0x854 <motor_PID+0x106>
     84e:	14 f0       	brlt	.+4      	; 0x854 <motor_PID+0x106>
     850:	8f ef       	ldi	r24, 0xFF	; 255
     852:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     854:	df 91       	pop	r29
     856:	cf 91       	pop	r28
     858:	ff 90       	pop	r15
     85a:	ef 90       	pop	r14
     85c:	df 90       	pop	r13
     85e:	cf 90       	pop	r12
     860:	08 95       	ret

00000862 <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     862:	77 d1       	rcall	.+750    	; 0xb52 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     864:	66 ea       	ldi	r22, 0xA6	; 166
     866:	7b e9       	ldi	r23, 0x9B	; 155
     868:	84 ec       	ldi	r24, 0xC4	; 196
     86a:	9a e3       	ldi	r25, 0x3A	; 58
     86c:	99 c1       	rjmp	.+818    	; 0xba0 <pwm_set_pulse_width>
     86e:	08 95       	ret

00000870 <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     870:	88 38       	cpi	r24, 0x88	; 136
     872:	a8 f0       	brcs	.+42     	; 0x89e <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     874:	68 2f       	mov	r22, r24
     876:	70 e0       	ldi	r23, 0x00	; 0
     878:	64 58       	subi	r22, 0x84	; 132
     87a:	71 09       	sbc	r23, r1
     87c:	88 27       	eor	r24, r24
     87e:	77 fd       	sbrc	r23, 7
     880:	80 95       	com	r24
     882:	98 2f       	mov	r25, r24
     884:	74 d3       	rcall	.+1768   	; 0xf6e <__floatsisf>
     886:	2d eb       	ldi	r18, 0xBD	; 189
     888:	37 e3       	ldi	r19, 0x37	; 55
     88a:	46 e8       	ldi	r20, 0x86	; 134
     88c:	56 e3       	ldi	r21, 0x36	; 54
     88e:	23 d4       	rcall	.+2118   	; 0x10d6 <__mulsf3>
     890:	26 ea       	ldi	r18, 0xA6	; 166
     892:	3b e9       	ldi	r19, 0x9B	; 155
     894:	44 ec       	ldi	r20, 0xC4	; 196
     896:	5a e3       	ldi	r21, 0x3A	; 58
     898:	67 d2       	rcall	.+1230   	; 0xd68 <__addsf3>
     89a:	82 c1       	rjmp	.+772    	; 0xba0 <pwm_set_pulse_width>
     89c:	08 95       	ret
	}
	else if (dir < 130){
     89e:	82 38       	cpi	r24, 0x82	; 130
     8a0:	88 f4       	brcc	.+34     	; 0x8c4 <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     8a2:	68 2f       	mov	r22, r24
     8a4:	70 e0       	ldi	r23, 0x00	; 0
     8a6:	80 e0       	ldi	r24, 0x00	; 0
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	61 d3       	rcall	.+1730   	; 0xf6e <__floatsisf>
     8ac:	2d eb       	ldi	r18, 0xBD	; 189
     8ae:	37 e3       	ldi	r19, 0x37	; 55
     8b0:	46 e8       	ldi	r20, 0x86	; 134
     8b2:	56 e3       	ldi	r21, 0x36	; 54
     8b4:	10 d4       	rcall	.+2080   	; 0x10d6 <__mulsf3>
     8b6:	2a ef       	ldi	r18, 0xFA	; 250
     8b8:	3d ee       	ldi	r19, 0xED	; 237
     8ba:	4b e6       	ldi	r20, 0x6B	; 107
     8bc:	5a e3       	ldi	r21, 0x3A	; 58
     8be:	54 d2       	rcall	.+1192   	; 0xd68 <__addsf3>
     8c0:	6f c1       	rjmp	.+734    	; 0xba0 <pwm_set_pulse_width>
     8c2:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     8c4:	66 ea       	ldi	r22, 0xA6	; 166
     8c6:	7b e9       	ldi	r23, 0x9B	; 155
     8c8:	84 ec       	ldi	r24, 0xC4	; 196
     8ca:	9a e3       	ldi	r25, 0x3A	; 58
     8cc:	69 c1       	rjmp	.+722    	; 0xba0 <pwm_set_pulse_width>
     8ce:	08 95       	ret

000008d0 <solenoid_init>:
#include <util/delay.h>


void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     8d0:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     8d2:	89 9a       	sbi	0x11, 1	; 17
     8d4:	08 95       	ret

000008d6 <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF1);
     8d6:	89 98       	cbi	0x11, 1	; 17
     8d8:	2f ef       	ldi	r18, 0xFF	; 255
     8da:	89 e6       	ldi	r24, 0x69	; 105
     8dc:	98 e1       	ldi	r25, 0x18	; 24
     8de:	21 50       	subi	r18, 0x01	; 1
     8e0:	80 40       	sbci	r24, 0x00	; 0
     8e2:	90 40       	sbci	r25, 0x00	; 0
     8e4:	e1 f7       	brne	.-8      	; 0x8de <solenoid_shoot+0x8>
     8e6:	00 c0       	rjmp	.+0      	; 0x8e8 <solenoid_shoot+0x12>
     8e8:	00 00       	nop
	_delay_ms(500); 
	set_bit(PORTF, PF1);
     8ea:	89 9a       	sbi	0x11, 1	; 17
     8ec:	08 95       	ret

000008ee <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     8ee:	e0 ec       	ldi	r30, 0xC0	; 192
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	90 81       	ld	r25, Z
     8f4:	95 ff       	sbrs	r25, 5
     8f6:	fd cf       	rjmp	.-6      	; 0x8f2 <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     8f8:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     8fc:	80 e0       	ldi	r24, 0x00	; 0
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	08 95       	ret

00000902 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     902:	e0 ec       	ldi	r30, 0xC0	; 192
     904:	f0 e0       	ldi	r31, 0x00	; 0
     906:	80 81       	ld	r24, Z
     908:	88 23       	and	r24, r24
     90a:	ec f7       	brge	.-6      	; 0x906 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     90c:	80 91 c6 00 	lds	r24, 0x00C6
}
     910:	08 95       	ret

00000912 <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     912:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     916:	88 e1       	ldi	r24, 0x18	; 24
     918:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     91c:	61 e8       	ldi	r22, 0x81	; 129
     91e:	74 e0       	ldi	r23, 0x04	; 4
     920:	87 e7       	ldi	r24, 0x77	; 119
     922:	94 e0       	ldi	r25, 0x04	; 4
     924:	41 d4       	rcall	.+2178   	; 0x11a8 <fdevopen>
     926:	90 93 e0 02 	sts	0x02E0, r25
     92a:	80 93 df 02 	sts	0x02DF, r24
	
	
	return 0; 
}
     92e:	80 e0       	ldi	r24, 0x00	; 0
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	08 95       	ret

00000934 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     934:	fb d0       	rcall	.+502    	; 0xb2c <SPI_activate_SS>
     936:	80 ec       	ldi	r24, 0xC0	; 192
     938:	f3 d0       	rcall	.+486    	; 0xb20 <SPI_read_write>
     93a:	fa c0       	rjmp	.+500    	; 0xb30 <SPI_deactivate_SS>
     93c:	08 95       	ret

0000093e <MCP2515_read>:
     93e:	cf 93       	push	r28
     940:	c8 2f       	mov	r28, r24
     942:	f4 d0       	rcall	.+488    	; 0xb2c <SPI_activate_SS>
     944:	83 e0       	ldi	r24, 0x03	; 3
     946:	ec d0       	rcall	.+472    	; 0xb20 <SPI_read_write>
     948:	8c 2f       	mov	r24, r28
     94a:	ea d0       	rcall	.+468    	; 0xb20 <SPI_read_write>
     94c:	80 e0       	ldi	r24, 0x00	; 0
     94e:	e8 d0       	rcall	.+464    	; 0xb20 <SPI_read_write>
     950:	c8 2f       	mov	r28, r24
     952:	ee d0       	rcall	.+476    	; 0xb30 <SPI_deactivate_SS>
     954:	8c 2f       	mov	r24, r28
     956:	cf 91       	pop	r28
     958:	08 95       	ret

0000095a <MCP2515_write>:
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
     95e:	d8 2f       	mov	r29, r24
     960:	c6 2f       	mov	r28, r22
     962:	e4 d0       	rcall	.+456    	; 0xb2c <SPI_activate_SS>
     964:	82 e0       	ldi	r24, 0x02	; 2
     966:	dc d0       	rcall	.+440    	; 0xb20 <SPI_read_write>
     968:	8d 2f       	mov	r24, r29
     96a:	da d0       	rcall	.+436    	; 0xb20 <SPI_read_write>
     96c:	8c 2f       	mov	r24, r28
     96e:	d8 d0       	rcall	.+432    	; 0xb20 <SPI_read_write>
     970:	df d0       	rcall	.+446    	; 0xb30 <SPI_deactivate_SS>
     972:	df 91       	pop	r29
     974:	cf 91       	pop	r28
     976:	08 95       	ret

00000978 <MCP2515_request_to_send>:
     978:	cf 93       	push	r28
     97a:	c8 2f       	mov	r28, r24
     97c:	d7 d0       	rcall	.+430    	; 0xb2c <SPI_activate_SS>
     97e:	c8 30       	cpi	r28, 0x08	; 8
     980:	20 f4       	brcc	.+8      	; 0x98a <MCP2515_request_to_send+0x12>
     982:	8c 2f       	mov	r24, r28
     984:	80 68       	ori	r24, 0x80	; 128
     986:	cc d0       	rcall	.+408    	; 0xb20 <SPI_read_write>
     988:	02 c0       	rjmp	.+4      	; 0x98e <MCP2515_request_to_send+0x16>
     98a:	80 e8       	ldi	r24, 0x80	; 128
     98c:	c9 d0       	rcall	.+402    	; 0xb20 <SPI_read_write>
     98e:	d0 d0       	rcall	.+416    	; 0xb30 <SPI_deactivate_SS>
     990:	cf 91       	pop	r28
     992:	08 95       	ret

00000994 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     994:	1f 93       	push	r17
     996:	cf 93       	push	r28
     998:	df 93       	push	r29
     99a:	18 2f       	mov	r17, r24
     99c:	d6 2f       	mov	r29, r22
     99e:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     9a0:	c5 d0       	rcall	.+394    	; 0xb2c <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     9a2:	85 e0       	ldi	r24, 0x05	; 5
     9a4:	bd d0       	rcall	.+378    	; 0xb20 <SPI_read_write>
	SPI_read_write(address);
     9a6:	81 2f       	mov	r24, r17
     9a8:	bb d0       	rcall	.+374    	; 0xb20 <SPI_read_write>
	SPI_read_write(mask_byte);
     9aa:	8d 2f       	mov	r24, r29
     9ac:	b9 d0       	rcall	.+370    	; 0xb20 <SPI_read_write>
	SPI_read_write(data_byte);
     9ae:	8c 2f       	mov	r24, r28
     9b0:	b7 d0       	rcall	.+366    	; 0xb20 <SPI_read_write>
	SPI_deactivate_SS();
     9b2:	be d0       	rcall	.+380    	; 0xb30 <SPI_deactivate_SS>
     9b4:	df 91       	pop	r29
     9b6:	cf 91       	pop	r28
     9b8:	1f 91       	pop	r17
     9ba:	08 95       	ret

000009bc <main>:
int timer_flag = 0;
int IR_value = 0; 
int last_IR_value = 0; 

int main(void)
{
     9bc:	cf 93       	push	r28
     9be:	df 93       	push	r29
     9c0:	cd b7       	in	r28, 0x3d	; 61
     9c2:	de b7       	in	r29, 0x3e	; 62
     9c4:	2c 97       	sbiw	r28, 0x0c	; 12
     9c6:	0f b6       	in	r0, 0x3f	; 63
     9c8:	f8 94       	cli
     9ca:	de bf       	out	0x3e, r29	; 62
     9cc:	0f be       	out	0x3f, r0	; 63
     9ce:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     9d0:	f8 94       	cli
	UART_init(MYUBRR);
     9d2:	87 e6       	ldi	r24, 0x67	; 103
     9d4:	90 e0       	ldi	r25, 0x00	; 0
     9d6:	9d df       	rcall	.-198    	; 0x912 <UART_init>
	CAN_init();
     9d8:	f7 db       	rcall	.-2066   	; 0x1c8 <CAN_init>
	servo_init();
     9da:	43 df       	rcall	.-378    	; 0x862 <servo_init>
	ADC_init();
     9dc:	31 dd       	rcall	.-1438   	; 0x440 <ADC_init>
	solenoid_init();
     9de:	78 df       	rcall	.-272    	; 0x8d0 <solenoid_init>
	motor_init();
     9e0:	80 de       	rcall	.-768    	; 0x6e2 <motor_init>
	sei();
     9e2:	78 94       	sei
	
	

	
	printf("forbi init\n");
     9e4:	8c e6       	ldi	r24, 0x6C	; 108
     9e6:	92 e0       	ldi	r25, 0x02	; 2
     9e8:	3a d4       	rcall	.+2164   	; 0x125e <puts>
			
			joystick_pos_x = recieve_msg.data[1];
			slider_pos_r = recieve_msg.data[0];
			int solenoid_button = recieve_msg.data[2];
			
			printf("joy_pos_x %d \t ", joystick_pos_x);
     9ea:	0f 2e       	mov	r0, r31
     9ec:	f5 e8       	ldi	r31, 0x85	; 133
     9ee:	cf 2e       	mov	r12, r31
     9f0:	f2 e0       	ldi	r31, 0x02	; 2
     9f2:	df 2e       	mov	r13, r31
     9f4:	f0 2d       	mov	r31, r0
			printf("slider l %d \t", slider_pos_r);
     9f6:	0f 2e       	mov	r0, r31
     9f8:	f5 e9       	ldi	r31, 0x95	; 149
     9fa:	ef 2e       	mov	r14, r31
     9fc:	f2 e0       	ldi	r31, 0x02	; 2
     9fe:	ff 2e       	mov	r15, r31
     a00:	f0 2d       	mov	r31, r0
			printf("Button %d \n ", solenoid_button);
     a02:	03 ea       	ldi	r16, 0xA3	; 163
     a04:	12 e0       	ldi	r17, 0x02	; 2
			motor_drive(motor_PID(slider_pos_r));
			timer_flag = 0;
		}
		IR_value = IR_game_over();
		
		if(IR_value == 1 & last_IR_value==0){
     a06:	77 24       	eor	r7, r7
     a08:	73 94       	inc	r7
			printf("Can melding \n");
			Message msg; 
			msg.length = 1;
     a0a:	aa 24       	eor	r10, r10
     a0c:	a3 94       	inc	r10
     a0e:	b1 2c       	mov	r11, r1
	
	printf("forbi init\n");
	while(1)
	{	
		
		if(rx_int_flag){
     a10:	80 91 d0 02 	lds	r24, 0x02D0
     a14:	88 23       	and	r24, r24
     a16:	91 f1       	breq	.+100    	; 0xa7c <main+0xc0>
			printf("can received \n");
     a18:	87 e7       	ldi	r24, 0x77	; 119
     a1a:	92 e0       	ldi	r25, 0x02	; 2
     a1c:	20 d4       	rcall	.+2112   	; 0x125e <puts>
			
			Message recieve_msg = CAN_recieve();
     a1e:	ce 01       	movw	r24, r28
     a20:	01 96       	adiw	r24, 0x01	; 1
     a22:	6f dc       	rcall	.-1826   	; 0x302 <CAN_recieve>
			
			joystick_pos_x = recieve_msg.data[1];
     a24:	8e 81       	ldd	r24, Y+6	; 0x06
     a26:	80 93 e1 02 	sts	0x02E1, r24
			slider_pos_r = recieve_msg.data[0];
     a2a:	9d 81       	ldd	r25, Y+5	; 0x05
     a2c:	90 93 06 02 	sts	0x0206, r25
			int solenoid_button = recieve_msg.data[2];
     a30:	6f 80       	ldd	r6, Y+7	; 0x07
     a32:	86 2c       	mov	r8, r6
     a34:	91 2c       	mov	r9, r1
			
			printf("joy_pos_x %d \t ", joystick_pos_x);
     a36:	1f 92       	push	r1
     a38:	8f 93       	push	r24
     a3a:	df 92       	push	r13
     a3c:	cf 92       	push	r12
     a3e:	fe d3       	rcall	.+2044   	; 0x123c <printf>
			printf("slider l %d \t", slider_pos_r);
     a40:	80 91 06 02 	lds	r24, 0x0206
     a44:	1f 92       	push	r1
     a46:	8f 93       	push	r24
     a48:	ff 92       	push	r15
     a4a:	ef 92       	push	r14
     a4c:	f7 d3       	rcall	.+2030   	; 0x123c <printf>
			printf("Button %d \n ", solenoid_button);
     a4e:	1f 92       	push	r1
     a50:	6f 92       	push	r6
     a52:	1f 93       	push	r17
     a54:	0f 93       	push	r16
     a56:	f2 d3       	rcall	.+2020   	; 0x123c <printf>
			
			servo_set_pos(joystick_pos_x);
     a58:	80 91 e1 02 	lds	r24, 0x02E1
     a5c:	09 df       	rcall	.-494    	; 0x870 <servo_set_pos>
			
			if (solenoid_button == 2){
     a5e:	0f b6       	in	r0, 0x3f	; 63
     a60:	f8 94       	cli
     a62:	de bf       	out	0x3e, r29	; 62
     a64:	0f be       	out	0x3f, r0	; 63
     a66:	cd bf       	out	0x3d, r28	; 61
     a68:	92 e0       	ldi	r25, 0x02	; 2
     a6a:	89 16       	cp	r8, r25
     a6c:	91 04       	cpc	r9, r1
     a6e:	21 f4       	brne	.+8      	; 0xa78 <main+0xbc>
				printf("shoot\n");
     a70:	80 eb       	ldi	r24, 0xB0	; 176
     a72:	92 e0       	ldi	r25, 0x02	; 2
     a74:	f4 d3       	rcall	.+2024   	; 0x125e <puts>
				solenoid_shoot();
     a76:	2f df       	rcall	.-418    	; 0x8d6 <solenoid_shoot>
				solenoid_button = 0;
			}
			rx_int_flag = 0; 
     a78:	10 92 d0 02 	sts	0x02D0, r1
		}
		
		if(timer_flag == 1){
     a7c:	80 91 ce 02 	lds	r24, 0x02CE
     a80:	90 91 cf 02 	lds	r25, 0x02CF
     a84:	01 97       	sbiw	r24, 0x01	; 1
     a86:	49 f4       	brne	.+18     	; 0xa9a <main+0xde>
			motor_drive(motor_PID(slider_pos_r));
     a88:	80 91 06 02 	lds	r24, 0x0206
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	5f de       	rcall	.-834    	; 0x74e <motor_PID>
     a90:	67 dd       	rcall	.-1330   	; 0x560 <motor_drive>
			timer_flag = 0;
     a92:	10 92 cf 02 	sts	0x02CF, r1
     a96:	10 92 ce 02 	sts	0x02CE, r1
		}
		IR_value = IR_game_over();
     a9a:	48 dd       	rcall	.-1392   	; 0x52c <IR_game_over>
     a9c:	90 93 cd 02 	sts	0x02CD, r25
     aa0:	80 93 cc 02 	sts	0x02CC, r24
		
		if(IR_value == 1 & last_IR_value==0){
     aa4:	27 2d       	mov	r18, r7
     aa6:	01 97       	sbiw	r24, 0x01	; 1
     aa8:	09 f0       	breq	.+2      	; 0xaac <main+0xf0>
     aaa:	20 e0       	ldi	r18, 0x00	; 0
     aac:	22 23       	and	r18, r18
     aae:	e9 f0       	breq	.+58     	; 0xaea <main+0x12e>
     ab0:	27 2d       	mov	r18, r7
     ab2:	80 91 ca 02 	lds	r24, 0x02CA
     ab6:	90 91 cb 02 	lds	r25, 0x02CB
     aba:	89 2b       	or	r24, r25
     abc:	09 f0       	breq	.+2      	; 0xac0 <main+0x104>
     abe:	20 e0       	ldi	r18, 0x00	; 0
     ac0:	22 23       	and	r18, r18
     ac2:	99 f0       	breq	.+38     	; 0xaea <main+0x12e>
			printf("Can melding \n");
     ac4:	86 eb       	ldi	r24, 0xB6	; 182
     ac6:	92 e0       	ldi	r25, 0x02	; 2
     ac8:	ca d3       	rcall	.+1940   	; 0x125e <puts>
			Message msg; 
			msg.length = 1;
     aca:	bc 82       	std	Y+4, r11	; 0x04
     acc:	ab 82       	std	Y+3, r10	; 0x03
			msg.data[0] = 1;
     ace:	7d 82       	std	Y+5, r7	; 0x05
			msg.ID = 0;
     ad0:	1a 82       	std	Y+2, r1	; 0x02
     ad2:	19 82       	std	Y+1, r1	; 0x01
			CAN_send(&msg);
     ad4:	ce 01       	movw	r24, r28
     ad6:	01 96       	adiw	r24, 0x01	; 1
     ad8:	cd db       	rcall	.-2150   	; 0x274 <CAN_send>
			IR_value = 0;
     ada:	10 92 cd 02 	sts	0x02CD, r1
     ade:	10 92 cc 02 	sts	0x02CC, r1
			last_IR_value = IR_value; 
     ae2:	10 92 cb 02 	sts	0x02CB, r1
     ae6:	10 92 ca 02 	sts	0x02CA, r1
     aea:	8f e9       	ldi	r24, 0x9F	; 159
     aec:	9f e0       	ldi	r25, 0x0F	; 15
     aee:	01 97       	sbiw	r24, 0x01	; 1
     af0:	f1 f7       	brne	.-4      	; 0xaee <main+0x132>
     af2:	00 c0       	rjmp	.+0      	; 0xaf4 <main+0x138>
     af4:	00 00       	nop
     af6:	8c cf       	rjmp	.-232    	; 0xa10 <main+0x54>

00000af8 <__vector_35>:
	}
	return 0;
}


ISR(TIMER3_OVF_vect){
     af8:	1f 92       	push	r1
     afa:	0f 92       	push	r0
     afc:	0f b6       	in	r0, 0x3f	; 63
     afe:	0f 92       	push	r0
     b00:	11 24       	eor	r1, r1
     b02:	8f 93       	push	r24
     b04:	9f 93       	push	r25
	timer_flag = 1;
     b06:	81 e0       	ldi	r24, 0x01	; 1
     b08:	90 e0       	ldi	r25, 0x00	; 0
     b0a:	90 93 cf 02 	sts	0x02CF, r25
     b0e:	80 93 ce 02 	sts	0x02CE, r24
     b12:	9f 91       	pop	r25
     b14:	8f 91       	pop	r24
     b16:	0f 90       	pop	r0
     b18:	0f be       	out	0x3f, r0	; 63
     b1a:	0f 90       	pop	r0
     b1c:	1f 90       	pop	r1
     b1e:	18 95       	reti

00000b20 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     b20:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     b22:	0d b4       	in	r0, 0x2d	; 45
     b24:	07 fe       	sbrs	r0, 7
     b26:	fd cf       	rjmp	.-6      	; 0xb22 <SPI_read_write+0x2>
	
	return SPDR;
     b28:	8e b5       	in	r24, 0x2e	; 46
}
     b2a:	08 95       	ret

00000b2c <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     b2c:	2f 98       	cbi	0x05, 7	; 5
     b2e:	08 95       	ret

00000b30 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     b30:	2f 9a       	sbi	0x05, 7	; 5
     b32:	08 95       	ret

00000b34 <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     b34:	8c b5       	in	r24, 0x2c	; 44
     b36:	80 61       	ori	r24, 0x10	; 16
     b38:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     b3a:	8c b5       	in	r24, 0x2c	; 44
     b3c:	81 60       	ori	r24, 0x01	; 1
     b3e:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     b40:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     b42:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     b44:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     b46:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     b48:	8c b5       	in	r24, 0x2c	; 44
     b4a:	80 64       	ori	r24, 0x40	; 64
     b4c:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     b4e:	f0 cf       	rjmp	.-32     	; 0xb30 <SPI_deactivate_SS>
     b50:	08 95       	ret

00000b52 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     b52:	e0 e8       	ldi	r30, 0x80	; 128
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	80 68       	ori	r24, 0x80	; 128
     b5a:	80 83       	st	Z, r24
     b5c:	80 81       	ld	r24, Z
     b5e:	8f 7b       	andi	r24, 0xBF	; 191
     b60:	80 83       	st	Z, r24
     b62:	80 81       	ld	r24, Z
     b64:	82 60       	ori	r24, 0x02	; 2
     b66:	80 83       	st	Z, r24
     b68:	80 81       	ld	r24, Z
     b6a:	8e 7f       	andi	r24, 0xFE	; 254
     b6c:	80 83       	st	Z, r24
     b6e:	e1 e8       	ldi	r30, 0x81	; 129
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	88 60       	ori	r24, 0x08	; 8
     b76:	80 83       	st	Z, r24
     b78:	80 81       	ld	r24, Z
     b7a:	80 61       	ori	r24, 0x10	; 16
     b7c:	80 83       	st	Z, r24
     b7e:	80 81       	ld	r24, Z
     b80:	84 60       	ori	r24, 0x04	; 4
     b82:	80 83       	st	Z, r24
     b84:	80 81       	ld	r24, Z
     b86:	8d 7f       	andi	r24, 0xFD	; 253
     b88:	80 83       	st	Z, r24
     b8a:	80 81       	ld	r24, Z
     b8c:	8e 7f       	andi	r24, 0xFE	; 254
     b8e:	80 83       	st	Z, r24
     b90:	25 9a       	sbi	0x04, 5	; 4
     b92:	81 ee       	ldi	r24, 0xE1	; 225
     b94:	94 e0       	ldi	r25, 0x04	; 4
     b96:	90 93 87 00 	sts	0x0087, r25
     b9a:	80 93 86 00 	sts	0x0086, r24
     b9e:	08 95       	ret

00000ba0 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     ba0:	cf 92       	push	r12
     ba2:	df 92       	push	r13
     ba4:	ef 92       	push	r14
     ba6:	ff 92       	push	r15
     ba8:	cf 93       	push	r28
     baa:	6b 01       	movw	r12, r22
     bac:	7c 01       	movw	r14, r24
	cli();
     bae:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     bb0:	c1 e0       	ldi	r28, 0x01	; 1
     bb2:	2a ef       	ldi	r18, 0xFA	; 250
     bb4:	3d ee       	ldi	r19, 0xED	; 237
     bb6:	4b e6       	ldi	r20, 0x6B	; 107
     bb8:	5a e3       	ldi	r21, 0x3A	; 58
     bba:	89 d2       	rcall	.+1298   	; 0x10ce <__gesf2>
     bbc:	18 16       	cp	r1, r24
     bbe:	0c f0       	brlt	.+2      	; 0xbc2 <pwm_set_pulse_width+0x22>
     bc0:	c0 e0       	ldi	r28, 0x00	; 0
     bc2:	cc 23       	and	r28, r28
     bc4:	d1 f0       	breq	.+52     	; 0xbfa <pwm_set_pulse_width+0x5a>
     bc6:	27 e2       	ldi	r18, 0x27	; 39
     bc8:	30 ea       	ldi	r19, 0xA0	; 160
     bca:	49 e0       	ldi	r20, 0x09	; 9
     bcc:	5b e3       	ldi	r21, 0x3B	; 59
     bce:	c7 01       	movw	r24, r14
     bd0:	b6 01       	movw	r22, r12
     bd2:	2e d1       	rcall	.+604    	; 0xe30 <__cmpsf2>
     bd4:	88 23       	and	r24, r24
     bd6:	8c f4       	brge	.+34     	; 0xbfa <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     bd8:	20 e0       	ldi	r18, 0x00	; 0
     bda:	34 e2       	ldi	r19, 0x24	; 36
     bdc:	44 e7       	ldi	r20, 0x74	; 116
     bde:	57 e4       	ldi	r21, 0x47	; 71
     be0:	c7 01       	movw	r24, r14
     be2:	b6 01       	movw	r22, r12
     be4:	78 d2       	rcall	.+1264   	; 0x10d6 <__mulsf3>
     be6:	20 e0       	ldi	r18, 0x00	; 0
     be8:	30 e0       	ldi	r19, 0x00	; 0
     bea:	40 e0       	ldi	r20, 0x00	; 0
     bec:	5f e3       	ldi	r21, 0x3F	; 63
     bee:	bb d0       	rcall	.+374    	; 0xd66 <__subsf3>
     bf0:	90 d1       	rcall	.+800    	; 0xf12 <__fixunssfsi>
		OCR1A = pulse;
     bf2:	70 93 89 00 	sts	0x0089, r23
     bf6:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     bfa:	78 94       	sei
}
     bfc:	cf 91       	pop	r28
     bfe:	ff 90       	pop	r15
     c00:	ef 90       	pop	r14
     c02:	df 90       	pop	r13
     c04:	cf 90       	pop	r12
     c06:	08 95       	ret

00000c08 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     c08:	8c e0       	ldi	r24, 0x0C	; 12
     c0a:	80 93 b8 00 	sts	0x00B8, r24
     c0e:	8f ef       	ldi	r24, 0xFF	; 255
     c10:	80 93 bb 00 	sts	0x00BB, r24
     c14:	84 e0       	ldi	r24, 0x04	; 4
     c16:	80 93 bc 00 	sts	0x00BC, r24
     c1a:	08 95       	ret

00000c1c <TWI_Start_Transceiver_With_Data>:
     c1c:	ec eb       	ldi	r30, 0xBC	; 188
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	20 81       	ld	r18, Z
     c22:	20 fd       	sbrc	r18, 0
     c24:	fd cf       	rjmp	.-6      	; 0xc20 <TWI_Start_Transceiver_With_Data+0x4>
     c26:	60 93 d3 02 	sts	0x02D3, r22
     c2a:	fc 01       	movw	r30, r24
     c2c:	20 81       	ld	r18, Z
     c2e:	20 93 d4 02 	sts	0x02D4, r18
     c32:	20 fd       	sbrc	r18, 0
     c34:	0c c0       	rjmp	.+24     	; 0xc4e <TWI_Start_Transceiver_With_Data+0x32>
     c36:	62 30       	cpi	r22, 0x02	; 2
     c38:	50 f0       	brcs	.+20     	; 0xc4e <TWI_Start_Transceiver_With_Data+0x32>
     c3a:	dc 01       	movw	r26, r24
     c3c:	11 96       	adiw	r26, 0x01	; 1
     c3e:	e5 ed       	ldi	r30, 0xD5	; 213
     c40:	f2 e0       	ldi	r31, 0x02	; 2
     c42:	81 e0       	ldi	r24, 0x01	; 1
     c44:	9d 91       	ld	r25, X+
     c46:	91 93       	st	Z+, r25
     c48:	8f 5f       	subi	r24, 0xFF	; 255
     c4a:	86 13       	cpse	r24, r22
     c4c:	fb cf       	rjmp	.-10     	; 0xc44 <TWI_Start_Transceiver_With_Data+0x28>
     c4e:	10 92 d2 02 	sts	0x02D2, r1
     c52:	88 ef       	ldi	r24, 0xF8	; 248
     c54:	80 93 07 02 	sts	0x0207, r24
     c58:	85 ea       	ldi	r24, 0xA5	; 165
     c5a:	80 93 bc 00 	sts	0x00BC, r24
     c5e:	08 95       	ret

00000c60 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     c60:	1f 92       	push	r1
     c62:	0f 92       	push	r0
     c64:	0f b6       	in	r0, 0x3f	; 63
     c66:	0f 92       	push	r0
     c68:	11 24       	eor	r1, r1
     c6a:	0b b6       	in	r0, 0x3b	; 59
     c6c:	0f 92       	push	r0
     c6e:	2f 93       	push	r18
     c70:	3f 93       	push	r19
     c72:	8f 93       	push	r24
     c74:	9f 93       	push	r25
     c76:	af 93       	push	r26
     c78:	bf 93       	push	r27
     c7a:	ef 93       	push	r30
     c7c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     c7e:	80 91 b9 00 	lds	r24, 0x00B9
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	fc 01       	movw	r30, r24
     c86:	38 97       	sbiw	r30, 0x08	; 8
     c88:	e1 35       	cpi	r30, 0x51	; 81
     c8a:	f1 05       	cpc	r31, r1
     c8c:	08 f0       	brcs	.+2      	; 0xc90 <__vector_39+0x30>
     c8e:	55 c0       	rjmp	.+170    	; 0xd3a <__vector_39+0xda>
     c90:	ee 58       	subi	r30, 0x8E	; 142
     c92:	ff 4f       	sbci	r31, 0xFF	; 255
     c94:	83 c2       	rjmp	.+1286   	; 0x119c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c96:	10 92 d1 02 	sts	0x02D1, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     c9a:	e0 91 d1 02 	lds	r30, 0x02D1
     c9e:	80 91 d3 02 	lds	r24, 0x02D3
     ca2:	e8 17       	cp	r30, r24
     ca4:	70 f4       	brcc	.+28     	; 0xcc2 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	8e 0f       	add	r24, r30
     caa:	80 93 d1 02 	sts	0x02D1, r24
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	ec 52       	subi	r30, 0x2C	; 44
     cb2:	fd 4f       	sbci	r31, 0xFD	; 253
     cb4:	80 81       	ld	r24, Z
     cb6:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cba:	85 e8       	ldi	r24, 0x85	; 133
     cbc:	80 93 bc 00 	sts	0x00BC, r24
     cc0:	43 c0       	rjmp	.+134    	; 0xd48 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     cc2:	80 91 d2 02 	lds	r24, 0x02D2
     cc6:	81 60       	ori	r24, 0x01	; 1
     cc8:	80 93 d2 02 	sts	0x02D2, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ccc:	84 e9       	ldi	r24, 0x94	; 148
     cce:	80 93 bc 00 	sts	0x00BC, r24
     cd2:	3a c0       	rjmp	.+116    	; 0xd48 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     cd4:	e0 91 d1 02 	lds	r30, 0x02D1
     cd8:	81 e0       	ldi	r24, 0x01	; 1
     cda:	8e 0f       	add	r24, r30
     cdc:	80 93 d1 02 	sts	0x02D1, r24
     ce0:	80 91 bb 00 	lds	r24, 0x00BB
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	ec 52       	subi	r30, 0x2C	; 44
     ce8:	fd 4f       	sbci	r31, 0xFD	; 253
     cea:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     cec:	20 91 d1 02 	lds	r18, 0x02D1
     cf0:	30 e0       	ldi	r19, 0x00	; 0
     cf2:	80 91 d3 02 	lds	r24, 0x02D3
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	01 97       	sbiw	r24, 0x01	; 1
     cfa:	28 17       	cp	r18, r24
     cfc:	39 07       	cpc	r19, r25
     cfe:	24 f4       	brge	.+8      	; 0xd08 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d00:	85 ec       	ldi	r24, 0xC5	; 197
     d02:	80 93 bc 00 	sts	0x00BC, r24
     d06:	20 c0       	rjmp	.+64     	; 0xd48 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d08:	85 e8       	ldi	r24, 0x85	; 133
     d0a:	80 93 bc 00 	sts	0x00BC, r24
     d0e:	1c c0       	rjmp	.+56     	; 0xd48 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     d10:	80 91 bb 00 	lds	r24, 0x00BB
     d14:	e0 91 d1 02 	lds	r30, 0x02D1
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	ec 52       	subi	r30, 0x2C	; 44
     d1c:	fd 4f       	sbci	r31, 0xFD	; 253
     d1e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     d20:	80 91 d2 02 	lds	r24, 0x02D2
     d24:	81 60       	ori	r24, 0x01	; 1
     d26:	80 93 d2 02 	sts	0x02D2, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d2a:	84 e9       	ldi	r24, 0x94	; 148
     d2c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     d30:	0b c0       	rjmp	.+22     	; 0xd48 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d32:	85 ea       	ldi	r24, 0xA5	; 165
     d34:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     d38:	07 c0       	rjmp	.+14     	; 0xd48 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     d3a:	80 91 b9 00 	lds	r24, 0x00B9
     d3e:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     d42:	84 e0       	ldi	r24, 0x04	; 4
     d44:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     d48:	ff 91       	pop	r31
     d4a:	ef 91       	pop	r30
     d4c:	bf 91       	pop	r27
     d4e:	af 91       	pop	r26
     d50:	9f 91       	pop	r25
     d52:	8f 91       	pop	r24
     d54:	3f 91       	pop	r19
     d56:	2f 91       	pop	r18
     d58:	0f 90       	pop	r0
     d5a:	0b be       	out	0x3b, r0	; 59
     d5c:	0f 90       	pop	r0
     d5e:	0f be       	out	0x3f, r0	; 63
     d60:	0f 90       	pop	r0
     d62:	1f 90       	pop	r1
     d64:	18 95       	reti

00000d66 <__subsf3>:
     d66:	50 58       	subi	r21, 0x80	; 128

00000d68 <__addsf3>:
     d68:	bb 27       	eor	r27, r27
     d6a:	aa 27       	eor	r26, r26
     d6c:	0e d0       	rcall	.+28     	; 0xd8a <__addsf3x>
     d6e:	75 c1       	rjmp	.+746    	; 0x105a <__fp_round>
     d70:	66 d1       	rcall	.+716    	; 0x103e <__fp_pscA>
     d72:	30 f0       	brcs	.+12     	; 0xd80 <__addsf3+0x18>
     d74:	6b d1       	rcall	.+726    	; 0x104c <__fp_pscB>
     d76:	20 f0       	brcs	.+8      	; 0xd80 <__addsf3+0x18>
     d78:	31 f4       	brne	.+12     	; 0xd86 <__addsf3+0x1e>
     d7a:	9f 3f       	cpi	r25, 0xFF	; 255
     d7c:	11 f4       	brne	.+4      	; 0xd82 <__addsf3+0x1a>
     d7e:	1e f4       	brtc	.+6      	; 0xd86 <__addsf3+0x1e>
     d80:	5b c1       	rjmp	.+694    	; 0x1038 <__fp_nan>
     d82:	0e f4       	brtc	.+2      	; 0xd86 <__addsf3+0x1e>
     d84:	e0 95       	com	r30
     d86:	e7 fb       	bst	r30, 7
     d88:	51 c1       	rjmp	.+674    	; 0x102c <__fp_inf>

00000d8a <__addsf3x>:
     d8a:	e9 2f       	mov	r30, r25
     d8c:	77 d1       	rcall	.+750    	; 0x107c <__fp_split3>
     d8e:	80 f3       	brcs	.-32     	; 0xd70 <__addsf3+0x8>
     d90:	ba 17       	cp	r27, r26
     d92:	62 07       	cpc	r22, r18
     d94:	73 07       	cpc	r23, r19
     d96:	84 07       	cpc	r24, r20
     d98:	95 07       	cpc	r25, r21
     d9a:	18 f0       	brcs	.+6      	; 0xda2 <__addsf3x+0x18>
     d9c:	71 f4       	brne	.+28     	; 0xdba <__addsf3x+0x30>
     d9e:	9e f5       	brtc	.+102    	; 0xe06 <__addsf3x+0x7c>
     da0:	8f c1       	rjmp	.+798    	; 0x10c0 <__fp_zero>
     da2:	0e f4       	brtc	.+2      	; 0xda6 <__addsf3x+0x1c>
     da4:	e0 95       	com	r30
     da6:	0b 2e       	mov	r0, r27
     da8:	ba 2f       	mov	r27, r26
     daa:	a0 2d       	mov	r26, r0
     dac:	0b 01       	movw	r0, r22
     dae:	b9 01       	movw	r22, r18
     db0:	90 01       	movw	r18, r0
     db2:	0c 01       	movw	r0, r24
     db4:	ca 01       	movw	r24, r20
     db6:	a0 01       	movw	r20, r0
     db8:	11 24       	eor	r1, r1
     dba:	ff 27       	eor	r31, r31
     dbc:	59 1b       	sub	r21, r25
     dbe:	99 f0       	breq	.+38     	; 0xde6 <__addsf3x+0x5c>
     dc0:	59 3f       	cpi	r21, 0xF9	; 249
     dc2:	50 f4       	brcc	.+20     	; 0xdd8 <__addsf3x+0x4e>
     dc4:	50 3e       	cpi	r21, 0xE0	; 224
     dc6:	68 f1       	brcs	.+90     	; 0xe22 <__addsf3x+0x98>
     dc8:	1a 16       	cp	r1, r26
     dca:	f0 40       	sbci	r31, 0x00	; 0
     dcc:	a2 2f       	mov	r26, r18
     dce:	23 2f       	mov	r18, r19
     dd0:	34 2f       	mov	r19, r20
     dd2:	44 27       	eor	r20, r20
     dd4:	58 5f       	subi	r21, 0xF8	; 248
     dd6:	f3 cf       	rjmp	.-26     	; 0xdbe <__addsf3x+0x34>
     dd8:	46 95       	lsr	r20
     dda:	37 95       	ror	r19
     ddc:	27 95       	ror	r18
     dde:	a7 95       	ror	r26
     de0:	f0 40       	sbci	r31, 0x00	; 0
     de2:	53 95       	inc	r21
     de4:	c9 f7       	brne	.-14     	; 0xdd8 <__addsf3x+0x4e>
     de6:	7e f4       	brtc	.+30     	; 0xe06 <__addsf3x+0x7c>
     de8:	1f 16       	cp	r1, r31
     dea:	ba 0b       	sbc	r27, r26
     dec:	62 0b       	sbc	r22, r18
     dee:	73 0b       	sbc	r23, r19
     df0:	84 0b       	sbc	r24, r20
     df2:	ba f0       	brmi	.+46     	; 0xe22 <__addsf3x+0x98>
     df4:	91 50       	subi	r25, 0x01	; 1
     df6:	a1 f0       	breq	.+40     	; 0xe20 <__addsf3x+0x96>
     df8:	ff 0f       	add	r31, r31
     dfa:	bb 1f       	adc	r27, r27
     dfc:	66 1f       	adc	r22, r22
     dfe:	77 1f       	adc	r23, r23
     e00:	88 1f       	adc	r24, r24
     e02:	c2 f7       	brpl	.-16     	; 0xdf4 <__addsf3x+0x6a>
     e04:	0e c0       	rjmp	.+28     	; 0xe22 <__addsf3x+0x98>
     e06:	ba 0f       	add	r27, r26
     e08:	62 1f       	adc	r22, r18
     e0a:	73 1f       	adc	r23, r19
     e0c:	84 1f       	adc	r24, r20
     e0e:	48 f4       	brcc	.+18     	; 0xe22 <__addsf3x+0x98>
     e10:	87 95       	ror	r24
     e12:	77 95       	ror	r23
     e14:	67 95       	ror	r22
     e16:	b7 95       	ror	r27
     e18:	f7 95       	ror	r31
     e1a:	9e 3f       	cpi	r25, 0xFE	; 254
     e1c:	08 f0       	brcs	.+2      	; 0xe20 <__addsf3x+0x96>
     e1e:	b3 cf       	rjmp	.-154    	; 0xd86 <__addsf3+0x1e>
     e20:	93 95       	inc	r25
     e22:	88 0f       	add	r24, r24
     e24:	08 f0       	brcs	.+2      	; 0xe28 <__addsf3x+0x9e>
     e26:	99 27       	eor	r25, r25
     e28:	ee 0f       	add	r30, r30
     e2a:	97 95       	ror	r25
     e2c:	87 95       	ror	r24
     e2e:	08 95       	ret

00000e30 <__cmpsf2>:
     e30:	d9 d0       	rcall	.+434    	; 0xfe4 <__fp_cmp>
     e32:	08 f4       	brcc	.+2      	; 0xe36 <__cmpsf2+0x6>
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	08 95       	ret

00000e38 <__divsf3>:
     e38:	0c d0       	rcall	.+24     	; 0xe52 <__divsf3x>
     e3a:	0f c1       	rjmp	.+542    	; 0x105a <__fp_round>
     e3c:	07 d1       	rcall	.+526    	; 0x104c <__fp_pscB>
     e3e:	40 f0       	brcs	.+16     	; 0xe50 <__divsf3+0x18>
     e40:	fe d0       	rcall	.+508    	; 0x103e <__fp_pscA>
     e42:	30 f0       	brcs	.+12     	; 0xe50 <__divsf3+0x18>
     e44:	21 f4       	brne	.+8      	; 0xe4e <__divsf3+0x16>
     e46:	5f 3f       	cpi	r21, 0xFF	; 255
     e48:	19 f0       	breq	.+6      	; 0xe50 <__divsf3+0x18>
     e4a:	f0 c0       	rjmp	.+480    	; 0x102c <__fp_inf>
     e4c:	51 11       	cpse	r21, r1
     e4e:	39 c1       	rjmp	.+626    	; 0x10c2 <__fp_szero>
     e50:	f3 c0       	rjmp	.+486    	; 0x1038 <__fp_nan>

00000e52 <__divsf3x>:
     e52:	14 d1       	rcall	.+552    	; 0x107c <__fp_split3>
     e54:	98 f3       	brcs	.-26     	; 0xe3c <__divsf3+0x4>

00000e56 <__divsf3_pse>:
     e56:	99 23       	and	r25, r25
     e58:	c9 f3       	breq	.-14     	; 0xe4c <__divsf3+0x14>
     e5a:	55 23       	and	r21, r21
     e5c:	b1 f3       	breq	.-20     	; 0xe4a <__divsf3+0x12>
     e5e:	95 1b       	sub	r25, r21
     e60:	55 0b       	sbc	r21, r21
     e62:	bb 27       	eor	r27, r27
     e64:	aa 27       	eor	r26, r26
     e66:	62 17       	cp	r22, r18
     e68:	73 07       	cpc	r23, r19
     e6a:	84 07       	cpc	r24, r20
     e6c:	38 f0       	brcs	.+14     	; 0xe7c <__divsf3_pse+0x26>
     e6e:	9f 5f       	subi	r25, 0xFF	; 255
     e70:	5f 4f       	sbci	r21, 0xFF	; 255
     e72:	22 0f       	add	r18, r18
     e74:	33 1f       	adc	r19, r19
     e76:	44 1f       	adc	r20, r20
     e78:	aa 1f       	adc	r26, r26
     e7a:	a9 f3       	breq	.-22     	; 0xe66 <__divsf3_pse+0x10>
     e7c:	33 d0       	rcall	.+102    	; 0xee4 <__divsf3_pse+0x8e>
     e7e:	0e 2e       	mov	r0, r30
     e80:	3a f0       	brmi	.+14     	; 0xe90 <__divsf3_pse+0x3a>
     e82:	e0 e8       	ldi	r30, 0x80	; 128
     e84:	30 d0       	rcall	.+96     	; 0xee6 <__divsf3_pse+0x90>
     e86:	91 50       	subi	r25, 0x01	; 1
     e88:	50 40       	sbci	r21, 0x00	; 0
     e8a:	e6 95       	lsr	r30
     e8c:	00 1c       	adc	r0, r0
     e8e:	ca f7       	brpl	.-14     	; 0xe82 <__divsf3_pse+0x2c>
     e90:	29 d0       	rcall	.+82     	; 0xee4 <__divsf3_pse+0x8e>
     e92:	fe 2f       	mov	r31, r30
     e94:	27 d0       	rcall	.+78     	; 0xee4 <__divsf3_pse+0x8e>
     e96:	66 0f       	add	r22, r22
     e98:	77 1f       	adc	r23, r23
     e9a:	88 1f       	adc	r24, r24
     e9c:	bb 1f       	adc	r27, r27
     e9e:	26 17       	cp	r18, r22
     ea0:	37 07       	cpc	r19, r23
     ea2:	48 07       	cpc	r20, r24
     ea4:	ab 07       	cpc	r26, r27
     ea6:	b0 e8       	ldi	r27, 0x80	; 128
     ea8:	09 f0       	breq	.+2      	; 0xeac <__divsf3_pse+0x56>
     eaa:	bb 0b       	sbc	r27, r27
     eac:	80 2d       	mov	r24, r0
     eae:	bf 01       	movw	r22, r30
     eb0:	ff 27       	eor	r31, r31
     eb2:	93 58       	subi	r25, 0x83	; 131
     eb4:	5f 4f       	sbci	r21, 0xFF	; 255
     eb6:	2a f0       	brmi	.+10     	; 0xec2 <__divsf3_pse+0x6c>
     eb8:	9e 3f       	cpi	r25, 0xFE	; 254
     eba:	51 05       	cpc	r21, r1
     ebc:	68 f0       	brcs	.+26     	; 0xed8 <__divsf3_pse+0x82>
     ebe:	b6 c0       	rjmp	.+364    	; 0x102c <__fp_inf>
     ec0:	00 c1       	rjmp	.+512    	; 0x10c2 <__fp_szero>
     ec2:	5f 3f       	cpi	r21, 0xFF	; 255
     ec4:	ec f3       	brlt	.-6      	; 0xec0 <__divsf3_pse+0x6a>
     ec6:	98 3e       	cpi	r25, 0xE8	; 232
     ec8:	dc f3       	brlt	.-10     	; 0xec0 <__divsf3_pse+0x6a>
     eca:	86 95       	lsr	r24
     ecc:	77 95       	ror	r23
     ece:	67 95       	ror	r22
     ed0:	b7 95       	ror	r27
     ed2:	f7 95       	ror	r31
     ed4:	9f 5f       	subi	r25, 0xFF	; 255
     ed6:	c9 f7       	brne	.-14     	; 0xeca <__divsf3_pse+0x74>
     ed8:	88 0f       	add	r24, r24
     eda:	91 1d       	adc	r25, r1
     edc:	96 95       	lsr	r25
     ede:	87 95       	ror	r24
     ee0:	97 f9       	bld	r25, 7
     ee2:	08 95       	ret
     ee4:	e1 e0       	ldi	r30, 0x01	; 1
     ee6:	66 0f       	add	r22, r22
     ee8:	77 1f       	adc	r23, r23
     eea:	88 1f       	adc	r24, r24
     eec:	bb 1f       	adc	r27, r27
     eee:	62 17       	cp	r22, r18
     ef0:	73 07       	cpc	r23, r19
     ef2:	84 07       	cpc	r24, r20
     ef4:	ba 07       	cpc	r27, r26
     ef6:	20 f0       	brcs	.+8      	; 0xf00 <__divsf3_pse+0xaa>
     ef8:	62 1b       	sub	r22, r18
     efa:	73 0b       	sbc	r23, r19
     efc:	84 0b       	sbc	r24, r20
     efe:	ba 0b       	sbc	r27, r26
     f00:	ee 1f       	adc	r30, r30
     f02:	88 f7       	brcc	.-30     	; 0xee6 <__divsf3_pse+0x90>
     f04:	e0 95       	com	r30
     f06:	08 95       	ret

00000f08 <__fixsfsi>:
     f08:	04 d0       	rcall	.+8      	; 0xf12 <__fixunssfsi>
     f0a:	68 94       	set
     f0c:	b1 11       	cpse	r27, r1
     f0e:	d9 c0       	rjmp	.+434    	; 0x10c2 <__fp_szero>
     f10:	08 95       	ret

00000f12 <__fixunssfsi>:
     f12:	bc d0       	rcall	.+376    	; 0x108c <__fp_splitA>
     f14:	88 f0       	brcs	.+34     	; 0xf38 <__fixunssfsi+0x26>
     f16:	9f 57       	subi	r25, 0x7F	; 127
     f18:	90 f0       	brcs	.+36     	; 0xf3e <__fixunssfsi+0x2c>
     f1a:	b9 2f       	mov	r27, r25
     f1c:	99 27       	eor	r25, r25
     f1e:	b7 51       	subi	r27, 0x17	; 23
     f20:	a0 f0       	brcs	.+40     	; 0xf4a <__fixunssfsi+0x38>
     f22:	d1 f0       	breq	.+52     	; 0xf58 <__fixunssfsi+0x46>
     f24:	66 0f       	add	r22, r22
     f26:	77 1f       	adc	r23, r23
     f28:	88 1f       	adc	r24, r24
     f2a:	99 1f       	adc	r25, r25
     f2c:	1a f0       	brmi	.+6      	; 0xf34 <__fixunssfsi+0x22>
     f2e:	ba 95       	dec	r27
     f30:	c9 f7       	brne	.-14     	; 0xf24 <__fixunssfsi+0x12>
     f32:	12 c0       	rjmp	.+36     	; 0xf58 <__fixunssfsi+0x46>
     f34:	b1 30       	cpi	r27, 0x01	; 1
     f36:	81 f0       	breq	.+32     	; 0xf58 <__fixunssfsi+0x46>
     f38:	c3 d0       	rcall	.+390    	; 0x10c0 <__fp_zero>
     f3a:	b1 e0       	ldi	r27, 0x01	; 1
     f3c:	08 95       	ret
     f3e:	c0 c0       	rjmp	.+384    	; 0x10c0 <__fp_zero>
     f40:	67 2f       	mov	r22, r23
     f42:	78 2f       	mov	r23, r24
     f44:	88 27       	eor	r24, r24
     f46:	b8 5f       	subi	r27, 0xF8	; 248
     f48:	39 f0       	breq	.+14     	; 0xf58 <__fixunssfsi+0x46>
     f4a:	b9 3f       	cpi	r27, 0xF9	; 249
     f4c:	cc f3       	brlt	.-14     	; 0xf40 <__fixunssfsi+0x2e>
     f4e:	86 95       	lsr	r24
     f50:	77 95       	ror	r23
     f52:	67 95       	ror	r22
     f54:	b3 95       	inc	r27
     f56:	d9 f7       	brne	.-10     	; 0xf4e <__fixunssfsi+0x3c>
     f58:	3e f4       	brtc	.+14     	; 0xf68 <__fixunssfsi+0x56>
     f5a:	90 95       	com	r25
     f5c:	80 95       	com	r24
     f5e:	70 95       	com	r23
     f60:	61 95       	neg	r22
     f62:	7f 4f       	sbci	r23, 0xFF	; 255
     f64:	8f 4f       	sbci	r24, 0xFF	; 255
     f66:	9f 4f       	sbci	r25, 0xFF	; 255
     f68:	08 95       	ret

00000f6a <__floatunsisf>:
     f6a:	e8 94       	clt
     f6c:	09 c0       	rjmp	.+18     	; 0xf80 <__floatsisf+0x12>

00000f6e <__floatsisf>:
     f6e:	97 fb       	bst	r25, 7
     f70:	3e f4       	brtc	.+14     	; 0xf80 <__floatsisf+0x12>
     f72:	90 95       	com	r25
     f74:	80 95       	com	r24
     f76:	70 95       	com	r23
     f78:	61 95       	neg	r22
     f7a:	7f 4f       	sbci	r23, 0xFF	; 255
     f7c:	8f 4f       	sbci	r24, 0xFF	; 255
     f7e:	9f 4f       	sbci	r25, 0xFF	; 255
     f80:	99 23       	and	r25, r25
     f82:	a9 f0       	breq	.+42     	; 0xfae <__floatsisf+0x40>
     f84:	f9 2f       	mov	r31, r25
     f86:	96 e9       	ldi	r25, 0x96	; 150
     f88:	bb 27       	eor	r27, r27
     f8a:	93 95       	inc	r25
     f8c:	f6 95       	lsr	r31
     f8e:	87 95       	ror	r24
     f90:	77 95       	ror	r23
     f92:	67 95       	ror	r22
     f94:	b7 95       	ror	r27
     f96:	f1 11       	cpse	r31, r1
     f98:	f8 cf       	rjmp	.-16     	; 0xf8a <__floatsisf+0x1c>
     f9a:	fa f4       	brpl	.+62     	; 0xfda <__floatsisf+0x6c>
     f9c:	bb 0f       	add	r27, r27
     f9e:	11 f4       	brne	.+4      	; 0xfa4 <__floatsisf+0x36>
     fa0:	60 ff       	sbrs	r22, 0
     fa2:	1b c0       	rjmp	.+54     	; 0xfda <__floatsisf+0x6c>
     fa4:	6f 5f       	subi	r22, 0xFF	; 255
     fa6:	7f 4f       	sbci	r23, 0xFF	; 255
     fa8:	8f 4f       	sbci	r24, 0xFF	; 255
     faa:	9f 4f       	sbci	r25, 0xFF	; 255
     fac:	16 c0       	rjmp	.+44     	; 0xfda <__floatsisf+0x6c>
     fae:	88 23       	and	r24, r24
     fb0:	11 f0       	breq	.+4      	; 0xfb6 <__floatsisf+0x48>
     fb2:	96 e9       	ldi	r25, 0x96	; 150
     fb4:	11 c0       	rjmp	.+34     	; 0xfd8 <__floatsisf+0x6a>
     fb6:	77 23       	and	r23, r23
     fb8:	21 f0       	breq	.+8      	; 0xfc2 <__floatsisf+0x54>
     fba:	9e e8       	ldi	r25, 0x8E	; 142
     fbc:	87 2f       	mov	r24, r23
     fbe:	76 2f       	mov	r23, r22
     fc0:	05 c0       	rjmp	.+10     	; 0xfcc <__floatsisf+0x5e>
     fc2:	66 23       	and	r22, r22
     fc4:	71 f0       	breq	.+28     	; 0xfe2 <__floatsisf+0x74>
     fc6:	96 e8       	ldi	r25, 0x86	; 134
     fc8:	86 2f       	mov	r24, r22
     fca:	70 e0       	ldi	r23, 0x00	; 0
     fcc:	60 e0       	ldi	r22, 0x00	; 0
     fce:	2a f0       	brmi	.+10     	; 0xfda <__floatsisf+0x6c>
     fd0:	9a 95       	dec	r25
     fd2:	66 0f       	add	r22, r22
     fd4:	77 1f       	adc	r23, r23
     fd6:	88 1f       	adc	r24, r24
     fd8:	da f7       	brpl	.-10     	; 0xfd0 <__floatsisf+0x62>
     fda:	88 0f       	add	r24, r24
     fdc:	96 95       	lsr	r25
     fde:	87 95       	ror	r24
     fe0:	97 f9       	bld	r25, 7
     fe2:	08 95       	ret

00000fe4 <__fp_cmp>:
     fe4:	99 0f       	add	r25, r25
     fe6:	00 08       	sbc	r0, r0
     fe8:	55 0f       	add	r21, r21
     fea:	aa 0b       	sbc	r26, r26
     fec:	e0 e8       	ldi	r30, 0x80	; 128
     fee:	fe ef       	ldi	r31, 0xFE	; 254
     ff0:	16 16       	cp	r1, r22
     ff2:	17 06       	cpc	r1, r23
     ff4:	e8 07       	cpc	r30, r24
     ff6:	f9 07       	cpc	r31, r25
     ff8:	c0 f0       	brcs	.+48     	; 0x102a <__fp_cmp+0x46>
     ffa:	12 16       	cp	r1, r18
     ffc:	13 06       	cpc	r1, r19
     ffe:	e4 07       	cpc	r30, r20
    1000:	f5 07       	cpc	r31, r21
    1002:	98 f0       	brcs	.+38     	; 0x102a <__fp_cmp+0x46>
    1004:	62 1b       	sub	r22, r18
    1006:	73 0b       	sbc	r23, r19
    1008:	84 0b       	sbc	r24, r20
    100a:	95 0b       	sbc	r25, r21
    100c:	39 f4       	brne	.+14     	; 0x101c <__fp_cmp+0x38>
    100e:	0a 26       	eor	r0, r26
    1010:	61 f0       	breq	.+24     	; 0x102a <__fp_cmp+0x46>
    1012:	23 2b       	or	r18, r19
    1014:	24 2b       	or	r18, r20
    1016:	25 2b       	or	r18, r21
    1018:	21 f4       	brne	.+8      	; 0x1022 <__fp_cmp+0x3e>
    101a:	08 95       	ret
    101c:	0a 26       	eor	r0, r26
    101e:	09 f4       	brne	.+2      	; 0x1022 <__fp_cmp+0x3e>
    1020:	a1 40       	sbci	r26, 0x01	; 1
    1022:	a6 95       	lsr	r26
    1024:	8f ef       	ldi	r24, 0xFF	; 255
    1026:	81 1d       	adc	r24, r1
    1028:	81 1d       	adc	r24, r1
    102a:	08 95       	ret

0000102c <__fp_inf>:
    102c:	97 f9       	bld	r25, 7
    102e:	9f 67       	ori	r25, 0x7F	; 127
    1030:	80 e8       	ldi	r24, 0x80	; 128
    1032:	70 e0       	ldi	r23, 0x00	; 0
    1034:	60 e0       	ldi	r22, 0x00	; 0
    1036:	08 95       	ret

00001038 <__fp_nan>:
    1038:	9f ef       	ldi	r25, 0xFF	; 255
    103a:	80 ec       	ldi	r24, 0xC0	; 192
    103c:	08 95       	ret

0000103e <__fp_pscA>:
    103e:	00 24       	eor	r0, r0
    1040:	0a 94       	dec	r0
    1042:	16 16       	cp	r1, r22
    1044:	17 06       	cpc	r1, r23
    1046:	18 06       	cpc	r1, r24
    1048:	09 06       	cpc	r0, r25
    104a:	08 95       	ret

0000104c <__fp_pscB>:
    104c:	00 24       	eor	r0, r0
    104e:	0a 94       	dec	r0
    1050:	12 16       	cp	r1, r18
    1052:	13 06       	cpc	r1, r19
    1054:	14 06       	cpc	r1, r20
    1056:	05 06       	cpc	r0, r21
    1058:	08 95       	ret

0000105a <__fp_round>:
    105a:	09 2e       	mov	r0, r25
    105c:	03 94       	inc	r0
    105e:	00 0c       	add	r0, r0
    1060:	11 f4       	brne	.+4      	; 0x1066 <__fp_round+0xc>
    1062:	88 23       	and	r24, r24
    1064:	52 f0       	brmi	.+20     	; 0x107a <__fp_round+0x20>
    1066:	bb 0f       	add	r27, r27
    1068:	40 f4       	brcc	.+16     	; 0x107a <__fp_round+0x20>
    106a:	bf 2b       	or	r27, r31
    106c:	11 f4       	brne	.+4      	; 0x1072 <__fp_round+0x18>
    106e:	60 ff       	sbrs	r22, 0
    1070:	04 c0       	rjmp	.+8      	; 0x107a <__fp_round+0x20>
    1072:	6f 5f       	subi	r22, 0xFF	; 255
    1074:	7f 4f       	sbci	r23, 0xFF	; 255
    1076:	8f 4f       	sbci	r24, 0xFF	; 255
    1078:	9f 4f       	sbci	r25, 0xFF	; 255
    107a:	08 95       	ret

0000107c <__fp_split3>:
    107c:	57 fd       	sbrc	r21, 7
    107e:	90 58       	subi	r25, 0x80	; 128
    1080:	44 0f       	add	r20, r20
    1082:	55 1f       	adc	r21, r21
    1084:	59 f0       	breq	.+22     	; 0x109c <__fp_splitA+0x10>
    1086:	5f 3f       	cpi	r21, 0xFF	; 255
    1088:	71 f0       	breq	.+28     	; 0x10a6 <__fp_splitA+0x1a>
    108a:	47 95       	ror	r20

0000108c <__fp_splitA>:
    108c:	88 0f       	add	r24, r24
    108e:	97 fb       	bst	r25, 7
    1090:	99 1f       	adc	r25, r25
    1092:	61 f0       	breq	.+24     	; 0x10ac <__fp_splitA+0x20>
    1094:	9f 3f       	cpi	r25, 0xFF	; 255
    1096:	79 f0       	breq	.+30     	; 0x10b6 <__fp_splitA+0x2a>
    1098:	87 95       	ror	r24
    109a:	08 95       	ret
    109c:	12 16       	cp	r1, r18
    109e:	13 06       	cpc	r1, r19
    10a0:	14 06       	cpc	r1, r20
    10a2:	55 1f       	adc	r21, r21
    10a4:	f2 cf       	rjmp	.-28     	; 0x108a <__fp_split3+0xe>
    10a6:	46 95       	lsr	r20
    10a8:	f1 df       	rcall	.-30     	; 0x108c <__fp_splitA>
    10aa:	08 c0       	rjmp	.+16     	; 0x10bc <__fp_splitA+0x30>
    10ac:	16 16       	cp	r1, r22
    10ae:	17 06       	cpc	r1, r23
    10b0:	18 06       	cpc	r1, r24
    10b2:	99 1f       	adc	r25, r25
    10b4:	f1 cf       	rjmp	.-30     	; 0x1098 <__fp_splitA+0xc>
    10b6:	86 95       	lsr	r24
    10b8:	71 05       	cpc	r23, r1
    10ba:	61 05       	cpc	r22, r1
    10bc:	08 94       	sec
    10be:	08 95       	ret

000010c0 <__fp_zero>:
    10c0:	e8 94       	clt

000010c2 <__fp_szero>:
    10c2:	bb 27       	eor	r27, r27
    10c4:	66 27       	eor	r22, r22
    10c6:	77 27       	eor	r23, r23
    10c8:	cb 01       	movw	r24, r22
    10ca:	97 f9       	bld	r25, 7
    10cc:	08 95       	ret

000010ce <__gesf2>:
    10ce:	8a df       	rcall	.-236    	; 0xfe4 <__fp_cmp>
    10d0:	08 f4       	brcc	.+2      	; 0x10d4 <__gesf2+0x6>
    10d2:	8f ef       	ldi	r24, 0xFF	; 255
    10d4:	08 95       	ret

000010d6 <__mulsf3>:
    10d6:	0b d0       	rcall	.+22     	; 0x10ee <__mulsf3x>
    10d8:	c0 cf       	rjmp	.-128    	; 0x105a <__fp_round>
    10da:	b1 df       	rcall	.-158    	; 0x103e <__fp_pscA>
    10dc:	28 f0       	brcs	.+10     	; 0x10e8 <__mulsf3+0x12>
    10de:	b6 df       	rcall	.-148    	; 0x104c <__fp_pscB>
    10e0:	18 f0       	brcs	.+6      	; 0x10e8 <__mulsf3+0x12>
    10e2:	95 23       	and	r25, r21
    10e4:	09 f0       	breq	.+2      	; 0x10e8 <__mulsf3+0x12>
    10e6:	a2 cf       	rjmp	.-188    	; 0x102c <__fp_inf>
    10e8:	a7 cf       	rjmp	.-178    	; 0x1038 <__fp_nan>
    10ea:	11 24       	eor	r1, r1
    10ec:	ea cf       	rjmp	.-44     	; 0x10c2 <__fp_szero>

000010ee <__mulsf3x>:
    10ee:	c6 df       	rcall	.-116    	; 0x107c <__fp_split3>
    10f0:	a0 f3       	brcs	.-24     	; 0x10da <__mulsf3+0x4>

000010f2 <__mulsf3_pse>:
    10f2:	95 9f       	mul	r25, r21
    10f4:	d1 f3       	breq	.-12     	; 0x10ea <__mulsf3+0x14>
    10f6:	95 0f       	add	r25, r21
    10f8:	50 e0       	ldi	r21, 0x00	; 0
    10fa:	55 1f       	adc	r21, r21
    10fc:	62 9f       	mul	r22, r18
    10fe:	f0 01       	movw	r30, r0
    1100:	72 9f       	mul	r23, r18
    1102:	bb 27       	eor	r27, r27
    1104:	f0 0d       	add	r31, r0
    1106:	b1 1d       	adc	r27, r1
    1108:	63 9f       	mul	r22, r19
    110a:	aa 27       	eor	r26, r26
    110c:	f0 0d       	add	r31, r0
    110e:	b1 1d       	adc	r27, r1
    1110:	aa 1f       	adc	r26, r26
    1112:	64 9f       	mul	r22, r20
    1114:	66 27       	eor	r22, r22
    1116:	b0 0d       	add	r27, r0
    1118:	a1 1d       	adc	r26, r1
    111a:	66 1f       	adc	r22, r22
    111c:	82 9f       	mul	r24, r18
    111e:	22 27       	eor	r18, r18
    1120:	b0 0d       	add	r27, r0
    1122:	a1 1d       	adc	r26, r1
    1124:	62 1f       	adc	r22, r18
    1126:	73 9f       	mul	r23, r19
    1128:	b0 0d       	add	r27, r0
    112a:	a1 1d       	adc	r26, r1
    112c:	62 1f       	adc	r22, r18
    112e:	83 9f       	mul	r24, r19
    1130:	a0 0d       	add	r26, r0
    1132:	61 1d       	adc	r22, r1
    1134:	22 1f       	adc	r18, r18
    1136:	74 9f       	mul	r23, r20
    1138:	33 27       	eor	r19, r19
    113a:	a0 0d       	add	r26, r0
    113c:	61 1d       	adc	r22, r1
    113e:	23 1f       	adc	r18, r19
    1140:	84 9f       	mul	r24, r20
    1142:	60 0d       	add	r22, r0
    1144:	21 1d       	adc	r18, r1
    1146:	82 2f       	mov	r24, r18
    1148:	76 2f       	mov	r23, r22
    114a:	6a 2f       	mov	r22, r26
    114c:	11 24       	eor	r1, r1
    114e:	9f 57       	subi	r25, 0x7F	; 127
    1150:	50 40       	sbci	r21, 0x00	; 0
    1152:	8a f0       	brmi	.+34     	; 0x1176 <__mulsf3_pse+0x84>
    1154:	e1 f0       	breq	.+56     	; 0x118e <__mulsf3_pse+0x9c>
    1156:	88 23       	and	r24, r24
    1158:	4a f0       	brmi	.+18     	; 0x116c <__mulsf3_pse+0x7a>
    115a:	ee 0f       	add	r30, r30
    115c:	ff 1f       	adc	r31, r31
    115e:	bb 1f       	adc	r27, r27
    1160:	66 1f       	adc	r22, r22
    1162:	77 1f       	adc	r23, r23
    1164:	88 1f       	adc	r24, r24
    1166:	91 50       	subi	r25, 0x01	; 1
    1168:	50 40       	sbci	r21, 0x00	; 0
    116a:	a9 f7       	brne	.-22     	; 0x1156 <__mulsf3_pse+0x64>
    116c:	9e 3f       	cpi	r25, 0xFE	; 254
    116e:	51 05       	cpc	r21, r1
    1170:	70 f0       	brcs	.+28     	; 0x118e <__mulsf3_pse+0x9c>
    1172:	5c cf       	rjmp	.-328    	; 0x102c <__fp_inf>
    1174:	a6 cf       	rjmp	.-180    	; 0x10c2 <__fp_szero>
    1176:	5f 3f       	cpi	r21, 0xFF	; 255
    1178:	ec f3       	brlt	.-6      	; 0x1174 <__mulsf3_pse+0x82>
    117a:	98 3e       	cpi	r25, 0xE8	; 232
    117c:	dc f3       	brlt	.-10     	; 0x1174 <__mulsf3_pse+0x82>
    117e:	86 95       	lsr	r24
    1180:	77 95       	ror	r23
    1182:	67 95       	ror	r22
    1184:	b7 95       	ror	r27
    1186:	f7 95       	ror	r31
    1188:	e7 95       	ror	r30
    118a:	9f 5f       	subi	r25, 0xFF	; 255
    118c:	c1 f7       	brne	.-16     	; 0x117e <__mulsf3_pse+0x8c>
    118e:	fe 2b       	or	r31, r30
    1190:	88 0f       	add	r24, r24
    1192:	91 1d       	adc	r25, r1
    1194:	96 95       	lsr	r25
    1196:	87 95       	ror	r24
    1198:	97 f9       	bld	r25, 7
    119a:	08 95       	ret

0000119c <__tablejump2__>:
    119c:	ee 0f       	add	r30, r30
    119e:	ff 1f       	adc	r31, r31

000011a0 <__tablejump__>:
    11a0:	05 90       	lpm	r0, Z+
    11a2:	f4 91       	lpm	r31, Z
    11a4:	e0 2d       	mov	r30, r0
    11a6:	19 94       	eijmp

000011a8 <fdevopen>:
    11a8:	0f 93       	push	r16
    11aa:	1f 93       	push	r17
    11ac:	cf 93       	push	r28
    11ae:	df 93       	push	r29
    11b0:	ec 01       	movw	r28, r24
    11b2:	8b 01       	movw	r16, r22
    11b4:	00 97       	sbiw	r24, 0x00	; 0
    11b6:	31 f4       	brne	.+12     	; 0x11c4 <fdevopen+0x1c>
    11b8:	61 15       	cp	r22, r1
    11ba:	71 05       	cpc	r23, r1
    11bc:	19 f4       	brne	.+6      	; 0x11c4 <fdevopen+0x1c>
    11be:	80 e0       	ldi	r24, 0x00	; 0
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	37 c0       	rjmp	.+110    	; 0x1232 <fdevopen+0x8a>
    11c4:	6e e0       	ldi	r22, 0x0E	; 14
    11c6:	70 e0       	ldi	r23, 0x00	; 0
    11c8:	81 e0       	ldi	r24, 0x01	; 1
    11ca:	90 e0       	ldi	r25, 0x00	; 0
    11cc:	63 d2       	rcall	.+1222   	; 0x1694 <calloc>
    11ce:	fc 01       	movw	r30, r24
    11d0:	00 97       	sbiw	r24, 0x00	; 0
    11d2:	a9 f3       	breq	.-22     	; 0x11be <fdevopen+0x16>
    11d4:	80 e8       	ldi	r24, 0x80	; 128
    11d6:	83 83       	std	Z+3, r24	; 0x03
    11d8:	01 15       	cp	r16, r1
    11da:	11 05       	cpc	r17, r1
    11dc:	71 f0       	breq	.+28     	; 0x11fa <fdevopen+0x52>
    11de:	13 87       	std	Z+11, r17	; 0x0b
    11e0:	02 87       	std	Z+10, r16	; 0x0a
    11e2:	81 e8       	ldi	r24, 0x81	; 129
    11e4:	83 83       	std	Z+3, r24	; 0x03
    11e6:	80 91 e2 02 	lds	r24, 0x02E2
    11ea:	90 91 e3 02 	lds	r25, 0x02E3
    11ee:	89 2b       	or	r24, r25
    11f0:	21 f4       	brne	.+8      	; 0x11fa <fdevopen+0x52>
    11f2:	f0 93 e3 02 	sts	0x02E3, r31
    11f6:	e0 93 e2 02 	sts	0x02E2, r30
    11fa:	20 97       	sbiw	r28, 0x00	; 0
    11fc:	c9 f0       	breq	.+50     	; 0x1230 <fdevopen+0x88>
    11fe:	d1 87       	std	Z+9, r29	; 0x09
    1200:	c0 87       	std	Z+8, r28	; 0x08
    1202:	83 81       	ldd	r24, Z+3	; 0x03
    1204:	82 60       	ori	r24, 0x02	; 2
    1206:	83 83       	std	Z+3, r24	; 0x03
    1208:	80 91 e4 02 	lds	r24, 0x02E4
    120c:	90 91 e5 02 	lds	r25, 0x02E5
    1210:	89 2b       	or	r24, r25
    1212:	71 f4       	brne	.+28     	; 0x1230 <fdevopen+0x88>
    1214:	f0 93 e5 02 	sts	0x02E5, r31
    1218:	e0 93 e4 02 	sts	0x02E4, r30
    121c:	80 91 e6 02 	lds	r24, 0x02E6
    1220:	90 91 e7 02 	lds	r25, 0x02E7
    1224:	89 2b       	or	r24, r25
    1226:	21 f4       	brne	.+8      	; 0x1230 <fdevopen+0x88>
    1228:	f0 93 e7 02 	sts	0x02E7, r31
    122c:	e0 93 e6 02 	sts	0x02E6, r30
    1230:	cf 01       	movw	r24, r30
    1232:	df 91       	pop	r29
    1234:	cf 91       	pop	r28
    1236:	1f 91       	pop	r17
    1238:	0f 91       	pop	r16
    123a:	08 95       	ret

0000123c <printf>:
    123c:	cf 93       	push	r28
    123e:	df 93       	push	r29
    1240:	cd b7       	in	r28, 0x3d	; 61
    1242:	de b7       	in	r29, 0x3e	; 62
    1244:	fe 01       	movw	r30, r28
    1246:	36 96       	adiw	r30, 0x06	; 6
    1248:	61 91       	ld	r22, Z+
    124a:	71 91       	ld	r23, Z+
    124c:	af 01       	movw	r20, r30
    124e:	80 91 e4 02 	lds	r24, 0x02E4
    1252:	90 91 e5 02 	lds	r25, 0x02E5
    1256:	30 d0       	rcall	.+96     	; 0x12b8 <vfprintf>
    1258:	df 91       	pop	r29
    125a:	cf 91       	pop	r28
    125c:	08 95       	ret

0000125e <puts>:
    125e:	0f 93       	push	r16
    1260:	1f 93       	push	r17
    1262:	cf 93       	push	r28
    1264:	df 93       	push	r29
    1266:	e0 91 e4 02 	lds	r30, 0x02E4
    126a:	f0 91 e5 02 	lds	r31, 0x02E5
    126e:	23 81       	ldd	r18, Z+3	; 0x03
    1270:	21 ff       	sbrs	r18, 1
    1272:	1b c0       	rjmp	.+54     	; 0x12aa <puts+0x4c>
    1274:	ec 01       	movw	r28, r24
    1276:	00 e0       	ldi	r16, 0x00	; 0
    1278:	10 e0       	ldi	r17, 0x00	; 0
    127a:	89 91       	ld	r24, Y+
    127c:	60 91 e4 02 	lds	r22, 0x02E4
    1280:	70 91 e5 02 	lds	r23, 0x02E5
    1284:	db 01       	movw	r26, r22
    1286:	18 96       	adiw	r26, 0x08	; 8
    1288:	ed 91       	ld	r30, X+
    128a:	fc 91       	ld	r31, X
    128c:	19 97       	sbiw	r26, 0x09	; 9
    128e:	88 23       	and	r24, r24
    1290:	31 f0       	breq	.+12     	; 0x129e <puts+0x40>
    1292:	19 95       	eicall
    1294:	89 2b       	or	r24, r25
    1296:	89 f3       	breq	.-30     	; 0x127a <puts+0x1c>
    1298:	0f ef       	ldi	r16, 0xFF	; 255
    129a:	1f ef       	ldi	r17, 0xFF	; 255
    129c:	ee cf       	rjmp	.-36     	; 0x127a <puts+0x1c>
    129e:	8a e0       	ldi	r24, 0x0A	; 10
    12a0:	19 95       	eicall
    12a2:	89 2b       	or	r24, r25
    12a4:	11 f4       	brne	.+4      	; 0x12aa <puts+0x4c>
    12a6:	c8 01       	movw	r24, r16
    12a8:	02 c0       	rjmp	.+4      	; 0x12ae <puts+0x50>
    12aa:	8f ef       	ldi	r24, 0xFF	; 255
    12ac:	9f ef       	ldi	r25, 0xFF	; 255
    12ae:	df 91       	pop	r29
    12b0:	cf 91       	pop	r28
    12b2:	1f 91       	pop	r17
    12b4:	0f 91       	pop	r16
    12b6:	08 95       	ret

000012b8 <vfprintf>:
    12b8:	2f 92       	push	r2
    12ba:	3f 92       	push	r3
    12bc:	4f 92       	push	r4
    12be:	5f 92       	push	r5
    12c0:	6f 92       	push	r6
    12c2:	7f 92       	push	r7
    12c4:	8f 92       	push	r8
    12c6:	9f 92       	push	r9
    12c8:	af 92       	push	r10
    12ca:	bf 92       	push	r11
    12cc:	cf 92       	push	r12
    12ce:	df 92       	push	r13
    12d0:	ef 92       	push	r14
    12d2:	ff 92       	push	r15
    12d4:	0f 93       	push	r16
    12d6:	1f 93       	push	r17
    12d8:	cf 93       	push	r28
    12da:	df 93       	push	r29
    12dc:	cd b7       	in	r28, 0x3d	; 61
    12de:	de b7       	in	r29, 0x3e	; 62
    12e0:	2c 97       	sbiw	r28, 0x0c	; 12
    12e2:	0f b6       	in	r0, 0x3f	; 63
    12e4:	f8 94       	cli
    12e6:	de bf       	out	0x3e, r29	; 62
    12e8:	0f be       	out	0x3f, r0	; 63
    12ea:	cd bf       	out	0x3d, r28	; 61
    12ec:	7c 01       	movw	r14, r24
    12ee:	6b 01       	movw	r12, r22
    12f0:	8a 01       	movw	r16, r20
    12f2:	fc 01       	movw	r30, r24
    12f4:	17 82       	std	Z+7, r1	; 0x07
    12f6:	16 82       	std	Z+6, r1	; 0x06
    12f8:	83 81       	ldd	r24, Z+3	; 0x03
    12fa:	81 ff       	sbrs	r24, 1
    12fc:	b0 c1       	rjmp	.+864    	; 0x165e <vfprintf+0x3a6>
    12fe:	ce 01       	movw	r24, r28
    1300:	01 96       	adiw	r24, 0x01	; 1
    1302:	4c 01       	movw	r8, r24
    1304:	f7 01       	movw	r30, r14
    1306:	93 81       	ldd	r25, Z+3	; 0x03
    1308:	f6 01       	movw	r30, r12
    130a:	93 fd       	sbrc	r25, 3
    130c:	85 91       	lpm	r24, Z+
    130e:	93 ff       	sbrs	r25, 3
    1310:	81 91       	ld	r24, Z+
    1312:	6f 01       	movw	r12, r30
    1314:	88 23       	and	r24, r24
    1316:	09 f4       	brne	.+2      	; 0x131a <vfprintf+0x62>
    1318:	9e c1       	rjmp	.+828    	; 0x1656 <vfprintf+0x39e>
    131a:	85 32       	cpi	r24, 0x25	; 37
    131c:	39 f4       	brne	.+14     	; 0x132c <vfprintf+0x74>
    131e:	93 fd       	sbrc	r25, 3
    1320:	85 91       	lpm	r24, Z+
    1322:	93 ff       	sbrs	r25, 3
    1324:	81 91       	ld	r24, Z+
    1326:	6f 01       	movw	r12, r30
    1328:	85 32       	cpi	r24, 0x25	; 37
    132a:	21 f4       	brne	.+8      	; 0x1334 <vfprintf+0x7c>
    132c:	b7 01       	movw	r22, r14
    132e:	90 e0       	ldi	r25, 0x00	; 0
    1330:	0f d3       	rcall	.+1566   	; 0x1950 <fputc>
    1332:	e8 cf       	rjmp	.-48     	; 0x1304 <vfprintf+0x4c>
    1334:	51 2c       	mov	r5, r1
    1336:	31 2c       	mov	r3, r1
    1338:	20 e0       	ldi	r18, 0x00	; 0
    133a:	20 32       	cpi	r18, 0x20	; 32
    133c:	a0 f4       	brcc	.+40     	; 0x1366 <vfprintf+0xae>
    133e:	8b 32       	cpi	r24, 0x2B	; 43
    1340:	69 f0       	breq	.+26     	; 0x135c <vfprintf+0xa4>
    1342:	30 f4       	brcc	.+12     	; 0x1350 <vfprintf+0x98>
    1344:	80 32       	cpi	r24, 0x20	; 32
    1346:	59 f0       	breq	.+22     	; 0x135e <vfprintf+0xa6>
    1348:	83 32       	cpi	r24, 0x23	; 35
    134a:	69 f4       	brne	.+26     	; 0x1366 <vfprintf+0xae>
    134c:	20 61       	ori	r18, 0x10	; 16
    134e:	2c c0       	rjmp	.+88     	; 0x13a8 <vfprintf+0xf0>
    1350:	8d 32       	cpi	r24, 0x2D	; 45
    1352:	39 f0       	breq	.+14     	; 0x1362 <vfprintf+0xaa>
    1354:	80 33       	cpi	r24, 0x30	; 48
    1356:	39 f4       	brne	.+14     	; 0x1366 <vfprintf+0xae>
    1358:	21 60       	ori	r18, 0x01	; 1
    135a:	26 c0       	rjmp	.+76     	; 0x13a8 <vfprintf+0xf0>
    135c:	22 60       	ori	r18, 0x02	; 2
    135e:	24 60       	ori	r18, 0x04	; 4
    1360:	23 c0       	rjmp	.+70     	; 0x13a8 <vfprintf+0xf0>
    1362:	28 60       	ori	r18, 0x08	; 8
    1364:	21 c0       	rjmp	.+66     	; 0x13a8 <vfprintf+0xf0>
    1366:	27 fd       	sbrc	r18, 7
    1368:	27 c0       	rjmp	.+78     	; 0x13b8 <vfprintf+0x100>
    136a:	30 ed       	ldi	r19, 0xD0	; 208
    136c:	38 0f       	add	r19, r24
    136e:	3a 30       	cpi	r19, 0x0A	; 10
    1370:	78 f4       	brcc	.+30     	; 0x1390 <vfprintf+0xd8>
    1372:	26 ff       	sbrs	r18, 6
    1374:	06 c0       	rjmp	.+12     	; 0x1382 <vfprintf+0xca>
    1376:	fa e0       	ldi	r31, 0x0A	; 10
    1378:	5f 9e       	mul	r5, r31
    137a:	30 0d       	add	r19, r0
    137c:	11 24       	eor	r1, r1
    137e:	53 2e       	mov	r5, r19
    1380:	13 c0       	rjmp	.+38     	; 0x13a8 <vfprintf+0xf0>
    1382:	8a e0       	ldi	r24, 0x0A	; 10
    1384:	38 9e       	mul	r3, r24
    1386:	30 0d       	add	r19, r0
    1388:	11 24       	eor	r1, r1
    138a:	33 2e       	mov	r3, r19
    138c:	20 62       	ori	r18, 0x20	; 32
    138e:	0c c0       	rjmp	.+24     	; 0x13a8 <vfprintf+0xf0>
    1390:	8e 32       	cpi	r24, 0x2E	; 46
    1392:	21 f4       	brne	.+8      	; 0x139c <vfprintf+0xe4>
    1394:	26 fd       	sbrc	r18, 6
    1396:	5f c1       	rjmp	.+702    	; 0x1656 <vfprintf+0x39e>
    1398:	20 64       	ori	r18, 0x40	; 64
    139a:	06 c0       	rjmp	.+12     	; 0x13a8 <vfprintf+0xf0>
    139c:	8c 36       	cpi	r24, 0x6C	; 108
    139e:	11 f4       	brne	.+4      	; 0x13a4 <vfprintf+0xec>
    13a0:	20 68       	ori	r18, 0x80	; 128
    13a2:	02 c0       	rjmp	.+4      	; 0x13a8 <vfprintf+0xf0>
    13a4:	88 36       	cpi	r24, 0x68	; 104
    13a6:	41 f4       	brne	.+16     	; 0x13b8 <vfprintf+0x100>
    13a8:	f6 01       	movw	r30, r12
    13aa:	93 fd       	sbrc	r25, 3
    13ac:	85 91       	lpm	r24, Z+
    13ae:	93 ff       	sbrs	r25, 3
    13b0:	81 91       	ld	r24, Z+
    13b2:	6f 01       	movw	r12, r30
    13b4:	81 11       	cpse	r24, r1
    13b6:	c1 cf       	rjmp	.-126    	; 0x133a <vfprintf+0x82>
    13b8:	98 2f       	mov	r25, r24
    13ba:	9f 7d       	andi	r25, 0xDF	; 223
    13bc:	95 54       	subi	r25, 0x45	; 69
    13be:	93 30       	cpi	r25, 0x03	; 3
    13c0:	28 f4       	brcc	.+10     	; 0x13cc <vfprintf+0x114>
    13c2:	0c 5f       	subi	r16, 0xFC	; 252
    13c4:	1f 4f       	sbci	r17, 0xFF	; 255
    13c6:	ff e3       	ldi	r31, 0x3F	; 63
    13c8:	f9 83       	std	Y+1, r31	; 0x01
    13ca:	0d c0       	rjmp	.+26     	; 0x13e6 <vfprintf+0x12e>
    13cc:	83 36       	cpi	r24, 0x63	; 99
    13ce:	31 f0       	breq	.+12     	; 0x13dc <vfprintf+0x124>
    13d0:	83 37       	cpi	r24, 0x73	; 115
    13d2:	71 f0       	breq	.+28     	; 0x13f0 <vfprintf+0x138>
    13d4:	83 35       	cpi	r24, 0x53	; 83
    13d6:	09 f0       	breq	.+2      	; 0x13da <vfprintf+0x122>
    13d8:	57 c0       	rjmp	.+174    	; 0x1488 <vfprintf+0x1d0>
    13da:	21 c0       	rjmp	.+66     	; 0x141e <vfprintf+0x166>
    13dc:	f8 01       	movw	r30, r16
    13de:	80 81       	ld	r24, Z
    13e0:	89 83       	std	Y+1, r24	; 0x01
    13e2:	0e 5f       	subi	r16, 0xFE	; 254
    13e4:	1f 4f       	sbci	r17, 0xFF	; 255
    13e6:	44 24       	eor	r4, r4
    13e8:	43 94       	inc	r4
    13ea:	51 2c       	mov	r5, r1
    13ec:	54 01       	movw	r10, r8
    13ee:	14 c0       	rjmp	.+40     	; 0x1418 <vfprintf+0x160>
    13f0:	38 01       	movw	r6, r16
    13f2:	f2 e0       	ldi	r31, 0x02	; 2
    13f4:	6f 0e       	add	r6, r31
    13f6:	71 1c       	adc	r7, r1
    13f8:	f8 01       	movw	r30, r16
    13fa:	a0 80       	ld	r10, Z
    13fc:	b1 80       	ldd	r11, Z+1	; 0x01
    13fe:	26 ff       	sbrs	r18, 6
    1400:	03 c0       	rjmp	.+6      	; 0x1408 <vfprintf+0x150>
    1402:	65 2d       	mov	r22, r5
    1404:	70 e0       	ldi	r23, 0x00	; 0
    1406:	02 c0       	rjmp	.+4      	; 0x140c <vfprintf+0x154>
    1408:	6f ef       	ldi	r22, 0xFF	; 255
    140a:	7f ef       	ldi	r23, 0xFF	; 255
    140c:	c5 01       	movw	r24, r10
    140e:	2c 87       	std	Y+12, r18	; 0x0c
    1410:	94 d2       	rcall	.+1320   	; 0x193a <strnlen>
    1412:	2c 01       	movw	r4, r24
    1414:	83 01       	movw	r16, r6
    1416:	2c 85       	ldd	r18, Y+12	; 0x0c
    1418:	2f 77       	andi	r18, 0x7F	; 127
    141a:	22 2e       	mov	r2, r18
    141c:	16 c0       	rjmp	.+44     	; 0x144a <vfprintf+0x192>
    141e:	38 01       	movw	r6, r16
    1420:	f2 e0       	ldi	r31, 0x02	; 2
    1422:	6f 0e       	add	r6, r31
    1424:	71 1c       	adc	r7, r1
    1426:	f8 01       	movw	r30, r16
    1428:	a0 80       	ld	r10, Z
    142a:	b1 80       	ldd	r11, Z+1	; 0x01
    142c:	26 ff       	sbrs	r18, 6
    142e:	03 c0       	rjmp	.+6      	; 0x1436 <vfprintf+0x17e>
    1430:	65 2d       	mov	r22, r5
    1432:	70 e0       	ldi	r23, 0x00	; 0
    1434:	02 c0       	rjmp	.+4      	; 0x143a <vfprintf+0x182>
    1436:	6f ef       	ldi	r22, 0xFF	; 255
    1438:	7f ef       	ldi	r23, 0xFF	; 255
    143a:	c5 01       	movw	r24, r10
    143c:	2c 87       	std	Y+12, r18	; 0x0c
    143e:	6b d2       	rcall	.+1238   	; 0x1916 <strnlen_P>
    1440:	2c 01       	movw	r4, r24
    1442:	2c 85       	ldd	r18, Y+12	; 0x0c
    1444:	20 68       	ori	r18, 0x80	; 128
    1446:	22 2e       	mov	r2, r18
    1448:	83 01       	movw	r16, r6
    144a:	23 fc       	sbrc	r2, 3
    144c:	19 c0       	rjmp	.+50     	; 0x1480 <vfprintf+0x1c8>
    144e:	83 2d       	mov	r24, r3
    1450:	90 e0       	ldi	r25, 0x00	; 0
    1452:	48 16       	cp	r4, r24
    1454:	59 06       	cpc	r5, r25
    1456:	a0 f4       	brcc	.+40     	; 0x1480 <vfprintf+0x1c8>
    1458:	b7 01       	movw	r22, r14
    145a:	80 e2       	ldi	r24, 0x20	; 32
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	78 d2       	rcall	.+1264   	; 0x1950 <fputc>
    1460:	3a 94       	dec	r3
    1462:	f5 cf       	rjmp	.-22     	; 0x144e <vfprintf+0x196>
    1464:	f5 01       	movw	r30, r10
    1466:	27 fc       	sbrc	r2, 7
    1468:	85 91       	lpm	r24, Z+
    146a:	27 fe       	sbrs	r2, 7
    146c:	81 91       	ld	r24, Z+
    146e:	5f 01       	movw	r10, r30
    1470:	b7 01       	movw	r22, r14
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	6d d2       	rcall	.+1242   	; 0x1950 <fputc>
    1476:	31 10       	cpse	r3, r1
    1478:	3a 94       	dec	r3
    147a:	f1 e0       	ldi	r31, 0x01	; 1
    147c:	4f 1a       	sub	r4, r31
    147e:	51 08       	sbc	r5, r1
    1480:	41 14       	cp	r4, r1
    1482:	51 04       	cpc	r5, r1
    1484:	79 f7       	brne	.-34     	; 0x1464 <vfprintf+0x1ac>
    1486:	de c0       	rjmp	.+444    	; 0x1644 <vfprintf+0x38c>
    1488:	84 36       	cpi	r24, 0x64	; 100
    148a:	11 f0       	breq	.+4      	; 0x1490 <vfprintf+0x1d8>
    148c:	89 36       	cpi	r24, 0x69	; 105
    148e:	31 f5       	brne	.+76     	; 0x14dc <vfprintf+0x224>
    1490:	f8 01       	movw	r30, r16
    1492:	27 ff       	sbrs	r18, 7
    1494:	07 c0       	rjmp	.+14     	; 0x14a4 <vfprintf+0x1ec>
    1496:	60 81       	ld	r22, Z
    1498:	71 81       	ldd	r23, Z+1	; 0x01
    149a:	82 81       	ldd	r24, Z+2	; 0x02
    149c:	93 81       	ldd	r25, Z+3	; 0x03
    149e:	0c 5f       	subi	r16, 0xFC	; 252
    14a0:	1f 4f       	sbci	r17, 0xFF	; 255
    14a2:	08 c0       	rjmp	.+16     	; 0x14b4 <vfprintf+0x1fc>
    14a4:	60 81       	ld	r22, Z
    14a6:	71 81       	ldd	r23, Z+1	; 0x01
    14a8:	88 27       	eor	r24, r24
    14aa:	77 fd       	sbrc	r23, 7
    14ac:	80 95       	com	r24
    14ae:	98 2f       	mov	r25, r24
    14b0:	0e 5f       	subi	r16, 0xFE	; 254
    14b2:	1f 4f       	sbci	r17, 0xFF	; 255
    14b4:	2f 76       	andi	r18, 0x6F	; 111
    14b6:	b2 2e       	mov	r11, r18
    14b8:	97 ff       	sbrs	r25, 7
    14ba:	09 c0       	rjmp	.+18     	; 0x14ce <vfprintf+0x216>
    14bc:	90 95       	com	r25
    14be:	80 95       	com	r24
    14c0:	70 95       	com	r23
    14c2:	61 95       	neg	r22
    14c4:	7f 4f       	sbci	r23, 0xFF	; 255
    14c6:	8f 4f       	sbci	r24, 0xFF	; 255
    14c8:	9f 4f       	sbci	r25, 0xFF	; 255
    14ca:	20 68       	ori	r18, 0x80	; 128
    14cc:	b2 2e       	mov	r11, r18
    14ce:	2a e0       	ldi	r18, 0x0A	; 10
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	a4 01       	movw	r20, r8
    14d4:	6f d2       	rcall	.+1246   	; 0x19b4 <__ultoa_invert>
    14d6:	a8 2e       	mov	r10, r24
    14d8:	a8 18       	sub	r10, r8
    14da:	43 c0       	rjmp	.+134    	; 0x1562 <vfprintf+0x2aa>
    14dc:	85 37       	cpi	r24, 0x75	; 117
    14de:	29 f4       	brne	.+10     	; 0x14ea <vfprintf+0x232>
    14e0:	2f 7e       	andi	r18, 0xEF	; 239
    14e2:	b2 2e       	mov	r11, r18
    14e4:	2a e0       	ldi	r18, 0x0A	; 10
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	25 c0       	rjmp	.+74     	; 0x1534 <vfprintf+0x27c>
    14ea:	f2 2f       	mov	r31, r18
    14ec:	f9 7f       	andi	r31, 0xF9	; 249
    14ee:	bf 2e       	mov	r11, r31
    14f0:	8f 36       	cpi	r24, 0x6F	; 111
    14f2:	c1 f0       	breq	.+48     	; 0x1524 <vfprintf+0x26c>
    14f4:	18 f4       	brcc	.+6      	; 0x14fc <vfprintf+0x244>
    14f6:	88 35       	cpi	r24, 0x58	; 88
    14f8:	79 f0       	breq	.+30     	; 0x1518 <vfprintf+0x260>
    14fa:	ad c0       	rjmp	.+346    	; 0x1656 <vfprintf+0x39e>
    14fc:	80 37       	cpi	r24, 0x70	; 112
    14fe:	19 f0       	breq	.+6      	; 0x1506 <vfprintf+0x24e>
    1500:	88 37       	cpi	r24, 0x78	; 120
    1502:	21 f0       	breq	.+8      	; 0x150c <vfprintf+0x254>
    1504:	a8 c0       	rjmp	.+336    	; 0x1656 <vfprintf+0x39e>
    1506:	2f 2f       	mov	r18, r31
    1508:	20 61       	ori	r18, 0x10	; 16
    150a:	b2 2e       	mov	r11, r18
    150c:	b4 fe       	sbrs	r11, 4
    150e:	0d c0       	rjmp	.+26     	; 0x152a <vfprintf+0x272>
    1510:	8b 2d       	mov	r24, r11
    1512:	84 60       	ori	r24, 0x04	; 4
    1514:	b8 2e       	mov	r11, r24
    1516:	09 c0       	rjmp	.+18     	; 0x152a <vfprintf+0x272>
    1518:	24 ff       	sbrs	r18, 4
    151a:	0a c0       	rjmp	.+20     	; 0x1530 <vfprintf+0x278>
    151c:	9f 2f       	mov	r25, r31
    151e:	96 60       	ori	r25, 0x06	; 6
    1520:	b9 2e       	mov	r11, r25
    1522:	06 c0       	rjmp	.+12     	; 0x1530 <vfprintf+0x278>
    1524:	28 e0       	ldi	r18, 0x08	; 8
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	05 c0       	rjmp	.+10     	; 0x1534 <vfprintf+0x27c>
    152a:	20 e1       	ldi	r18, 0x10	; 16
    152c:	30 e0       	ldi	r19, 0x00	; 0
    152e:	02 c0       	rjmp	.+4      	; 0x1534 <vfprintf+0x27c>
    1530:	20 e1       	ldi	r18, 0x10	; 16
    1532:	32 e0       	ldi	r19, 0x02	; 2
    1534:	f8 01       	movw	r30, r16
    1536:	b7 fe       	sbrs	r11, 7
    1538:	07 c0       	rjmp	.+14     	; 0x1548 <vfprintf+0x290>
    153a:	60 81       	ld	r22, Z
    153c:	71 81       	ldd	r23, Z+1	; 0x01
    153e:	82 81       	ldd	r24, Z+2	; 0x02
    1540:	93 81       	ldd	r25, Z+3	; 0x03
    1542:	0c 5f       	subi	r16, 0xFC	; 252
    1544:	1f 4f       	sbci	r17, 0xFF	; 255
    1546:	06 c0       	rjmp	.+12     	; 0x1554 <vfprintf+0x29c>
    1548:	60 81       	ld	r22, Z
    154a:	71 81       	ldd	r23, Z+1	; 0x01
    154c:	80 e0       	ldi	r24, 0x00	; 0
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	0e 5f       	subi	r16, 0xFE	; 254
    1552:	1f 4f       	sbci	r17, 0xFF	; 255
    1554:	a4 01       	movw	r20, r8
    1556:	2e d2       	rcall	.+1116   	; 0x19b4 <__ultoa_invert>
    1558:	a8 2e       	mov	r10, r24
    155a:	a8 18       	sub	r10, r8
    155c:	fb 2d       	mov	r31, r11
    155e:	ff 77       	andi	r31, 0x7F	; 127
    1560:	bf 2e       	mov	r11, r31
    1562:	b6 fe       	sbrs	r11, 6
    1564:	0b c0       	rjmp	.+22     	; 0x157c <vfprintf+0x2c4>
    1566:	2b 2d       	mov	r18, r11
    1568:	2e 7f       	andi	r18, 0xFE	; 254
    156a:	a5 14       	cp	r10, r5
    156c:	50 f4       	brcc	.+20     	; 0x1582 <vfprintf+0x2ca>
    156e:	b4 fe       	sbrs	r11, 4
    1570:	0a c0       	rjmp	.+20     	; 0x1586 <vfprintf+0x2ce>
    1572:	b2 fc       	sbrc	r11, 2
    1574:	08 c0       	rjmp	.+16     	; 0x1586 <vfprintf+0x2ce>
    1576:	2b 2d       	mov	r18, r11
    1578:	2e 7e       	andi	r18, 0xEE	; 238
    157a:	05 c0       	rjmp	.+10     	; 0x1586 <vfprintf+0x2ce>
    157c:	7a 2c       	mov	r7, r10
    157e:	2b 2d       	mov	r18, r11
    1580:	03 c0       	rjmp	.+6      	; 0x1588 <vfprintf+0x2d0>
    1582:	7a 2c       	mov	r7, r10
    1584:	01 c0       	rjmp	.+2      	; 0x1588 <vfprintf+0x2d0>
    1586:	75 2c       	mov	r7, r5
    1588:	24 ff       	sbrs	r18, 4
    158a:	0d c0       	rjmp	.+26     	; 0x15a6 <vfprintf+0x2ee>
    158c:	fe 01       	movw	r30, r28
    158e:	ea 0d       	add	r30, r10
    1590:	f1 1d       	adc	r31, r1
    1592:	80 81       	ld	r24, Z
    1594:	80 33       	cpi	r24, 0x30	; 48
    1596:	11 f4       	brne	.+4      	; 0x159c <vfprintf+0x2e4>
    1598:	29 7e       	andi	r18, 0xE9	; 233
    159a:	09 c0       	rjmp	.+18     	; 0x15ae <vfprintf+0x2f6>
    159c:	22 ff       	sbrs	r18, 2
    159e:	06 c0       	rjmp	.+12     	; 0x15ac <vfprintf+0x2f4>
    15a0:	73 94       	inc	r7
    15a2:	73 94       	inc	r7
    15a4:	04 c0       	rjmp	.+8      	; 0x15ae <vfprintf+0x2f6>
    15a6:	82 2f       	mov	r24, r18
    15a8:	86 78       	andi	r24, 0x86	; 134
    15aa:	09 f0       	breq	.+2      	; 0x15ae <vfprintf+0x2f6>
    15ac:	73 94       	inc	r7
    15ae:	23 fd       	sbrc	r18, 3
    15b0:	12 c0       	rjmp	.+36     	; 0x15d6 <vfprintf+0x31e>
    15b2:	20 ff       	sbrs	r18, 0
    15b4:	06 c0       	rjmp	.+12     	; 0x15c2 <vfprintf+0x30a>
    15b6:	5a 2c       	mov	r5, r10
    15b8:	73 14       	cp	r7, r3
    15ba:	18 f4       	brcc	.+6      	; 0x15c2 <vfprintf+0x30a>
    15bc:	53 0c       	add	r5, r3
    15be:	57 18       	sub	r5, r7
    15c0:	73 2c       	mov	r7, r3
    15c2:	73 14       	cp	r7, r3
    15c4:	60 f4       	brcc	.+24     	; 0x15de <vfprintf+0x326>
    15c6:	b7 01       	movw	r22, r14
    15c8:	80 e2       	ldi	r24, 0x20	; 32
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	2c 87       	std	Y+12, r18	; 0x0c
    15ce:	c0 d1       	rcall	.+896    	; 0x1950 <fputc>
    15d0:	73 94       	inc	r7
    15d2:	2c 85       	ldd	r18, Y+12	; 0x0c
    15d4:	f6 cf       	rjmp	.-20     	; 0x15c2 <vfprintf+0x30a>
    15d6:	73 14       	cp	r7, r3
    15d8:	10 f4       	brcc	.+4      	; 0x15de <vfprintf+0x326>
    15da:	37 18       	sub	r3, r7
    15dc:	01 c0       	rjmp	.+2      	; 0x15e0 <vfprintf+0x328>
    15de:	31 2c       	mov	r3, r1
    15e0:	24 ff       	sbrs	r18, 4
    15e2:	11 c0       	rjmp	.+34     	; 0x1606 <vfprintf+0x34e>
    15e4:	b7 01       	movw	r22, r14
    15e6:	80 e3       	ldi	r24, 0x30	; 48
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	2c 87       	std	Y+12, r18	; 0x0c
    15ec:	b1 d1       	rcall	.+866    	; 0x1950 <fputc>
    15ee:	2c 85       	ldd	r18, Y+12	; 0x0c
    15f0:	22 ff       	sbrs	r18, 2
    15f2:	16 c0       	rjmp	.+44     	; 0x1620 <vfprintf+0x368>
    15f4:	21 ff       	sbrs	r18, 1
    15f6:	03 c0       	rjmp	.+6      	; 0x15fe <vfprintf+0x346>
    15f8:	88 e5       	ldi	r24, 0x58	; 88
    15fa:	90 e0       	ldi	r25, 0x00	; 0
    15fc:	02 c0       	rjmp	.+4      	; 0x1602 <vfprintf+0x34a>
    15fe:	88 e7       	ldi	r24, 0x78	; 120
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	b7 01       	movw	r22, r14
    1604:	0c c0       	rjmp	.+24     	; 0x161e <vfprintf+0x366>
    1606:	82 2f       	mov	r24, r18
    1608:	86 78       	andi	r24, 0x86	; 134
    160a:	51 f0       	breq	.+20     	; 0x1620 <vfprintf+0x368>
    160c:	21 fd       	sbrc	r18, 1
    160e:	02 c0       	rjmp	.+4      	; 0x1614 <vfprintf+0x35c>
    1610:	80 e2       	ldi	r24, 0x20	; 32
    1612:	01 c0       	rjmp	.+2      	; 0x1616 <vfprintf+0x35e>
    1614:	8b e2       	ldi	r24, 0x2B	; 43
    1616:	27 fd       	sbrc	r18, 7
    1618:	8d e2       	ldi	r24, 0x2D	; 45
    161a:	b7 01       	movw	r22, r14
    161c:	90 e0       	ldi	r25, 0x00	; 0
    161e:	98 d1       	rcall	.+816    	; 0x1950 <fputc>
    1620:	a5 14       	cp	r10, r5
    1622:	30 f4       	brcc	.+12     	; 0x1630 <vfprintf+0x378>
    1624:	b7 01       	movw	r22, r14
    1626:	80 e3       	ldi	r24, 0x30	; 48
    1628:	90 e0       	ldi	r25, 0x00	; 0
    162a:	92 d1       	rcall	.+804    	; 0x1950 <fputc>
    162c:	5a 94       	dec	r5
    162e:	f8 cf       	rjmp	.-16     	; 0x1620 <vfprintf+0x368>
    1630:	aa 94       	dec	r10
    1632:	f4 01       	movw	r30, r8
    1634:	ea 0d       	add	r30, r10
    1636:	f1 1d       	adc	r31, r1
    1638:	80 81       	ld	r24, Z
    163a:	b7 01       	movw	r22, r14
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	88 d1       	rcall	.+784    	; 0x1950 <fputc>
    1640:	a1 10       	cpse	r10, r1
    1642:	f6 cf       	rjmp	.-20     	; 0x1630 <vfprintf+0x378>
    1644:	33 20       	and	r3, r3
    1646:	09 f4       	brne	.+2      	; 0x164a <vfprintf+0x392>
    1648:	5d ce       	rjmp	.-838    	; 0x1304 <vfprintf+0x4c>
    164a:	b7 01       	movw	r22, r14
    164c:	80 e2       	ldi	r24, 0x20	; 32
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	7f d1       	rcall	.+766    	; 0x1950 <fputc>
    1652:	3a 94       	dec	r3
    1654:	f7 cf       	rjmp	.-18     	; 0x1644 <vfprintf+0x38c>
    1656:	f7 01       	movw	r30, r14
    1658:	86 81       	ldd	r24, Z+6	; 0x06
    165a:	97 81       	ldd	r25, Z+7	; 0x07
    165c:	02 c0       	rjmp	.+4      	; 0x1662 <vfprintf+0x3aa>
    165e:	8f ef       	ldi	r24, 0xFF	; 255
    1660:	9f ef       	ldi	r25, 0xFF	; 255
    1662:	2c 96       	adiw	r28, 0x0c	; 12
    1664:	0f b6       	in	r0, 0x3f	; 63
    1666:	f8 94       	cli
    1668:	de bf       	out	0x3e, r29	; 62
    166a:	0f be       	out	0x3f, r0	; 63
    166c:	cd bf       	out	0x3d, r28	; 61
    166e:	df 91       	pop	r29
    1670:	cf 91       	pop	r28
    1672:	1f 91       	pop	r17
    1674:	0f 91       	pop	r16
    1676:	ff 90       	pop	r15
    1678:	ef 90       	pop	r14
    167a:	df 90       	pop	r13
    167c:	cf 90       	pop	r12
    167e:	bf 90       	pop	r11
    1680:	af 90       	pop	r10
    1682:	9f 90       	pop	r9
    1684:	8f 90       	pop	r8
    1686:	7f 90       	pop	r7
    1688:	6f 90       	pop	r6
    168a:	5f 90       	pop	r5
    168c:	4f 90       	pop	r4
    168e:	3f 90       	pop	r3
    1690:	2f 90       	pop	r2
    1692:	08 95       	ret

00001694 <calloc>:
    1694:	0f 93       	push	r16
    1696:	1f 93       	push	r17
    1698:	cf 93       	push	r28
    169a:	df 93       	push	r29
    169c:	86 9f       	mul	r24, r22
    169e:	80 01       	movw	r16, r0
    16a0:	87 9f       	mul	r24, r23
    16a2:	10 0d       	add	r17, r0
    16a4:	96 9f       	mul	r25, r22
    16a6:	10 0d       	add	r17, r0
    16a8:	11 24       	eor	r1, r1
    16aa:	c8 01       	movw	r24, r16
    16ac:	0d d0       	rcall	.+26     	; 0x16c8 <malloc>
    16ae:	ec 01       	movw	r28, r24
    16b0:	00 97       	sbiw	r24, 0x00	; 0
    16b2:	21 f0       	breq	.+8      	; 0x16bc <calloc+0x28>
    16b4:	a8 01       	movw	r20, r16
    16b6:	60 e0       	ldi	r22, 0x00	; 0
    16b8:	70 e0       	ldi	r23, 0x00	; 0
    16ba:	38 d1       	rcall	.+624    	; 0x192c <memset>
    16bc:	ce 01       	movw	r24, r28
    16be:	df 91       	pop	r29
    16c0:	cf 91       	pop	r28
    16c2:	1f 91       	pop	r17
    16c4:	0f 91       	pop	r16
    16c6:	08 95       	ret

000016c8 <malloc>:
    16c8:	cf 93       	push	r28
    16ca:	df 93       	push	r29
    16cc:	82 30       	cpi	r24, 0x02	; 2
    16ce:	91 05       	cpc	r25, r1
    16d0:	10 f4       	brcc	.+4      	; 0x16d6 <malloc+0xe>
    16d2:	82 e0       	ldi	r24, 0x02	; 2
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	e0 91 ea 02 	lds	r30, 0x02EA
    16da:	f0 91 eb 02 	lds	r31, 0x02EB
    16de:	20 e0       	ldi	r18, 0x00	; 0
    16e0:	30 e0       	ldi	r19, 0x00	; 0
    16e2:	a0 e0       	ldi	r26, 0x00	; 0
    16e4:	b0 e0       	ldi	r27, 0x00	; 0
    16e6:	30 97       	sbiw	r30, 0x00	; 0
    16e8:	39 f1       	breq	.+78     	; 0x1738 <malloc+0x70>
    16ea:	40 81       	ld	r20, Z
    16ec:	51 81       	ldd	r21, Z+1	; 0x01
    16ee:	48 17       	cp	r20, r24
    16f0:	59 07       	cpc	r21, r25
    16f2:	b8 f0       	brcs	.+46     	; 0x1722 <malloc+0x5a>
    16f4:	48 17       	cp	r20, r24
    16f6:	59 07       	cpc	r21, r25
    16f8:	71 f4       	brne	.+28     	; 0x1716 <malloc+0x4e>
    16fa:	82 81       	ldd	r24, Z+2	; 0x02
    16fc:	93 81       	ldd	r25, Z+3	; 0x03
    16fe:	10 97       	sbiw	r26, 0x00	; 0
    1700:	29 f0       	breq	.+10     	; 0x170c <malloc+0x44>
    1702:	13 96       	adiw	r26, 0x03	; 3
    1704:	9c 93       	st	X, r25
    1706:	8e 93       	st	-X, r24
    1708:	12 97       	sbiw	r26, 0x02	; 2
    170a:	2c c0       	rjmp	.+88     	; 0x1764 <malloc+0x9c>
    170c:	90 93 eb 02 	sts	0x02EB, r25
    1710:	80 93 ea 02 	sts	0x02EA, r24
    1714:	27 c0       	rjmp	.+78     	; 0x1764 <malloc+0x9c>
    1716:	21 15       	cp	r18, r1
    1718:	31 05       	cpc	r19, r1
    171a:	31 f0       	breq	.+12     	; 0x1728 <malloc+0x60>
    171c:	42 17       	cp	r20, r18
    171e:	53 07       	cpc	r21, r19
    1720:	18 f0       	brcs	.+6      	; 0x1728 <malloc+0x60>
    1722:	a9 01       	movw	r20, r18
    1724:	db 01       	movw	r26, r22
    1726:	01 c0       	rjmp	.+2      	; 0x172a <malloc+0x62>
    1728:	ef 01       	movw	r28, r30
    172a:	9a 01       	movw	r18, r20
    172c:	bd 01       	movw	r22, r26
    172e:	df 01       	movw	r26, r30
    1730:	02 80       	ldd	r0, Z+2	; 0x02
    1732:	f3 81       	ldd	r31, Z+3	; 0x03
    1734:	e0 2d       	mov	r30, r0
    1736:	d7 cf       	rjmp	.-82     	; 0x16e6 <malloc+0x1e>
    1738:	21 15       	cp	r18, r1
    173a:	31 05       	cpc	r19, r1
    173c:	f9 f0       	breq	.+62     	; 0x177c <malloc+0xb4>
    173e:	28 1b       	sub	r18, r24
    1740:	39 0b       	sbc	r19, r25
    1742:	24 30       	cpi	r18, 0x04	; 4
    1744:	31 05       	cpc	r19, r1
    1746:	80 f4       	brcc	.+32     	; 0x1768 <malloc+0xa0>
    1748:	8a 81       	ldd	r24, Y+2	; 0x02
    174a:	9b 81       	ldd	r25, Y+3	; 0x03
    174c:	61 15       	cp	r22, r1
    174e:	71 05       	cpc	r23, r1
    1750:	21 f0       	breq	.+8      	; 0x175a <malloc+0x92>
    1752:	fb 01       	movw	r30, r22
    1754:	93 83       	std	Z+3, r25	; 0x03
    1756:	82 83       	std	Z+2, r24	; 0x02
    1758:	04 c0       	rjmp	.+8      	; 0x1762 <malloc+0x9a>
    175a:	90 93 eb 02 	sts	0x02EB, r25
    175e:	80 93 ea 02 	sts	0x02EA, r24
    1762:	fe 01       	movw	r30, r28
    1764:	32 96       	adiw	r30, 0x02	; 2
    1766:	44 c0       	rjmp	.+136    	; 0x17f0 <malloc+0x128>
    1768:	fe 01       	movw	r30, r28
    176a:	e2 0f       	add	r30, r18
    176c:	f3 1f       	adc	r31, r19
    176e:	81 93       	st	Z+, r24
    1770:	91 93       	st	Z+, r25
    1772:	22 50       	subi	r18, 0x02	; 2
    1774:	31 09       	sbc	r19, r1
    1776:	39 83       	std	Y+1, r19	; 0x01
    1778:	28 83       	st	Y, r18
    177a:	3a c0       	rjmp	.+116    	; 0x17f0 <malloc+0x128>
    177c:	20 91 e8 02 	lds	r18, 0x02E8
    1780:	30 91 e9 02 	lds	r19, 0x02E9
    1784:	23 2b       	or	r18, r19
    1786:	41 f4       	brne	.+16     	; 0x1798 <malloc+0xd0>
    1788:	20 91 02 02 	lds	r18, 0x0202
    178c:	30 91 03 02 	lds	r19, 0x0203
    1790:	30 93 e9 02 	sts	0x02E9, r19
    1794:	20 93 e8 02 	sts	0x02E8, r18
    1798:	20 91 00 02 	lds	r18, 0x0200
    179c:	30 91 01 02 	lds	r19, 0x0201
    17a0:	21 15       	cp	r18, r1
    17a2:	31 05       	cpc	r19, r1
    17a4:	41 f4       	brne	.+16     	; 0x17b6 <malloc+0xee>
    17a6:	2d b7       	in	r18, 0x3d	; 61
    17a8:	3e b7       	in	r19, 0x3e	; 62
    17aa:	40 91 04 02 	lds	r20, 0x0204
    17ae:	50 91 05 02 	lds	r21, 0x0205
    17b2:	24 1b       	sub	r18, r20
    17b4:	35 0b       	sbc	r19, r21
    17b6:	e0 91 e8 02 	lds	r30, 0x02E8
    17ba:	f0 91 e9 02 	lds	r31, 0x02E9
    17be:	e2 17       	cp	r30, r18
    17c0:	f3 07       	cpc	r31, r19
    17c2:	a0 f4       	brcc	.+40     	; 0x17ec <malloc+0x124>
    17c4:	2e 1b       	sub	r18, r30
    17c6:	3f 0b       	sbc	r19, r31
    17c8:	28 17       	cp	r18, r24
    17ca:	39 07       	cpc	r19, r25
    17cc:	78 f0       	brcs	.+30     	; 0x17ec <malloc+0x124>
    17ce:	ac 01       	movw	r20, r24
    17d0:	4e 5f       	subi	r20, 0xFE	; 254
    17d2:	5f 4f       	sbci	r21, 0xFF	; 255
    17d4:	24 17       	cp	r18, r20
    17d6:	35 07       	cpc	r19, r21
    17d8:	48 f0       	brcs	.+18     	; 0x17ec <malloc+0x124>
    17da:	4e 0f       	add	r20, r30
    17dc:	5f 1f       	adc	r21, r31
    17de:	50 93 e9 02 	sts	0x02E9, r21
    17e2:	40 93 e8 02 	sts	0x02E8, r20
    17e6:	81 93       	st	Z+, r24
    17e8:	91 93       	st	Z+, r25
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <malloc+0x128>
    17ec:	e0 e0       	ldi	r30, 0x00	; 0
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	cf 01       	movw	r24, r30
    17f2:	df 91       	pop	r29
    17f4:	cf 91       	pop	r28
    17f6:	08 95       	ret

000017f8 <free>:
    17f8:	cf 93       	push	r28
    17fa:	df 93       	push	r29
    17fc:	00 97       	sbiw	r24, 0x00	; 0
    17fe:	09 f4       	brne	.+2      	; 0x1802 <free+0xa>
    1800:	87 c0       	rjmp	.+270    	; 0x1910 <free+0x118>
    1802:	fc 01       	movw	r30, r24
    1804:	32 97       	sbiw	r30, 0x02	; 2
    1806:	13 82       	std	Z+3, r1	; 0x03
    1808:	12 82       	std	Z+2, r1	; 0x02
    180a:	c0 91 ea 02 	lds	r28, 0x02EA
    180e:	d0 91 eb 02 	lds	r29, 0x02EB
    1812:	20 97       	sbiw	r28, 0x00	; 0
    1814:	81 f4       	brne	.+32     	; 0x1836 <free+0x3e>
    1816:	20 81       	ld	r18, Z
    1818:	31 81       	ldd	r19, Z+1	; 0x01
    181a:	28 0f       	add	r18, r24
    181c:	39 1f       	adc	r19, r25
    181e:	80 91 e8 02 	lds	r24, 0x02E8
    1822:	90 91 e9 02 	lds	r25, 0x02E9
    1826:	82 17       	cp	r24, r18
    1828:	93 07       	cpc	r25, r19
    182a:	79 f5       	brne	.+94     	; 0x188a <free+0x92>
    182c:	f0 93 e9 02 	sts	0x02E9, r31
    1830:	e0 93 e8 02 	sts	0x02E8, r30
    1834:	6d c0       	rjmp	.+218    	; 0x1910 <free+0x118>
    1836:	de 01       	movw	r26, r28
    1838:	20 e0       	ldi	r18, 0x00	; 0
    183a:	30 e0       	ldi	r19, 0x00	; 0
    183c:	ae 17       	cp	r26, r30
    183e:	bf 07       	cpc	r27, r31
    1840:	50 f4       	brcc	.+20     	; 0x1856 <free+0x5e>
    1842:	12 96       	adiw	r26, 0x02	; 2
    1844:	4d 91       	ld	r20, X+
    1846:	5c 91       	ld	r21, X
    1848:	13 97       	sbiw	r26, 0x03	; 3
    184a:	9d 01       	movw	r18, r26
    184c:	41 15       	cp	r20, r1
    184e:	51 05       	cpc	r21, r1
    1850:	09 f1       	breq	.+66     	; 0x1894 <free+0x9c>
    1852:	da 01       	movw	r26, r20
    1854:	f3 cf       	rjmp	.-26     	; 0x183c <free+0x44>
    1856:	b3 83       	std	Z+3, r27	; 0x03
    1858:	a2 83       	std	Z+2, r26	; 0x02
    185a:	40 81       	ld	r20, Z
    185c:	51 81       	ldd	r21, Z+1	; 0x01
    185e:	84 0f       	add	r24, r20
    1860:	95 1f       	adc	r25, r21
    1862:	8a 17       	cp	r24, r26
    1864:	9b 07       	cpc	r25, r27
    1866:	71 f4       	brne	.+28     	; 0x1884 <free+0x8c>
    1868:	8d 91       	ld	r24, X+
    186a:	9c 91       	ld	r25, X
    186c:	11 97       	sbiw	r26, 0x01	; 1
    186e:	84 0f       	add	r24, r20
    1870:	95 1f       	adc	r25, r21
    1872:	02 96       	adiw	r24, 0x02	; 2
    1874:	91 83       	std	Z+1, r25	; 0x01
    1876:	80 83       	st	Z, r24
    1878:	12 96       	adiw	r26, 0x02	; 2
    187a:	8d 91       	ld	r24, X+
    187c:	9c 91       	ld	r25, X
    187e:	13 97       	sbiw	r26, 0x03	; 3
    1880:	93 83       	std	Z+3, r25	; 0x03
    1882:	82 83       	std	Z+2, r24	; 0x02
    1884:	21 15       	cp	r18, r1
    1886:	31 05       	cpc	r19, r1
    1888:	29 f4       	brne	.+10     	; 0x1894 <free+0x9c>
    188a:	f0 93 eb 02 	sts	0x02EB, r31
    188e:	e0 93 ea 02 	sts	0x02EA, r30
    1892:	3e c0       	rjmp	.+124    	; 0x1910 <free+0x118>
    1894:	d9 01       	movw	r26, r18
    1896:	13 96       	adiw	r26, 0x03	; 3
    1898:	fc 93       	st	X, r31
    189a:	ee 93       	st	-X, r30
    189c:	12 97       	sbiw	r26, 0x02	; 2
    189e:	4d 91       	ld	r20, X+
    18a0:	5d 91       	ld	r21, X+
    18a2:	a4 0f       	add	r26, r20
    18a4:	b5 1f       	adc	r27, r21
    18a6:	ea 17       	cp	r30, r26
    18a8:	fb 07       	cpc	r31, r27
    18aa:	79 f4       	brne	.+30     	; 0x18ca <free+0xd2>
    18ac:	80 81       	ld	r24, Z
    18ae:	91 81       	ldd	r25, Z+1	; 0x01
    18b0:	84 0f       	add	r24, r20
    18b2:	95 1f       	adc	r25, r21
    18b4:	02 96       	adiw	r24, 0x02	; 2
    18b6:	d9 01       	movw	r26, r18
    18b8:	11 96       	adiw	r26, 0x01	; 1
    18ba:	9c 93       	st	X, r25
    18bc:	8e 93       	st	-X, r24
    18be:	82 81       	ldd	r24, Z+2	; 0x02
    18c0:	93 81       	ldd	r25, Z+3	; 0x03
    18c2:	13 96       	adiw	r26, 0x03	; 3
    18c4:	9c 93       	st	X, r25
    18c6:	8e 93       	st	-X, r24
    18c8:	12 97       	sbiw	r26, 0x02	; 2
    18ca:	e0 e0       	ldi	r30, 0x00	; 0
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	8a 81       	ldd	r24, Y+2	; 0x02
    18d0:	9b 81       	ldd	r25, Y+3	; 0x03
    18d2:	00 97       	sbiw	r24, 0x00	; 0
    18d4:	19 f0       	breq	.+6      	; 0x18dc <free+0xe4>
    18d6:	fe 01       	movw	r30, r28
    18d8:	ec 01       	movw	r28, r24
    18da:	f9 cf       	rjmp	.-14     	; 0x18ce <free+0xd6>
    18dc:	ce 01       	movw	r24, r28
    18de:	02 96       	adiw	r24, 0x02	; 2
    18e0:	28 81       	ld	r18, Y
    18e2:	39 81       	ldd	r19, Y+1	; 0x01
    18e4:	82 0f       	add	r24, r18
    18e6:	93 1f       	adc	r25, r19
    18e8:	20 91 e8 02 	lds	r18, 0x02E8
    18ec:	30 91 e9 02 	lds	r19, 0x02E9
    18f0:	28 17       	cp	r18, r24
    18f2:	39 07       	cpc	r19, r25
    18f4:	69 f4       	brne	.+26     	; 0x1910 <free+0x118>
    18f6:	30 97       	sbiw	r30, 0x00	; 0
    18f8:	29 f4       	brne	.+10     	; 0x1904 <free+0x10c>
    18fa:	10 92 eb 02 	sts	0x02EB, r1
    18fe:	10 92 ea 02 	sts	0x02EA, r1
    1902:	02 c0       	rjmp	.+4      	; 0x1908 <free+0x110>
    1904:	13 82       	std	Z+3, r1	; 0x03
    1906:	12 82       	std	Z+2, r1	; 0x02
    1908:	d0 93 e9 02 	sts	0x02E9, r29
    190c:	c0 93 e8 02 	sts	0x02E8, r28
    1910:	df 91       	pop	r29
    1912:	cf 91       	pop	r28
    1914:	08 95       	ret

00001916 <strnlen_P>:
    1916:	fc 01       	movw	r30, r24
    1918:	05 90       	lpm	r0, Z+
    191a:	61 50       	subi	r22, 0x01	; 1
    191c:	70 40       	sbci	r23, 0x00	; 0
    191e:	01 10       	cpse	r0, r1
    1920:	d8 f7       	brcc	.-10     	; 0x1918 <strnlen_P+0x2>
    1922:	80 95       	com	r24
    1924:	90 95       	com	r25
    1926:	8e 0f       	add	r24, r30
    1928:	9f 1f       	adc	r25, r31
    192a:	08 95       	ret

0000192c <memset>:
    192c:	dc 01       	movw	r26, r24
    192e:	01 c0       	rjmp	.+2      	; 0x1932 <memset+0x6>
    1930:	6d 93       	st	X+, r22
    1932:	41 50       	subi	r20, 0x01	; 1
    1934:	50 40       	sbci	r21, 0x00	; 0
    1936:	e0 f7       	brcc	.-8      	; 0x1930 <memset+0x4>
    1938:	08 95       	ret

0000193a <strnlen>:
    193a:	fc 01       	movw	r30, r24
    193c:	61 50       	subi	r22, 0x01	; 1
    193e:	70 40       	sbci	r23, 0x00	; 0
    1940:	01 90       	ld	r0, Z+
    1942:	01 10       	cpse	r0, r1
    1944:	d8 f7       	brcc	.-10     	; 0x193c <strnlen+0x2>
    1946:	80 95       	com	r24
    1948:	90 95       	com	r25
    194a:	8e 0f       	add	r24, r30
    194c:	9f 1f       	adc	r25, r31
    194e:	08 95       	ret

00001950 <fputc>:
    1950:	0f 93       	push	r16
    1952:	1f 93       	push	r17
    1954:	cf 93       	push	r28
    1956:	df 93       	push	r29
    1958:	18 2f       	mov	r17, r24
    195a:	09 2f       	mov	r16, r25
    195c:	eb 01       	movw	r28, r22
    195e:	8b 81       	ldd	r24, Y+3	; 0x03
    1960:	81 fd       	sbrc	r24, 1
    1962:	03 c0       	rjmp	.+6      	; 0x196a <fputc+0x1a>
    1964:	8f ef       	ldi	r24, 0xFF	; 255
    1966:	9f ef       	ldi	r25, 0xFF	; 255
    1968:	20 c0       	rjmp	.+64     	; 0x19aa <fputc+0x5a>
    196a:	82 ff       	sbrs	r24, 2
    196c:	10 c0       	rjmp	.+32     	; 0x198e <fputc+0x3e>
    196e:	4e 81       	ldd	r20, Y+6	; 0x06
    1970:	5f 81       	ldd	r21, Y+7	; 0x07
    1972:	2c 81       	ldd	r18, Y+4	; 0x04
    1974:	3d 81       	ldd	r19, Y+5	; 0x05
    1976:	42 17       	cp	r20, r18
    1978:	53 07       	cpc	r21, r19
    197a:	7c f4       	brge	.+30     	; 0x199a <fputc+0x4a>
    197c:	e8 81       	ld	r30, Y
    197e:	f9 81       	ldd	r31, Y+1	; 0x01
    1980:	9f 01       	movw	r18, r30
    1982:	2f 5f       	subi	r18, 0xFF	; 255
    1984:	3f 4f       	sbci	r19, 0xFF	; 255
    1986:	39 83       	std	Y+1, r19	; 0x01
    1988:	28 83       	st	Y, r18
    198a:	10 83       	st	Z, r17
    198c:	06 c0       	rjmp	.+12     	; 0x199a <fputc+0x4a>
    198e:	e8 85       	ldd	r30, Y+8	; 0x08
    1990:	f9 85       	ldd	r31, Y+9	; 0x09
    1992:	81 2f       	mov	r24, r17
    1994:	19 95       	eicall
    1996:	89 2b       	or	r24, r25
    1998:	29 f7       	brne	.-54     	; 0x1964 <fputc+0x14>
    199a:	2e 81       	ldd	r18, Y+6	; 0x06
    199c:	3f 81       	ldd	r19, Y+7	; 0x07
    199e:	2f 5f       	subi	r18, 0xFF	; 255
    19a0:	3f 4f       	sbci	r19, 0xFF	; 255
    19a2:	3f 83       	std	Y+7, r19	; 0x07
    19a4:	2e 83       	std	Y+6, r18	; 0x06
    19a6:	81 2f       	mov	r24, r17
    19a8:	90 2f       	mov	r25, r16
    19aa:	df 91       	pop	r29
    19ac:	cf 91       	pop	r28
    19ae:	1f 91       	pop	r17
    19b0:	0f 91       	pop	r16
    19b2:	08 95       	ret

000019b4 <__ultoa_invert>:
    19b4:	fa 01       	movw	r30, r20
    19b6:	aa 27       	eor	r26, r26
    19b8:	28 30       	cpi	r18, 0x08	; 8
    19ba:	51 f1       	breq	.+84     	; 0x1a10 <__ultoa_invert+0x5c>
    19bc:	20 31       	cpi	r18, 0x10	; 16
    19be:	81 f1       	breq	.+96     	; 0x1a20 <__ultoa_invert+0x6c>
    19c0:	e8 94       	clt
    19c2:	6f 93       	push	r22
    19c4:	6e 7f       	andi	r22, 0xFE	; 254
    19c6:	6e 5f       	subi	r22, 0xFE	; 254
    19c8:	7f 4f       	sbci	r23, 0xFF	; 255
    19ca:	8f 4f       	sbci	r24, 0xFF	; 255
    19cc:	9f 4f       	sbci	r25, 0xFF	; 255
    19ce:	af 4f       	sbci	r26, 0xFF	; 255
    19d0:	b1 e0       	ldi	r27, 0x01	; 1
    19d2:	3e d0       	rcall	.+124    	; 0x1a50 <__ultoa_invert+0x9c>
    19d4:	b4 e0       	ldi	r27, 0x04	; 4
    19d6:	3c d0       	rcall	.+120    	; 0x1a50 <__ultoa_invert+0x9c>
    19d8:	67 0f       	add	r22, r23
    19da:	78 1f       	adc	r23, r24
    19dc:	89 1f       	adc	r24, r25
    19de:	9a 1f       	adc	r25, r26
    19e0:	a1 1d       	adc	r26, r1
    19e2:	68 0f       	add	r22, r24
    19e4:	79 1f       	adc	r23, r25
    19e6:	8a 1f       	adc	r24, r26
    19e8:	91 1d       	adc	r25, r1
    19ea:	a1 1d       	adc	r26, r1
    19ec:	6a 0f       	add	r22, r26
    19ee:	71 1d       	adc	r23, r1
    19f0:	81 1d       	adc	r24, r1
    19f2:	91 1d       	adc	r25, r1
    19f4:	a1 1d       	adc	r26, r1
    19f6:	20 d0       	rcall	.+64     	; 0x1a38 <__ultoa_invert+0x84>
    19f8:	09 f4       	brne	.+2      	; 0x19fc <__ultoa_invert+0x48>
    19fa:	68 94       	set
    19fc:	3f 91       	pop	r19
    19fe:	2a e0       	ldi	r18, 0x0A	; 10
    1a00:	26 9f       	mul	r18, r22
    1a02:	11 24       	eor	r1, r1
    1a04:	30 19       	sub	r19, r0
    1a06:	30 5d       	subi	r19, 0xD0	; 208
    1a08:	31 93       	st	Z+, r19
    1a0a:	de f6       	brtc	.-74     	; 0x19c2 <__ultoa_invert+0xe>
    1a0c:	cf 01       	movw	r24, r30
    1a0e:	08 95       	ret
    1a10:	46 2f       	mov	r20, r22
    1a12:	47 70       	andi	r20, 0x07	; 7
    1a14:	40 5d       	subi	r20, 0xD0	; 208
    1a16:	41 93       	st	Z+, r20
    1a18:	b3 e0       	ldi	r27, 0x03	; 3
    1a1a:	0f d0       	rcall	.+30     	; 0x1a3a <__ultoa_invert+0x86>
    1a1c:	c9 f7       	brne	.-14     	; 0x1a10 <__ultoa_invert+0x5c>
    1a1e:	f6 cf       	rjmp	.-20     	; 0x1a0c <__ultoa_invert+0x58>
    1a20:	46 2f       	mov	r20, r22
    1a22:	4f 70       	andi	r20, 0x0F	; 15
    1a24:	40 5d       	subi	r20, 0xD0	; 208
    1a26:	4a 33       	cpi	r20, 0x3A	; 58
    1a28:	18 f0       	brcs	.+6      	; 0x1a30 <__ultoa_invert+0x7c>
    1a2a:	49 5d       	subi	r20, 0xD9	; 217
    1a2c:	31 fd       	sbrc	r19, 1
    1a2e:	40 52       	subi	r20, 0x20	; 32
    1a30:	41 93       	st	Z+, r20
    1a32:	02 d0       	rcall	.+4      	; 0x1a38 <__ultoa_invert+0x84>
    1a34:	a9 f7       	brne	.-22     	; 0x1a20 <__ultoa_invert+0x6c>
    1a36:	ea cf       	rjmp	.-44     	; 0x1a0c <__ultoa_invert+0x58>
    1a38:	b4 e0       	ldi	r27, 0x04	; 4
    1a3a:	a6 95       	lsr	r26
    1a3c:	97 95       	ror	r25
    1a3e:	87 95       	ror	r24
    1a40:	77 95       	ror	r23
    1a42:	67 95       	ror	r22
    1a44:	ba 95       	dec	r27
    1a46:	c9 f7       	brne	.-14     	; 0x1a3a <__ultoa_invert+0x86>
    1a48:	00 97       	sbiw	r24, 0x00	; 0
    1a4a:	61 05       	cpc	r22, r1
    1a4c:	71 05       	cpc	r23, r1
    1a4e:	08 95       	ret
    1a50:	9b 01       	movw	r18, r22
    1a52:	ac 01       	movw	r20, r24
    1a54:	0a 2e       	mov	r0, r26
    1a56:	06 94       	lsr	r0
    1a58:	57 95       	ror	r21
    1a5a:	47 95       	ror	r20
    1a5c:	37 95       	ror	r19
    1a5e:	27 95       	ror	r18
    1a60:	ba 95       	dec	r27
    1a62:	c9 f7       	brne	.-14     	; 0x1a56 <__ultoa_invert+0xa2>
    1a64:	62 0f       	add	r22, r18
    1a66:	73 1f       	adc	r23, r19
    1a68:	84 1f       	adc	r24, r20
    1a6a:	95 1f       	adc	r25, r21
    1a6c:	a0 1d       	adc	r26, r0
    1a6e:	08 95       	ret

00001a70 <_exit>:
    1a70:	f8 94       	cli

00001a72 <__stop_program>:
    1a72:	ff cf       	rjmp	.-2      	; 0x1a72 <__stop_program>
