

================================================================
== Vitis HLS Report for 'conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Wed Mar  6 03:04:04 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.295 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |       10|       11|  33.330 ns|  36.663 ns|    9|    9|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |       10|       10|         3|          1|          1|     9|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      379|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|        0|       10|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      731|    -|
|Register             |        -|     -|     1091|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     1091|     1120|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_5ns_21_1_1_U10  |mul_16s_5ns_21_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_5s_21_1_1_U9    |mul_16s_5s_21_1_1   |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  10|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln813_25_fu_1871_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_26_fu_1876_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_27_fu_1802_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_28_fu_1808_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_29_fu_1881_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_30_fu_1814_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln813_31_fu_1886_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_32_fu_1820_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln813_33_fu_1830_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln813_34_fu_1891_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_35_fu_1896_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_fu_1792_p2     |         +|   0|  0|  21|          14|           6|
    |i_part_fu_1426_p2        |         +|   0|  0|  12|           4|           1|
    |r_V_27_fu_1671_p2        |         +|   0|  0|  27|          20|          20|
    |r_V_29_fu_1707_p2        |         +|   0|  0|  26|          19|          19|
    |r_V_31_fu_1743_p2        |         +|   0|  0|  27|          20|          20|
    |r_V_21_fu_1852_p2        |         -|   0|  0|  28|          21|          21|
    |r_V_25_fu_1639_p2        |         -|   0|  0|  27|          20|          20|
    |ap_condition_109         |       and|   0|  0|   2|           1|           1|
    |ap_condition_212         |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_1546_p2     |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 379|         300|         291|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg             |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_374_p6             |  14|          3|    1|          3|
    |ap_phi_mux_i_part1_phi_fu_402_p6             |  14|          3|    4|         12|
    |ap_phi_mux_p_read2_phi_phi_fu_417_p4         |  14|          3|  768|       2304|
    |ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449  |  54|         10|   16|        160|
    |ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426  |  54|         10|   16|        160|
    |i_part1_reg_399                              |   9|          2|    4|          8|
    |p_read2_phi_reg_413                          |  14|          3|  768|       2304|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 731|        138| 1739|       6555|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |add_ln813_28_reg_1997                        |   16|   0|   16|          0|
    |add_ln813_30_reg_2002                        |   16|   0|   16|          0|
    |add_ln813_33_reg_2007                        |   16|   0|   16|          0|
    |ap_CS_fsm                                    |    1|   0|    1|          0|
    |ap_done_reg                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449  |   16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426  |   16|   0|   16|          0|
    |data_buf_V_120_reg_679                       |   16|   0|   16|          0|
    |do_init_reg_371                              |    1|   0|    1|          0|
    |i_part1_reg_399                              |    4|   0|    4|          0|
    |i_part1_reg_399_pp0_iter1_reg                |    4|   0|    4|          0|
    |i_part_reg_1913                              |    4|   0|    4|          0|
    |icmp_ln35_reg_1978                           |    1|   0|    1|          0|
    |p_read2_phi_reg_413                          |  768|   0|  768|          0|
    |trunc_ln818_24_reg_1982                      |   16|   0|   16|          0|
    |trunc_ln818_28_reg_1987                      |   15|   0|   15|          0|
    |trunc_ln818_32_reg_1992                      |   16|   0|   16|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        | 1091|   0| 1091|          0|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  conv_2d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|p_read        |   in|  768|     ap_none|                                                                           p_read|        scalar|
|res_0         |  out|   16|      ap_vld|                                                                            res_0|       pointer|
|res_0_ap_vld  |  out|    1|      ap_vld|                                                                            res_0|       pointer|
|res_1         |  out|   16|      ap_vld|                                                                            res_1|       pointer|
|res_1_ap_vld  |  out|    1|      ap_vld|                                                                            res_1|       pointer|
|res_2         |  out|   16|      ap_vld|                                                                            res_2|       pointer|
|res_2_ap_vld  |  out|    1|      ap_vld|                                                                            res_2|       pointer|
|res_3         |  out|   16|      ap_vld|                                                                            res_3|       pointer|
|res_3_ap_vld  |  out|    1|      ap_vld|                                                                            res_3|       pointer|
|res_4         |  out|   16|      ap_vld|                                                                            res_4|       pointer|
|res_4_ap_vld  |  out|    1|      ap_vld|                                                                            res_4|       pointer|
|res_5         |  out|   16|      ap_vld|                                                                            res_5|       pointer|
|res_5_ap_vld  |  out|    1|      ap_vld|                                                                            res_5|       pointer|
|res_6         |  out|   16|      ap_vld|                                                                            res_6|       pointer|
|res_6_ap_vld  |  out|    1|      ap_vld|                                                                            res_6|       pointer|
|res_7         |  out|   16|      ap_vld|                                                                            res_7|       pointer|
|res_7_ap_vld  |  out|    1|      ap_vld|                                                                            res_7|       pointer|
|res_8         |  out|   16|      ap_vld|                                                                            res_8|       pointer|
|res_8_ap_vld  |  out|    1|      ap_vld|                                                                            res_8|       pointer|
+--------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

