#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec  3 17:40:17 2022
# Process ID: 30444
# Current directory: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37140 E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\BRAM_LT_Based\BRAM32bit\vivado\sysgen_STN\sysgen_STN.xpr
# Log file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/gen_withRegister/ip [current_project]
update_ip_catalog
export_ip_user_files -of_objects  [get_files E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0/bram_stn_32bit_0.xci] -no_script -reset -force -quiet
remove_files  -fileset bram_stn_32bit_0 E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0/bram_stn_32bit_0.xci
create_ip -name bram_stn_32bit -vendor User_Company -library SysGen -version 1.0 -module_name bram_stn_32bit_0
generate_target {instantiation_template} [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_1/bram_stn_32bit_0.xci]
generate_target all [get_files  e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_1/bram_stn_32bit_0.xci]
catch { config_ip_cache -export [get_ips -all bram_stn_32bit_0] }
export_ip_user_files -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_1/bram_stn_32bit_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_1/bram_stn_32bit_0.xci]
launch_runs bram_stn_32bit_0_synth_1 -jobs 8
wait_on_run bram_stn_32bit_0_synth_1
export_simulation -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_1/bram_stn_32bit_0.xci] -directory E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files -ipstatic_source_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/modelsim} {questa=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/questa} {riviera=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/riviera} {activehdl=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sysgen_STN_tb.tcl
run 81 us
close_sim
launch_simulation
source sysgen_STN_tb.tcl
run 81 us
run 100 us
close_sim
launch_simulation
source sysgen_STN_tb.tcl
run 100 us
close_sim
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/gen_withRegister/ip [current_project]
update_ip_catalog
export_ip_user_files -of_objects  [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_1/bram_stn_32bit_0.xci] -no_script -reset -force -quiet
remove_files  -fileset bram_stn_32bit_0 e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_1/bram_stn_32bit_0.xci
create_ip -name bram_stn_32bit -vendor User_Company -library SysGen -version 1.0 -module_name bram_stn_32bit_0
generate_target {instantiation_template} [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_2/bram_stn_32bit_0.xci]
generate_target all [get_files  e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_2/bram_stn_32bit_0.xci]
catch { config_ip_cache -export [get_ips -all bram_stn_32bit_0] }
export_ip_user_files -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_2/bram_stn_32bit_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_2/bram_stn_32bit_0.xci]
launch_runs bram_stn_32bit_0_synth_1 -jobs 8
wait_on_run bram_stn_32bit_0_synth_1
export_simulation -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_2/bram_stn_32bit_0.xci] -directory E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files -ipstatic_source_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/modelsim} {questa=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/questa} {riviera=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/riviera} {activehdl=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sysgen_STN_tb.tcl
run 100 us
close_sim
export_ip_user_files -of_objects  [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_2/bram_stn_32bit_0.xci] -no_script -reset -force -quiet
remove_files  -fileset bram_stn_32bit_0 e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_2/bram_stn_32bit_0.xci
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/gen_withRegister/ip [current_project]
update_ip_catalog
create_ip -name bram_stn_32bit -vendor User_Company -library SysGen -version 1.0 -module_name bram_stn_32bit_0
generate_target {instantiation_template} [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_3/bram_stn_32bit_0.xci]
generate_target all [get_files  e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_3/bram_stn_32bit_0.xci]
catch { config_ip_cache -export [get_ips -all bram_stn_32bit_0] }
export_ip_user_files -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_3/bram_stn_32bit_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_3/bram_stn_32bit_0.xci]
launch_runs bram_stn_32bit_0_synth_1 -jobs 8
wait_on_run bram_stn_32bit_0_synth_1
export_simulation -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_3/bram_stn_32bit_0.xci] -directory E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files -ipstatic_source_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/modelsim} {questa=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/questa} {riviera=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/riviera} {activehdl=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sysgen_STN_tb.tcl
run 100 us
close_sim
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/gen_withRegister/ip [current_project]
update_ip_catalog
export_ip_user_files -of_objects  [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_3/bram_stn_32bit_0.xci] -no_script -reset -force -quiet
remove_files  -fileset bram_stn_32bit_0 e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_3/bram_stn_32bit_0.xci
create_ip -name bram_stn_32bit -vendor User_Company -library SysGen -version 1.0 -module_name bram_stn_32bit_0
generate_target {instantiation_template} [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_4/bram_stn_32bit_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_4/bram_stn_32bit_0.xci]
catch { config_ip_cache -export [get_ips -all bram_stn_32bit_0] }
export_ip_user_files -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_4/bram_stn_32bit_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_4/bram_stn_32bit_0.xci]
launch_runs bram_stn_32bit_0_synth_1 -jobs 8
wait_on_run bram_stn_32bit_0_synth_1
export_simulation -of_objects [get_files e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/ip/bram_stn_32bit_0_4/bram_stn_32bit_0.xci] -directory E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files -ipstatic_source_dir E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/modelsim} {questa=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/questa} {riviera=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/riviera} {activehdl=E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM32bit/vivado/sysgen_STN/sysgen_STN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sysgen_STN_tb.tcl
run 100 us
close_sim
