K. Bowman, J. Tschanz, N. S. Kim, J. C. Lee, C. B. Wilkerson, S. L. Lu, T. Karnik, and V. K. De. 2009. Energy-efficient and metastability-immune timing-error detection and instruction replay-based recovery circuits for dynamic variation tolerance. IEEE J. Solid-State Circuits.
D. Bull, S. Das, K. Shivashankar, G. S. Dasika, K. Flautner, and D. T. Blaauw. 2011. A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation. IEEE J. Solid-State Circuits, 46, 1, 18--31.
S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Trevor Mudge. 2006. A self-tuning DVS processor using delay-error detection and correction. IEEE J. Solid-State Circuits 41, 4, 792--804.
S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw. 2009. Razor II: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid-State Circuits 44, 1, 32--48.
M. Deering. 1998. The limits of human vision. In Proceedings of the 2<sup>nd</sup> International Immersive Projection Technology Workshop.
Dan Ernst , Shidhartha Das , Seokwoo Lee , David Blaauw , Todd Austin , Trevor Mudge , Nam Sung Kim , Krisztian Flautner, Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation, IEEE Micro, v.24 n.6, p.10-20, November 2004[doi>10.1109/MM.2004.85]
G. Gammie, A. Wang, H. Mair, and R. Lagerquist. 2010. SmartReflex power and performance management technologies. Proc. IEEE 98, 2.
T. Hiramoto, A. Kumar, T. Mizutani, J. Nishimura, and T. Saraya. 2011. Statistical advantages of intrinsic channel fully depleted SOI MOSFETs over bulk MOSFETs. In Proceedings of CICC. 19--21.
Mutsunori Igarashi , Kimiyoshi Usami , Kazutaka Nogami , Fumihiro Minami , Yukio Kawasaki , Takahiro Aoki , Midori Takano , Chiharo Mizuno , Takashi Ishikawa , Masahiro Kanazawa , Shinji Sonoda , Makoto Ichida , Naoyuki Hatanaka, A low-power design method using multiple supply voltages, Proceedings of the 1997 international symposium on Low power electronics and design, p.36-41, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263279]
J. Kim, S. Lee, J. Rubin, M. Kim, and S. Tiwari. 2013. Scale changes in electronics: Implications for nanostructure devices for logic and memory and beyond. J. Solid-State Electron. 1, 84, 2--12.
J. Kim, P. Solomon, and S. Tiwari. 2012. Adaptive circuit design using independently biased back-gated double-gate MOSFETS. IEEE Trans. Circuits Syst. I, 59, 3.
Jaeyoon Kim , Sandip Tiwari, Inexact computing for ultra low-power nanometer digital circuit design, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.24-31, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941479]
Pinar Korkrnaz , Bilge E.  S. Akgul , Krishna V. Palem, Ultra-Low Energy Computing with Noise: Energy-Performance-Probability Trade-offs, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.349, March 02-03, 2006[doi>10.1109/ISVLSI.2006.91]
S. Lee, B. Jagannathan, S. Narashima, A. Chou, N. Zamdmer, J. Johnson, R. Williams, L. Wagner, J. Kim, J.-O. Plouchart, J. Pekarik, S. Springer, and G. Freeman. 1989. Record RF performance of 45-nm SOI CMOS technology. In Proceedings of the International Electron Devices Meeting. 255--258.
S. K. Mathew, M. A. Anders, and R. K. Krishnamurthy. 2007. High-performance energy-efficient dual-supply ALU design. In V. G. Oklobdzija and R. K. Krishnamurthy, Eds., High-Performance Energy-Efficient Microprocessor Design, Springer, 171--187.
Sriram Narayanan , Girish Vishnu Varatkar , Douglas L. Jones , Naresh R. Shanbhag, Computation as estimation: a general framework for robustness and energy efficiency in SoCs, IEEE Transactions on Signal Processing, v.58 n.8, p.4416-4421, August 2010[doi>10.1109/TSP.2010.2049567]
Michael Nicolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.86, April 26-30, 1999
E. J. Nowak, Maintaining the benefits of CMOS scaling when scaling bogs down, IBM Journal of Research and Development, v.46 n.2-3, p.169-180, March 2002[doi>10.1147/rd.462.0169]
K. V. Palem. 2003. Proceedings of International Symposium on Verification (Theory and Practice). 524.
H. Vincent Poor, An introduction to signal detection and estimation (2nd ed.), Springer-Verlag New York, Inc., New York, NY, 1994
Jan Rabaey, Low Power Design Essentials, Springer Publishing Company, Incorporated, 2009
K.-U. Stein. 1977. Noise-induced error rate as a limiting factor for energy per operation in digital ICs. IEEE J. Solid-State Circuits 12, 5, 527--530.
Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]
