0.6
2017.2
Jun 15 2017
18:52:51
C:/FPGA_EGR680/decoder/decoder.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/FPGA_EGR680/decoder/decoder.srcs/sim_1/new/decoder_tb.v,1536801469,verilog,,,,decoder_tb,,,,,,,,
C:/FPGA_EGR680/decoder/decoder.srcs/sources_1/new/decoder.v,1536802245,verilog,,,,decoder,,,,,,,,
