Mark D. Aagaard , Robert B. Jones , Carl-Johan H. Serger, Formal verification using parametric representations of Boolean constraints, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.402-407, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309968]
Randal E. Bryant, On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication, IEEE Transactions on Computers, v.40 n.2, p.205-213, February 1991[doi>10.1109/12.73590]
Randal E. Bryant, Symbolic Boolean manipulation with ordered binary-decision diagrams, ACM Computing Surveys (CSUR), v.24 n.3, p.293-318, Sept. 1992[doi>10.1145/136035.136043]
Gianpiero Cabodi , Paolo Camurati , Stefano Quer, Improved reachability analysis of large finite state machines, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.354-360, November 10-14, 1996, San Jose, California, USA
K. C. Chang, Digital Systems Design with VHDL and Synthesis, IEEE Computer Society Press, Los Alamitos, CA, 1999
Kwang-Ting Cheng , A. S. Krishnakumar, Automatic generation of functional vectors using the extended finite state machine model, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.57-79, Jan. 1996[doi>10.1145/225871.225880]
Tao Feng , Li-C. Wang , Kwang-Ting Cheng , Andy C-C. Lin, Improved Symoblic Simulation by Dynamic Funtional Space Partitioning, Proceedings of the conference on Design, automation and test in Europe, p.10042, February 16-20, 2004
Tao Feng , Li-C. Wang , Kwang-Ting Cheng, Improved symbolic simulation by functional-space decomposition, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Tao Feng , Li-C. Wang , Kwang-Ting Cheng , Manish Pandey , Magdy S. Abadir, Enhanced symbolic simulation for efficient verification of embedded array systems, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119830]
Mark C. Hansen , Hakan Yalcin , John P. Hayes, Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering, IEEE Design & Test, v.16 n.3, p.72-80, July 1999[doi>10.1109/54.785838]
Hu, A. J. 1997. Formal hardware verification with bdds: An introduction. In Proceedings of the Pacific Rim Conference on Communications, Computers and Signal Processing (Victoria, Canada). IEEE Computer Society Press, Los Alamitos, CA, 677--682.
Shi-Yu Huang , Kwant-Ting Cheng, Formal Equivalence Checking and Design DeBugging, Kluwer Academic Publishers, Norwell, MA, 1998
J. Jain , K. Mohanram , D. Moundanos , I. Wegener , Y. Lu, Analysis of composition complexity and how to obtain smaller canonical graphs, Proceedings of the 37th Annual Design Automation Conference, p.681-686, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337613]
Kazuyuki Amano , Akira Maruoka , Jun Tarui, On the negation-limited circuit complexity of merging, Discrete Applied Mathematics, v.126 n.1, p.3-8, March 2003[doi>10.1016/S0166-218X(02)00215-9]
A. A. Markov, On the Inversion Complexity of a System of Functions, Journal of the ACM (JACM), v.5 n.4, p.331-334, Oct. 1958[doi>10.1145/320941.320945]
Amit Narayan , Jawahar Jain , M. Fujita , A. Sangiovanni-Vincentelli, Partitioned ROBDDsâ€”a compact, canonical and efficiently manipulable representation for Boolean functions, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.547-554, November 10-14, 1996, San Jose, California, USA
Manish Pandey , Richard Raimi , Randal E. Bryant , Magdy S. Abadir, Formal verification of content addressable memories using symbolic trajectory evaluation, Proceedings of the 34th annual Design Automation Conference, p.167-172, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266056]
Ganapathy Parthasarathy , Madhu K. Iyer , Tao Feng , Li-C. Wang , Kwang-Ting (Tim) Cheng , Magdy S. Abadir, Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems, Proceedings of the 2002 IEEE International Test Conference, p.203, October 07-10, 2002
Stephen John Ponzio, Restricted branching programs and hardware verification, Massachusetts Institute of Technology, Cambridge, MA, 1996
Carl-Johan H. Seger , Randal E. Bryant, Formal verification by symbolic evaluation of partially-ordered trajectories, Formal Methods in System Design, v.6 n.2, p.147-189, March 1995[doi>10.1007/BF01383966]
Somenzi, F. 2003. CUDD: Cu decision diagram package(release 2.3.1), http://vlsi.colorado.edu/fabio/cudd.
Tardos, E. 1988. The gap between monotone and non-monotone circuit complexity is exponential. Combinatorica 8, 1 (Jan.), 141--142.
Umit, M. 1997. Modeling vhdl specifications as consistent efsm. In Proceedings of the Military Communications Conference (Monterey, CA). IEEE Computer Society Press, Los Alamitos, CA, 740--744.
Li-C. Wang , Magdy S. Abadir , Nari Krishnamurthy, Automatic generation of assertions for formal verification of PowerPC microprocessor arrays using symbolic trajectory evaluation, Proceedings of the 35th annual Design Automation Conference, p.534-537, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277188]
